                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM1_DeInit
                                     13 	.globl _TIM1_TimeBaseInit
                                     14 	.globl _TIM1_OC1Init
                                     15 	.globl _TIM1_OC2Init
                                     16 	.globl _TIM1_OC3Init
                                     17 	.globl _TIM1_OC4Init
                                     18 	.globl _TIM1_BDTRConfig
                                     19 	.globl _TIM1_ICInit
                                     20 	.globl _TIM1_PWMIConfig
                                     21 	.globl _TIM1_Cmd
                                     22 	.globl _TIM1_CtrlPWMOutputs
                                     23 	.globl _TIM1_ITConfig
                                     24 	.globl _TIM1_InternalClockConfig
                                     25 	.globl _TIM1_ETRClockMode1Config
                                     26 	.globl _TIM1_ETRClockMode2Config
                                     27 	.globl _TIM1_ETRConfig
                                     28 	.globl _TIM1_TIxExternalClockConfig
                                     29 	.globl _TIM1_SelectInputTrigger
                                     30 	.globl _TIM1_UpdateDisableConfig
                                     31 	.globl _TIM1_UpdateRequestConfig
                                     32 	.globl _TIM1_SelectHallSensor
                                     33 	.globl _TIM1_SelectOnePulseMode
                                     34 	.globl _TIM1_SelectOutputTrigger
                                     35 	.globl _TIM1_SelectSlaveMode
                                     36 	.globl _TIM1_SelectMasterSlaveMode
                                     37 	.globl _TIM1_EncoderInterfaceConfig
                                     38 	.globl _TIM1_PrescalerConfig
                                     39 	.globl _TIM1_CounterModeConfig
                                     40 	.globl _TIM1_ForcedOC1Config
                                     41 	.globl _TIM1_ForcedOC2Config
                                     42 	.globl _TIM1_ForcedOC3Config
                                     43 	.globl _TIM1_ForcedOC4Config
                                     44 	.globl _TIM1_ARRPreloadConfig
                                     45 	.globl _TIM1_SelectCOM
                                     46 	.globl _TIM1_CCPreloadControl
                                     47 	.globl _TIM1_OC1PreloadConfig
                                     48 	.globl _TIM1_OC2PreloadConfig
                                     49 	.globl _TIM1_OC3PreloadConfig
                                     50 	.globl _TIM1_OC4PreloadConfig
                                     51 	.globl _TIM1_OC1FastConfig
                                     52 	.globl _TIM1_OC2FastConfig
                                     53 	.globl _TIM1_OC3FastConfig
                                     54 	.globl _TIM1_OC4FastConfig
                                     55 	.globl _TIM1_GenerateEvent
                                     56 	.globl _TIM1_OC1PolarityConfig
                                     57 	.globl _TIM1_OC1NPolarityConfig
                                     58 	.globl _TIM1_OC2PolarityConfig
                                     59 	.globl _TIM1_OC2NPolarityConfig
                                     60 	.globl _TIM1_OC3PolarityConfig
                                     61 	.globl _TIM1_OC3NPolarityConfig
                                     62 	.globl _TIM1_OC4PolarityConfig
                                     63 	.globl _TIM1_CCxCmd
                                     64 	.globl _TIM1_CCxNCmd
                                     65 	.globl _TIM1_SelectOCxM
                                     66 	.globl _TIM1_SetCounter
                                     67 	.globl _TIM1_SetAutoreload
                                     68 	.globl _TIM1_SetCompare1
                                     69 	.globl _TIM1_SetCompare2
                                     70 	.globl _TIM1_SetCompare3
                                     71 	.globl _TIM1_SetCompare4
                                     72 	.globl _TIM1_SetIC1Prescaler
                                     73 	.globl _TIM1_SetIC2Prescaler
                                     74 	.globl _TIM1_SetIC3Prescaler
                                     75 	.globl _TIM1_SetIC4Prescaler
                                     76 	.globl _TIM1_GetCapture1
                                     77 	.globl _TIM1_GetCapture2
                                     78 	.globl _TIM1_GetCapture3
                                     79 	.globl _TIM1_GetCapture4
                                     80 	.globl _TIM1_GetCounter
                                     81 	.globl _TIM1_GetPrescaler
                                     82 	.globl _TIM1_GetFlagStatus
                                     83 	.globl _TIM1_ClearFlag
                                     84 	.globl _TIM1_GetITStatus
                                     85 	.globl _TIM1_ClearITPendingBit
                                     86 ;--------------------------------------------------------
                                     87 ; ram data
                                     88 ;--------------------------------------------------------
                                     89 	.area DATA
                                     90 ;--------------------------------------------------------
                                     91 ; ram data
                                     92 ;--------------------------------------------------------
                                     93 	.area INITIALIZED
                                     94 ;--------------------------------------------------------
                                     95 ; absolute external ram data
                                     96 ;--------------------------------------------------------
                                     97 	.area DABS (ABS)
                                     98 
                                     99 ; default segment ordering for linker
                                    100 	.area HOME
                                    101 	.area GSINIT
                                    102 	.area GSFINAL
                                    103 	.area CONST
                                    104 	.area INITIALIZER
                                    105 	.area CODE
                                    106 
                                    107 ;--------------------------------------------------------
                                    108 ; global & static initialisations
                                    109 ;--------------------------------------------------------
                                    110 	.area HOME
                                    111 	.area GSINIT
                                    112 	.area GSFINAL
                                    113 	.area GSINIT
                                    114 ;--------------------------------------------------------
                                    115 ; Home
                                    116 ;--------------------------------------------------------
                                    117 	.area HOME
                                    118 	.area HOME
                                    119 ;--------------------------------------------------------
                                    120 ; code
                                    121 ;--------------------------------------------------------
                                    122 	.area CODE
                           000000   123 	Sstm8s_tim1$TIM1_DeInit$0 ==.
                                    124 ;	../SPL/src/stm8s_tim1.c: 58: void TIM1_DeInit(void)
                                    125 ; genLabel
                                    126 ;	-----------------------------------------
                                    127 ;	 function TIM1_DeInit
                                    128 ;	-----------------------------------------
                                    129 ;	Register assignment is optimal.
                                    130 ;	Stack space usage: 0 bytes.
      00A00F                        131 _TIM1_DeInit:
                           000000   132 	Sstm8s_tim1$TIM1_DeInit$1 ==.
                           000000   133 	Sstm8s_tim1$TIM1_DeInit$2 ==.
                                    134 ;	../SPL/src/stm8s_tim1.c: 60: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
                                    135 ; genPointerSet
      00A00F 35 00 52 50      [ 1]  136 	mov	0x5250+0, #0x00
                           000004   137 	Sstm8s_tim1$TIM1_DeInit$3 ==.
                                    138 ;	../SPL/src/stm8s_tim1.c: 61: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
                                    139 ; genPointerSet
      00A013 35 00 52 51      [ 1]  140 	mov	0x5251+0, #0x00
                           000008   141 	Sstm8s_tim1$TIM1_DeInit$4 ==.
                                    142 ;	../SPL/src/stm8s_tim1.c: 62: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
                                    143 ; genPointerSet
      00A017 35 00 52 52      [ 1]  144 	mov	0x5252+0, #0x00
                           00000C   145 	Sstm8s_tim1$TIM1_DeInit$5 ==.
                                    146 ;	../SPL/src/stm8s_tim1.c: 63: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
                                    147 ; genPointerSet
      00A01B 35 00 52 53      [ 1]  148 	mov	0x5253+0, #0x00
                           000010   149 	Sstm8s_tim1$TIM1_DeInit$6 ==.
                                    150 ;	../SPL/src/stm8s_tim1.c: 64: TIM1->IER  = TIM1_IER_RESET_VALUE;
                                    151 ; genPointerSet
      00A01F 35 00 52 54      [ 1]  152 	mov	0x5254+0, #0x00
                           000014   153 	Sstm8s_tim1$TIM1_DeInit$7 ==.
                                    154 ;	../SPL/src/stm8s_tim1.c: 65: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
                                    155 ; genPointerSet
      00A023 35 00 52 56      [ 1]  156 	mov	0x5256+0, #0x00
                           000018   157 	Sstm8s_tim1$TIM1_DeInit$8 ==.
                                    158 ;	../SPL/src/stm8s_tim1.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    159 ; genPointerSet
      00A027 35 00 52 5C      [ 1]  160 	mov	0x525c+0, #0x00
                           00001C   161 	Sstm8s_tim1$TIM1_DeInit$9 ==.
                                    162 ;	../SPL/src/stm8s_tim1.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    163 ; genPointerSet
      00A02B 35 00 52 5D      [ 1]  164 	mov	0x525d+0, #0x00
                           000020   165 	Sstm8s_tim1$TIM1_DeInit$10 ==.
                                    166 ;	../SPL/src/stm8s_tim1.c: 70: TIM1->CCMR1 = 0x01;
                                    167 ; genPointerSet
      00A02F 35 01 52 58      [ 1]  168 	mov	0x5258+0, #0x01
                           000024   169 	Sstm8s_tim1$TIM1_DeInit$11 ==.
                                    170 ;	../SPL/src/stm8s_tim1.c: 71: TIM1->CCMR2 = 0x01;
                                    171 ; genPointerSet
      00A033 35 01 52 59      [ 1]  172 	mov	0x5259+0, #0x01
                           000028   173 	Sstm8s_tim1$TIM1_DeInit$12 ==.
                                    174 ;	../SPL/src/stm8s_tim1.c: 72: TIM1->CCMR3 = 0x01;
                                    175 ; genPointerSet
      00A037 35 01 52 5A      [ 1]  176 	mov	0x525a+0, #0x01
                           00002C   177 	Sstm8s_tim1$TIM1_DeInit$13 ==.
                                    178 ;	../SPL/src/stm8s_tim1.c: 73: TIM1->CCMR4 = 0x01;
                                    179 ; genPointerSet
      00A03B 35 01 52 5B      [ 1]  180 	mov	0x525b+0, #0x01
                           000030   181 	Sstm8s_tim1$TIM1_DeInit$14 ==.
                                    182 ;	../SPL/src/stm8s_tim1.c: 75: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    183 ; genPointerSet
      00A03F 35 00 52 5C      [ 1]  184 	mov	0x525c+0, #0x00
                           000034   185 	Sstm8s_tim1$TIM1_DeInit$15 ==.
                                    186 ;	../SPL/src/stm8s_tim1.c: 76: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    187 ; genPointerSet
      00A043 35 00 52 5D      [ 1]  188 	mov	0x525d+0, #0x00
                           000038   189 	Sstm8s_tim1$TIM1_DeInit$16 ==.
                                    190 ;	../SPL/src/stm8s_tim1.c: 77: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
                                    191 ; genPointerSet
      00A047 35 00 52 58      [ 1]  192 	mov	0x5258+0, #0x00
                           00003C   193 	Sstm8s_tim1$TIM1_DeInit$17 ==.
                                    194 ;	../SPL/src/stm8s_tim1.c: 78: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
                                    195 ; genPointerSet
      00A04B 35 00 52 59      [ 1]  196 	mov	0x5259+0, #0x00
                           000040   197 	Sstm8s_tim1$TIM1_DeInit$18 ==.
                                    198 ;	../SPL/src/stm8s_tim1.c: 79: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
                                    199 ; genPointerSet
      00A04F 35 00 52 5A      [ 1]  200 	mov	0x525a+0, #0x00
                           000044   201 	Sstm8s_tim1$TIM1_DeInit$19 ==.
                                    202 ;	../SPL/src/stm8s_tim1.c: 80: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
                                    203 ; genPointerSet
      00A053 35 00 52 5B      [ 1]  204 	mov	0x525b+0, #0x00
                           000048   205 	Sstm8s_tim1$TIM1_DeInit$20 ==.
                                    206 ;	../SPL/src/stm8s_tim1.c: 81: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
                                    207 ; genPointerSet
      00A057 35 00 52 5E      [ 1]  208 	mov	0x525e+0, #0x00
                           00004C   209 	Sstm8s_tim1$TIM1_DeInit$21 ==.
                                    210 ;	../SPL/src/stm8s_tim1.c: 82: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
                                    211 ; genPointerSet
      00A05B 35 00 52 5F      [ 1]  212 	mov	0x525f+0, #0x00
                           000050   213 	Sstm8s_tim1$TIM1_DeInit$22 ==.
                                    214 ;	../SPL/src/stm8s_tim1.c: 83: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
                                    215 ; genPointerSet
      00A05F 35 00 52 60      [ 1]  216 	mov	0x5260+0, #0x00
                           000054   217 	Sstm8s_tim1$TIM1_DeInit$23 ==.
                                    218 ;	../SPL/src/stm8s_tim1.c: 84: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
                                    219 ; genPointerSet
      00A063 35 00 52 61      [ 1]  220 	mov	0x5261+0, #0x00
                           000058   221 	Sstm8s_tim1$TIM1_DeInit$24 ==.
                                    222 ;	../SPL/src/stm8s_tim1.c: 85: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
                                    223 ; genPointerSet
      00A067 35 FF 52 62      [ 1]  224 	mov	0x5262+0, #0xff
                           00005C   225 	Sstm8s_tim1$TIM1_DeInit$25 ==.
                                    226 ;	../SPL/src/stm8s_tim1.c: 86: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
                                    227 ; genPointerSet
      00A06B 35 FF 52 63      [ 1]  228 	mov	0x5263+0, #0xff
                           000060   229 	Sstm8s_tim1$TIM1_DeInit$26 ==.
                                    230 ;	../SPL/src/stm8s_tim1.c: 87: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
                                    231 ; genPointerSet
      00A06F 35 00 52 65      [ 1]  232 	mov	0x5265+0, #0x00
                           000064   233 	Sstm8s_tim1$TIM1_DeInit$27 ==.
                                    234 ;	../SPL/src/stm8s_tim1.c: 88: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
                                    235 ; genPointerSet
      00A073 35 00 52 66      [ 1]  236 	mov	0x5266+0, #0x00
                           000068   237 	Sstm8s_tim1$TIM1_DeInit$28 ==.
                                    238 ;	../SPL/src/stm8s_tim1.c: 89: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
                                    239 ; genPointerSet
      00A077 35 00 52 67      [ 1]  240 	mov	0x5267+0, #0x00
                           00006C   241 	Sstm8s_tim1$TIM1_DeInit$29 ==.
                                    242 ;	../SPL/src/stm8s_tim1.c: 90: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
                                    243 ; genPointerSet
      00A07B 35 00 52 68      [ 1]  244 	mov	0x5268+0, #0x00
                           000070   245 	Sstm8s_tim1$TIM1_DeInit$30 ==.
                                    246 ;	../SPL/src/stm8s_tim1.c: 91: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
                                    247 ; genPointerSet
      00A07F 35 00 52 69      [ 1]  248 	mov	0x5269+0, #0x00
                           000074   249 	Sstm8s_tim1$TIM1_DeInit$31 ==.
                                    250 ;	../SPL/src/stm8s_tim1.c: 92: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
                                    251 ; genPointerSet
      00A083 35 00 52 6A      [ 1]  252 	mov	0x526a+0, #0x00
                           000078   253 	Sstm8s_tim1$TIM1_DeInit$32 ==.
                                    254 ;	../SPL/src/stm8s_tim1.c: 93: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
                                    255 ; genPointerSet
      00A087 35 00 52 6B      [ 1]  256 	mov	0x526b+0, #0x00
                           00007C   257 	Sstm8s_tim1$TIM1_DeInit$33 ==.
                                    258 ;	../SPL/src/stm8s_tim1.c: 94: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
                                    259 ; genPointerSet
      00A08B 35 00 52 6C      [ 1]  260 	mov	0x526c+0, #0x00
                           000080   261 	Sstm8s_tim1$TIM1_DeInit$34 ==.
                                    262 ;	../SPL/src/stm8s_tim1.c: 95: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
                                    263 ; genPointerSet
      00A08F 35 00 52 6F      [ 1]  264 	mov	0x526f+0, #0x00
                           000084   265 	Sstm8s_tim1$TIM1_DeInit$35 ==.
                                    266 ;	../SPL/src/stm8s_tim1.c: 96: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
                                    267 ; genPointerSet
      00A093 35 01 52 57      [ 1]  268 	mov	0x5257+0, #0x01
                           000088   269 	Sstm8s_tim1$TIM1_DeInit$36 ==.
                                    270 ;	../SPL/src/stm8s_tim1.c: 97: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
                                    271 ; genPointerSet
      00A097 35 00 52 6E      [ 1]  272 	mov	0x526e+0, #0x00
                           00008C   273 	Sstm8s_tim1$TIM1_DeInit$37 ==.
                                    274 ;	../SPL/src/stm8s_tim1.c: 98: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
                                    275 ; genPointerSet
      00A09B 35 00 52 6D      [ 1]  276 	mov	0x526d+0, #0x00
                           000090   277 	Sstm8s_tim1$TIM1_DeInit$38 ==.
                                    278 ;	../SPL/src/stm8s_tim1.c: 99: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
                                    279 ; genPointerSet
      00A09F 35 00 52 64      [ 1]  280 	mov	0x5264+0, #0x00
                           000094   281 	Sstm8s_tim1$TIM1_DeInit$39 ==.
                                    282 ;	../SPL/src/stm8s_tim1.c: 100: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
                                    283 ; genPointerSet
      00A0A3 35 00 52 55      [ 1]  284 	mov	0x5255+0, #0x00
                                    285 ; genLabel
      00A0A7                        286 00101$:
                           000098   287 	Sstm8s_tim1$TIM1_DeInit$40 ==.
                                    288 ;	../SPL/src/stm8s_tim1.c: 101: }
                                    289 ; genEndFunction
                           000098   290 	Sstm8s_tim1$TIM1_DeInit$41 ==.
                           000098   291 	XG$TIM1_DeInit$0$0 ==.
      00A0A7 81               [ 4]  292 	ret
                           000099   293 	Sstm8s_tim1$TIM1_DeInit$42 ==.
                           000099   294 	Sstm8s_tim1$TIM1_TimeBaseInit$43 ==.
                                    295 ;	../SPL/src/stm8s_tim1.c: 111: void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler,
                                    296 ; genLabel
                                    297 ;	-----------------------------------------
                                    298 ;	 function TIM1_TimeBaseInit
                                    299 ;	-----------------------------------------
                                    300 ;	Register assignment is optimal.
                                    301 ;	Stack space usage: 0 bytes.
      00A0A8                        302 _TIM1_TimeBaseInit:
                           000099   303 	Sstm8s_tim1$TIM1_TimeBaseInit$44 ==.
                           000099   304 	Sstm8s_tim1$TIM1_TimeBaseInit$45 ==.
                                    305 ;	../SPL/src/stm8s_tim1.c: 117: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                    306 ; genIfx
      00A0A8 0D 05            [ 1]  307 	tnz	(0x05, sp)
      00A0AA 26 03            [ 1]  308 	jrne	00142$
      00A0AC CC A0 E2         [ 2]  309 	jp	00104$
      00A0AF                        310 00142$:
                                    311 ; genCmpEQorNE
      00A0AF 7B 05            [ 1]  312 	ld	a, (0x05, sp)
      00A0B1 A1 10            [ 1]  313 	cp	a, #0x10
      00A0B3 26 03            [ 1]  314 	jrne	00144$
      00A0B5 CC A0 E2         [ 2]  315 	jp	00104$
      00A0B8                        316 00144$:
                           0000A9   317 	Sstm8s_tim1$TIM1_TimeBaseInit$46 ==.
                                    318 ; skipping generated iCode
                                    319 ; genCmpEQorNE
      00A0B8 7B 05            [ 1]  320 	ld	a, (0x05, sp)
      00A0BA A1 20            [ 1]  321 	cp	a, #0x20
      00A0BC 26 03            [ 1]  322 	jrne	00147$
      00A0BE CC A0 E2         [ 2]  323 	jp	00104$
      00A0C1                        324 00147$:
                           0000B2   325 	Sstm8s_tim1$TIM1_TimeBaseInit$47 ==.
                                    326 ; skipping generated iCode
                                    327 ; genCmpEQorNE
      00A0C1 7B 05            [ 1]  328 	ld	a, (0x05, sp)
      00A0C3 A1 40            [ 1]  329 	cp	a, #0x40
      00A0C5 26 03            [ 1]  330 	jrne	00150$
      00A0C7 CC A0 E2         [ 2]  331 	jp	00104$
      00A0CA                        332 00150$:
                           0000BB   333 	Sstm8s_tim1$TIM1_TimeBaseInit$48 ==.
                                    334 ; skipping generated iCode
                                    335 ; genCmpEQorNE
      00A0CA 7B 05            [ 1]  336 	ld	a, (0x05, sp)
      00A0CC A1 60            [ 1]  337 	cp	a, #0x60
      00A0CE 26 03            [ 1]  338 	jrne	00153$
      00A0D0 CC A0 E2         [ 2]  339 	jp	00104$
      00A0D3                        340 00153$:
                           0000C4   341 	Sstm8s_tim1$TIM1_TimeBaseInit$49 ==.
                                    342 ; skipping generated iCode
                                    343 ; skipping iCode since result will be rematerialized
                                    344 ; skipping iCode since result will be rematerialized
                                    345 ; genIPush
      00A0D3 4B 75            [ 1]  346 	push	#0x75
                           0000C6   347 	Sstm8s_tim1$TIM1_TimeBaseInit$50 ==.
      00A0D5 5F               [ 1]  348 	clrw	x
      00A0D6 89               [ 2]  349 	pushw	x
                           0000C8   350 	Sstm8s_tim1$TIM1_TimeBaseInit$51 ==.
      00A0D7 4B 00            [ 1]  351 	push	#0x00
                           0000CA   352 	Sstm8s_tim1$TIM1_TimeBaseInit$52 ==.
                                    353 ; genIPush
      00A0D9 4B 1B            [ 1]  354 	push	#<(___str_0+0)
                           0000CC   355 	Sstm8s_tim1$TIM1_TimeBaseInit$53 ==.
      00A0DB 4B 81            [ 1]  356 	push	#((___str_0+0) >> 8)
                           0000CE   357 	Sstm8s_tim1$TIM1_TimeBaseInit$54 ==.
                                    358 ; genCall
      00A0DD CD 82 99         [ 4]  359 	call	_assert_failed
      00A0E0 5B 06            [ 2]  360 	addw	sp, #6
                           0000D3   361 	Sstm8s_tim1$TIM1_TimeBaseInit$55 ==.
                                    362 ; genLabel
      00A0E2                        363 00104$:
                           0000D3   364 	Sstm8s_tim1$TIM1_TimeBaseInit$56 ==.
                                    365 ;	../SPL/src/stm8s_tim1.c: 120: TIM1->ARRH = (uint8_t)(TIM1_Period >> 8);
                                    366 ; genRightShiftLiteral
      00A0E2 7B 06            [ 1]  367 	ld	a, (0x06, sp)
      00A0E4 5F               [ 1]  368 	clrw	x
                                    369 ; genCast
                                    370 ; genAssign
                                    371 ; genPointerSet
      00A0E5 C7 52 62         [ 1]  372 	ld	0x5262, a
                           0000D9   373 	Sstm8s_tim1$TIM1_TimeBaseInit$57 ==.
                                    374 ;	../SPL/src/stm8s_tim1.c: 121: TIM1->ARRL = (uint8_t)(TIM1_Period);
                                    375 ; genCast
                                    376 ; genAssign
      00A0E8 7B 07            [ 1]  377 	ld	a, (0x07, sp)
                                    378 ; genPointerSet
      00A0EA C7 52 63         [ 1]  379 	ld	0x5263, a
                           0000DE   380 	Sstm8s_tim1$TIM1_TimeBaseInit$58 ==.
                                    381 ;	../SPL/src/stm8s_tim1.c: 124: TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8);
                                    382 ; genRightShiftLiteral
      00A0ED 7B 03            [ 1]  383 	ld	a, (0x03, sp)
      00A0EF 5F               [ 1]  384 	clrw	x
                                    385 ; genCast
                                    386 ; genAssign
                                    387 ; genPointerSet
      00A0F0 C7 52 60         [ 1]  388 	ld	0x5260, a
                           0000E4   389 	Sstm8s_tim1$TIM1_TimeBaseInit$59 ==.
                                    390 ;	../SPL/src/stm8s_tim1.c: 125: TIM1->PSCRL = (uint8_t)(TIM1_Prescaler);
                                    391 ; genCast
                                    392 ; genAssign
      00A0F3 7B 04            [ 1]  393 	ld	a, (0x04, sp)
                                    394 ; genPointerSet
      00A0F5 C7 52 61         [ 1]  395 	ld	0x5261, a
                           0000E9   396 	Sstm8s_tim1$TIM1_TimeBaseInit$60 ==.
                                    397 ;	../SPL/src/stm8s_tim1.c: 128: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR)))
                                    398 ; genPointerGet
      00A0F8 C6 52 50         [ 1]  399 	ld	a, 0x5250
                                    400 ; genAnd
      00A0FB A4 8F            [ 1]  401 	and	a, #0x8f
                           0000EE   402 	Sstm8s_tim1$TIM1_TimeBaseInit$61 ==.
                                    403 ;	../SPL/src/stm8s_tim1.c: 129: | (uint8_t)(TIM1_CounterMode));
                                    404 ; genOr
      00A0FD 1A 05            [ 1]  405 	or	a, (0x05, sp)
                                    406 ; genPointerSet
      00A0FF C7 52 50         [ 1]  407 	ld	0x5250, a
                           0000F3   408 	Sstm8s_tim1$TIM1_TimeBaseInit$62 ==.
                                    409 ;	../SPL/src/stm8s_tim1.c: 132: TIM1->RCR = TIM1_RepetitionCounter;
                                    410 ; genPointerSet
      00A102 AE 52 64         [ 2]  411 	ldw	x, #0x5264
      00A105 7B 08            [ 1]  412 	ld	a, (0x08, sp)
      00A107 F7               [ 1]  413 	ld	(x), a
                                    414 ; genLabel
      00A108                        415 00101$:
                           0000F9   416 	Sstm8s_tim1$TIM1_TimeBaseInit$63 ==.
                                    417 ;	../SPL/src/stm8s_tim1.c: 133: }
                                    418 ; genEndFunction
                           0000F9   419 	Sstm8s_tim1$TIM1_TimeBaseInit$64 ==.
                           0000F9   420 	XG$TIM1_TimeBaseInit$0$0 ==.
      00A108 81               [ 4]  421 	ret
                           0000FA   422 	Sstm8s_tim1$TIM1_TimeBaseInit$65 ==.
                           0000FA   423 	Sstm8s_tim1$TIM1_OC1Init$66 ==.
                                    424 ;	../SPL/src/stm8s_tim1.c: 154: void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    425 ; genLabel
                                    426 ;	-----------------------------------------
                                    427 ;	 function TIM1_OC1Init
                                    428 ;	-----------------------------------------
                                    429 ;	Register assignment might be sub-optimal.
                                    430 ;	Stack space usage: 3 bytes.
      00A109                        431 _TIM1_OC1Init:
                           0000FA   432 	Sstm8s_tim1$TIM1_OC1Init$67 ==.
      00A109 52 03            [ 2]  433 	sub	sp, #3
                           0000FC   434 	Sstm8s_tim1$TIM1_OC1Init$68 ==.
                           0000FC   435 	Sstm8s_tim1$TIM1_OC1Init$69 ==.
                                    436 ;	../SPL/src/stm8s_tim1.c: 164: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    437 ; genIfx
      00A10B 0D 06            [ 1]  438 	tnz	(0x06, sp)
      00A10D 26 03            [ 1]  439 	jrne	00240$
      00A10F CC A1 4E         [ 2]  440 	jp	00104$
      00A112                        441 00240$:
                                    442 ; genCmpEQorNE
      00A112 7B 06            [ 1]  443 	ld	a, (0x06, sp)
      00A114 A1 10            [ 1]  444 	cp	a, #0x10
      00A116 26 03            [ 1]  445 	jrne	00242$
      00A118 CC A1 4E         [ 2]  446 	jp	00104$
      00A11B                        447 00242$:
                           00010C   448 	Sstm8s_tim1$TIM1_OC1Init$70 ==.
                                    449 ; skipping generated iCode
                                    450 ; genCmpEQorNE
      00A11B 7B 06            [ 1]  451 	ld	a, (0x06, sp)
      00A11D A1 20            [ 1]  452 	cp	a, #0x20
      00A11F 26 03            [ 1]  453 	jrne	00245$
      00A121 CC A1 4E         [ 2]  454 	jp	00104$
      00A124                        455 00245$:
                           000115   456 	Sstm8s_tim1$TIM1_OC1Init$71 ==.
                                    457 ; skipping generated iCode
                                    458 ; genCmpEQorNE
      00A124 7B 06            [ 1]  459 	ld	a, (0x06, sp)
      00A126 A1 30            [ 1]  460 	cp	a, #0x30
      00A128 26 03            [ 1]  461 	jrne	00248$
      00A12A CC A1 4E         [ 2]  462 	jp	00104$
      00A12D                        463 00248$:
                           00011E   464 	Sstm8s_tim1$TIM1_OC1Init$72 ==.
                                    465 ; skipping generated iCode
                                    466 ; genCmpEQorNE
      00A12D 7B 06            [ 1]  467 	ld	a, (0x06, sp)
      00A12F A1 60            [ 1]  468 	cp	a, #0x60
      00A131 26 03            [ 1]  469 	jrne	00251$
      00A133 CC A1 4E         [ 2]  470 	jp	00104$
      00A136                        471 00251$:
                           000127   472 	Sstm8s_tim1$TIM1_OC1Init$73 ==.
                                    473 ; skipping generated iCode
                                    474 ; genCmpEQorNE
      00A136 7B 06            [ 1]  475 	ld	a, (0x06, sp)
      00A138 A1 70            [ 1]  476 	cp	a, #0x70
      00A13A 26 03            [ 1]  477 	jrne	00254$
      00A13C CC A1 4E         [ 2]  478 	jp	00104$
      00A13F                        479 00254$:
                           000130   480 	Sstm8s_tim1$TIM1_OC1Init$74 ==.
                                    481 ; skipping generated iCode
                                    482 ; skipping iCode since result will be rematerialized
                                    483 ; skipping iCode since result will be rematerialized
                                    484 ; genIPush
      00A13F 4B A4            [ 1]  485 	push	#0xa4
                           000132   486 	Sstm8s_tim1$TIM1_OC1Init$75 ==.
      00A141 5F               [ 1]  487 	clrw	x
      00A142 89               [ 2]  488 	pushw	x
                           000134   489 	Sstm8s_tim1$TIM1_OC1Init$76 ==.
      00A143 4B 00            [ 1]  490 	push	#0x00
                           000136   491 	Sstm8s_tim1$TIM1_OC1Init$77 ==.
                                    492 ; genIPush
      00A145 4B 1B            [ 1]  493 	push	#<(___str_0+0)
                           000138   494 	Sstm8s_tim1$TIM1_OC1Init$78 ==.
      00A147 4B 81            [ 1]  495 	push	#((___str_0+0) >> 8)
                           00013A   496 	Sstm8s_tim1$TIM1_OC1Init$79 ==.
                                    497 ; genCall
      00A149 CD 82 99         [ 4]  498 	call	_assert_failed
      00A14C 5B 06            [ 2]  499 	addw	sp, #6
                           00013F   500 	Sstm8s_tim1$TIM1_OC1Init$80 ==.
                                    501 ; genLabel
      00A14E                        502 00104$:
                           00013F   503 	Sstm8s_tim1$TIM1_OC1Init$81 ==.
                                    504 ;	../SPL/src/stm8s_tim1.c: 165: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    505 ; genIfx
      00A14E 0D 07            [ 1]  506 	tnz	(0x07, sp)
      00A150 26 03            [ 1]  507 	jrne	00256$
      00A152 CC A1 6D         [ 2]  508 	jp	00121$
      00A155                        509 00256$:
                                    510 ; genCmpEQorNE
      00A155 7B 07            [ 1]  511 	ld	a, (0x07, sp)
      00A157 A1 11            [ 1]  512 	cp	a, #0x11
      00A159 26 03            [ 1]  513 	jrne	00258$
      00A15B CC A1 6D         [ 2]  514 	jp	00121$
      00A15E                        515 00258$:
                           00014F   516 	Sstm8s_tim1$TIM1_OC1Init$82 ==.
                                    517 ; skipping generated iCode
                                    518 ; skipping iCode since result will be rematerialized
                                    519 ; skipping iCode since result will be rematerialized
                                    520 ; genIPush
      00A15E 4B A5            [ 1]  521 	push	#0xa5
                           000151   522 	Sstm8s_tim1$TIM1_OC1Init$83 ==.
      00A160 5F               [ 1]  523 	clrw	x
      00A161 89               [ 2]  524 	pushw	x
                           000153   525 	Sstm8s_tim1$TIM1_OC1Init$84 ==.
      00A162 4B 00            [ 1]  526 	push	#0x00
                           000155   527 	Sstm8s_tim1$TIM1_OC1Init$85 ==.
                                    528 ; genIPush
      00A164 4B 1B            [ 1]  529 	push	#<(___str_0+0)
                           000157   530 	Sstm8s_tim1$TIM1_OC1Init$86 ==.
      00A166 4B 81            [ 1]  531 	push	#((___str_0+0) >> 8)
                           000159   532 	Sstm8s_tim1$TIM1_OC1Init$87 ==.
                                    533 ; genCall
      00A168 CD 82 99         [ 4]  534 	call	_assert_failed
      00A16B 5B 06            [ 2]  535 	addw	sp, #6
                           00015E   536 	Sstm8s_tim1$TIM1_OC1Init$88 ==.
                                    537 ; genLabel
      00A16D                        538 00121$:
                           00015E   539 	Sstm8s_tim1$TIM1_OC1Init$89 ==.
                                    540 ;	../SPL/src/stm8s_tim1.c: 166: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    541 ; genIfx
      00A16D 0D 08            [ 1]  542 	tnz	(0x08, sp)
      00A16F 26 03            [ 1]  543 	jrne	00260$
      00A171 CC A1 8C         [ 2]  544 	jp	00126$
      00A174                        545 00260$:
                                    546 ; genCmpEQorNE
      00A174 7B 08            [ 1]  547 	ld	a, (0x08, sp)
      00A176 A1 44            [ 1]  548 	cp	a, #0x44
      00A178 26 03            [ 1]  549 	jrne	00262$
      00A17A CC A1 8C         [ 2]  550 	jp	00126$
      00A17D                        551 00262$:
                           00016E   552 	Sstm8s_tim1$TIM1_OC1Init$90 ==.
                                    553 ; skipping generated iCode
                                    554 ; skipping iCode since result will be rematerialized
                                    555 ; skipping iCode since result will be rematerialized
                                    556 ; genIPush
      00A17D 4B A6            [ 1]  557 	push	#0xa6
                           000170   558 	Sstm8s_tim1$TIM1_OC1Init$91 ==.
      00A17F 5F               [ 1]  559 	clrw	x
      00A180 89               [ 2]  560 	pushw	x
                           000172   561 	Sstm8s_tim1$TIM1_OC1Init$92 ==.
      00A181 4B 00            [ 1]  562 	push	#0x00
                           000174   563 	Sstm8s_tim1$TIM1_OC1Init$93 ==.
                                    564 ; genIPush
      00A183 4B 1B            [ 1]  565 	push	#<(___str_0+0)
                           000176   566 	Sstm8s_tim1$TIM1_OC1Init$94 ==.
      00A185 4B 81            [ 1]  567 	push	#((___str_0+0) >> 8)
                           000178   568 	Sstm8s_tim1$TIM1_OC1Init$95 ==.
                                    569 ; genCall
      00A187 CD 82 99         [ 4]  570 	call	_assert_failed
      00A18A 5B 06            [ 2]  571 	addw	sp, #6
                           00017D   572 	Sstm8s_tim1$TIM1_OC1Init$96 ==.
                                    573 ; genLabel
      00A18C                        574 00126$:
                           00017D   575 	Sstm8s_tim1$TIM1_OC1Init$97 ==.
                                    576 ;	../SPL/src/stm8s_tim1.c: 167: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    577 ; genIfx
      00A18C 0D 0B            [ 1]  578 	tnz	(0x0b, sp)
      00A18E 26 03            [ 1]  579 	jrne	00264$
      00A190 CC A1 AB         [ 2]  580 	jp	00131$
      00A193                        581 00264$:
                                    582 ; genCmpEQorNE
      00A193 7B 0B            [ 1]  583 	ld	a, (0x0b, sp)
      00A195 A1 22            [ 1]  584 	cp	a, #0x22
      00A197 26 03            [ 1]  585 	jrne	00266$
      00A199 CC A1 AB         [ 2]  586 	jp	00131$
      00A19C                        587 00266$:
                           00018D   588 	Sstm8s_tim1$TIM1_OC1Init$98 ==.
                                    589 ; skipping generated iCode
                                    590 ; skipping iCode since result will be rematerialized
                                    591 ; skipping iCode since result will be rematerialized
                                    592 ; genIPush
      00A19C 4B A7            [ 1]  593 	push	#0xa7
                           00018F   594 	Sstm8s_tim1$TIM1_OC1Init$99 ==.
      00A19E 5F               [ 1]  595 	clrw	x
      00A19F 89               [ 2]  596 	pushw	x
                           000191   597 	Sstm8s_tim1$TIM1_OC1Init$100 ==.
      00A1A0 4B 00            [ 1]  598 	push	#0x00
                           000193   599 	Sstm8s_tim1$TIM1_OC1Init$101 ==.
                                    600 ; genIPush
      00A1A2 4B 1B            [ 1]  601 	push	#<(___str_0+0)
                           000195   602 	Sstm8s_tim1$TIM1_OC1Init$102 ==.
      00A1A4 4B 81            [ 1]  603 	push	#((___str_0+0) >> 8)
                           000197   604 	Sstm8s_tim1$TIM1_OC1Init$103 ==.
                                    605 ; genCall
      00A1A6 CD 82 99         [ 4]  606 	call	_assert_failed
      00A1A9 5B 06            [ 2]  607 	addw	sp, #6
                           00019C   608 	Sstm8s_tim1$TIM1_OC1Init$104 ==.
                                    609 ; genLabel
      00A1AB                        610 00131$:
                           00019C   611 	Sstm8s_tim1$TIM1_OC1Init$105 ==.
                                    612 ;	../SPL/src/stm8s_tim1.c: 168: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                    613 ; genIfx
      00A1AB 0D 0C            [ 1]  614 	tnz	(0x0c, sp)
      00A1AD 26 03            [ 1]  615 	jrne	00268$
      00A1AF CC A1 CA         [ 2]  616 	jp	00136$
      00A1B2                        617 00268$:
                                    618 ; genCmpEQorNE
      00A1B2 7B 0C            [ 1]  619 	ld	a, (0x0c, sp)
      00A1B4 A1 88            [ 1]  620 	cp	a, #0x88
      00A1B6 26 03            [ 1]  621 	jrne	00270$
      00A1B8 CC A1 CA         [ 2]  622 	jp	00136$
      00A1BB                        623 00270$:
                           0001AC   624 	Sstm8s_tim1$TIM1_OC1Init$106 ==.
                                    625 ; skipping generated iCode
                                    626 ; skipping iCode since result will be rematerialized
                                    627 ; skipping iCode since result will be rematerialized
                                    628 ; genIPush
      00A1BB 4B A8            [ 1]  629 	push	#0xa8
                           0001AE   630 	Sstm8s_tim1$TIM1_OC1Init$107 ==.
      00A1BD 5F               [ 1]  631 	clrw	x
      00A1BE 89               [ 2]  632 	pushw	x
                           0001B0   633 	Sstm8s_tim1$TIM1_OC1Init$108 ==.
      00A1BF 4B 00            [ 1]  634 	push	#0x00
                           0001B2   635 	Sstm8s_tim1$TIM1_OC1Init$109 ==.
                                    636 ; genIPush
      00A1C1 4B 1B            [ 1]  637 	push	#<(___str_0+0)
                           0001B4   638 	Sstm8s_tim1$TIM1_OC1Init$110 ==.
      00A1C3 4B 81            [ 1]  639 	push	#((___str_0+0) >> 8)
                           0001B6   640 	Sstm8s_tim1$TIM1_OC1Init$111 ==.
                                    641 ; genCall
      00A1C5 CD 82 99         [ 4]  642 	call	_assert_failed
      00A1C8 5B 06            [ 2]  643 	addw	sp, #6
                           0001BB   644 	Sstm8s_tim1$TIM1_OC1Init$112 ==.
                                    645 ; genLabel
      00A1CA                        646 00136$:
                           0001BB   647 	Sstm8s_tim1$TIM1_OC1Init$113 ==.
                                    648 ;	../SPL/src/stm8s_tim1.c: 169: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                    649 ; genCmpEQorNE
      00A1CA 7B 0D            [ 1]  650 	ld	a, (0x0d, sp)
      00A1CC A1 55            [ 1]  651 	cp	a, #0x55
      00A1CE 26 03            [ 1]  652 	jrne	00273$
      00A1D0 CC A1 E9         [ 2]  653 	jp	00141$
      00A1D3                        654 00273$:
                           0001C4   655 	Sstm8s_tim1$TIM1_OC1Init$114 ==.
                                    656 ; skipping generated iCode
                                    657 ; genIfx
      00A1D3 0D 0D            [ 1]  658 	tnz	(0x0d, sp)
      00A1D5 26 03            [ 1]  659 	jrne	00275$
      00A1D7 CC A1 E9         [ 2]  660 	jp	00141$
      00A1DA                        661 00275$:
                                    662 ; skipping iCode since result will be rematerialized
                                    663 ; skipping iCode since result will be rematerialized
                                    664 ; genIPush
      00A1DA 4B A9            [ 1]  665 	push	#0xa9
                           0001CD   666 	Sstm8s_tim1$TIM1_OC1Init$115 ==.
      00A1DC 5F               [ 1]  667 	clrw	x
      00A1DD 89               [ 2]  668 	pushw	x
                           0001CF   669 	Sstm8s_tim1$TIM1_OC1Init$116 ==.
      00A1DE 4B 00            [ 1]  670 	push	#0x00
                           0001D1   671 	Sstm8s_tim1$TIM1_OC1Init$117 ==.
                                    672 ; genIPush
      00A1E0 4B 1B            [ 1]  673 	push	#<(___str_0+0)
                           0001D3   674 	Sstm8s_tim1$TIM1_OC1Init$118 ==.
      00A1E2 4B 81            [ 1]  675 	push	#((___str_0+0) >> 8)
                           0001D5   676 	Sstm8s_tim1$TIM1_OC1Init$119 ==.
                                    677 ; genCall
      00A1E4 CD 82 99         [ 4]  678 	call	_assert_failed
      00A1E7 5B 06            [ 2]  679 	addw	sp, #6
                           0001DA   680 	Sstm8s_tim1$TIM1_OC1Init$120 ==.
                                    681 ; genLabel
      00A1E9                        682 00141$:
                           0001DA   683 	Sstm8s_tim1$TIM1_OC1Init$121 ==.
                                    684 ;	../SPL/src/stm8s_tim1.c: 170: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                    685 ; genCmpEQorNE
      00A1E9 7B 0E            [ 1]  686 	ld	a, (0x0e, sp)
      00A1EB A1 2A            [ 1]  687 	cp	a, #0x2a
      00A1ED 26 03            [ 1]  688 	jrne	00277$
      00A1EF CC A2 08         [ 2]  689 	jp	00146$
      00A1F2                        690 00277$:
                           0001E3   691 	Sstm8s_tim1$TIM1_OC1Init$122 ==.
                                    692 ; skipping generated iCode
                                    693 ; genIfx
      00A1F2 0D 0E            [ 1]  694 	tnz	(0x0e, sp)
      00A1F4 26 03            [ 1]  695 	jrne	00279$
      00A1F6 CC A2 08         [ 2]  696 	jp	00146$
      00A1F9                        697 00279$:
                                    698 ; skipping iCode since result will be rematerialized
                                    699 ; skipping iCode since result will be rematerialized
                                    700 ; genIPush
      00A1F9 4B AA            [ 1]  701 	push	#0xaa
                           0001EC   702 	Sstm8s_tim1$TIM1_OC1Init$123 ==.
      00A1FB 5F               [ 1]  703 	clrw	x
      00A1FC 89               [ 2]  704 	pushw	x
                           0001EE   705 	Sstm8s_tim1$TIM1_OC1Init$124 ==.
      00A1FD 4B 00            [ 1]  706 	push	#0x00
                           0001F0   707 	Sstm8s_tim1$TIM1_OC1Init$125 ==.
                                    708 ; genIPush
      00A1FF 4B 1B            [ 1]  709 	push	#<(___str_0+0)
                           0001F2   710 	Sstm8s_tim1$TIM1_OC1Init$126 ==.
      00A201 4B 81            [ 1]  711 	push	#((___str_0+0) >> 8)
                           0001F4   712 	Sstm8s_tim1$TIM1_OC1Init$127 ==.
                                    713 ; genCall
      00A203 CD 82 99         [ 4]  714 	call	_assert_failed
      00A206 5B 06            [ 2]  715 	addw	sp, #6
                           0001F9   716 	Sstm8s_tim1$TIM1_OC1Init$128 ==.
                                    717 ; genLabel
      00A208                        718 00146$:
                           0001F9   719 	Sstm8s_tim1$TIM1_OC1Init$129 ==.
                                    720 ;	../SPL/src/stm8s_tim1.c: 174: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE 
                                    721 ; genPointerGet
      00A208 C6 52 5C         [ 1]  722 	ld	a, 0x525c
                                    723 ; genAnd
      00A20B A4 F0            [ 1]  724 	and	a, #0xf0
                                    725 ; genPointerSet
      00A20D C7 52 5C         [ 1]  726 	ld	0x525c, a
                           000201   727 	Sstm8s_tim1$TIM1_OC1Init$130 ==.
                                    728 ;	../SPL/src/stm8s_tim1.c: 178: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E)
                                    729 ; genPointerGet
      00A210 C6 52 5C         [ 1]  730 	ld	a, 0x525c
      00A213 6B 01            [ 1]  731 	ld	(0x01, sp), a
                                    732 ; genAnd
      00A215 7B 07            [ 1]  733 	ld	a, (0x07, sp)
      00A217 A4 01            [ 1]  734 	and	a, #0x01
      00A219 6B 03            [ 1]  735 	ld	(0x03, sp), a
                           00020C   736 	Sstm8s_tim1$TIM1_OC1Init$131 ==.
                                    737 ;	../SPL/src/stm8s_tim1.c: 179: | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE))
                                    738 ; genAnd
      00A21B 7B 08            [ 1]  739 	ld	a, (0x08, sp)
      00A21D A4 04            [ 1]  740 	and	a, #0x04
                                    741 ; genOr
      00A21F 1A 03            [ 1]  742 	or	a, (0x03, sp)
      00A221 6B 02            [ 1]  743 	ld	(0x02, sp), a
                           000214   744 	Sstm8s_tim1$TIM1_OC1Init$132 ==.
                                    745 ;	../SPL/src/stm8s_tim1.c: 180: | (uint8_t)( (uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC1P)
                                    746 ; genAnd
      00A223 7B 0B            [ 1]  747 	ld	a, (0x0b, sp)
      00A225 A4 02            [ 1]  748 	and	a, #0x02
      00A227 6B 03            [ 1]  749 	ld	(0x03, sp), a
                           00021A   750 	Sstm8s_tim1$TIM1_OC1Init$133 ==.
                                    751 ;	../SPL/src/stm8s_tim1.c: 181: | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP)));
                                    752 ; genAnd
      00A229 7B 0C            [ 1]  753 	ld	a, (0x0c, sp)
      00A22B A4 08            [ 1]  754 	and	a, #0x08
                                    755 ; genOr
      00A22D 1A 03            [ 1]  756 	or	a, (0x03, sp)
                                    757 ; genOr
      00A22F 1A 02            [ 1]  758 	or	a, (0x02, sp)
                                    759 ; genOr
      00A231 1A 01            [ 1]  760 	or	a, (0x01, sp)
                                    761 ; genPointerSet
      00A233 C7 52 5C         [ 1]  762 	ld	0x525c, a
                           000227   763 	Sstm8s_tim1$TIM1_OC1Init$134 ==.
                                    764 ;	../SPL/src/stm8s_tim1.c: 184: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                    765 ; genPointerGet
      00A236 C6 52 58         [ 1]  766 	ld	a, 0x5258
                                    767 ; genAnd
      00A239 A4 8F            [ 1]  768 	and	a, #0x8f
                           00022C   769 	Sstm8s_tim1$TIM1_OC1Init$135 ==.
                                    770 ;	../SPL/src/stm8s_tim1.c: 185: (uint8_t)TIM1_OCMode);
                                    771 ; genOr
      00A23B 1A 06            [ 1]  772 	or	a, (0x06, sp)
                                    773 ; genPointerSet
      00A23D C7 52 58         [ 1]  774 	ld	0x5258, a
                           000231   775 	Sstm8s_tim1$TIM1_OC1Init$136 ==.
                                    776 ;	../SPL/src/stm8s_tim1.c: 188: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
                                    777 ; genPointerGet
      00A240 C6 52 6F         [ 1]  778 	ld	a, 0x526f
                                    779 ; genAnd
      00A243 A4 FC            [ 1]  780 	and	a, #0xfc
                                    781 ; genPointerSet
      00A245 C7 52 6F         [ 1]  782 	ld	0x526f, a
                           000239   783 	Sstm8s_tim1$TIM1_OC1Init$137 ==.
                                    784 ;	../SPL/src/stm8s_tim1.c: 190: TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | 
                                    785 ; genPointerGet
      00A248 C6 52 6F         [ 1]  786 	ld	a, 0x526f
      00A24B 6B 02            [ 1]  787 	ld	(0x02, sp), a
                                    788 ; genAnd
      00A24D 7B 0D            [ 1]  789 	ld	a, (0x0d, sp)
      00A24F A4 01            [ 1]  790 	and	a, #0x01
      00A251 6B 03            [ 1]  791 	ld	(0x03, sp), a
                           000244   792 	Sstm8s_tim1$TIM1_OC1Init$138 ==.
                                    793 ;	../SPL/src/stm8s_tim1.c: 191: (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
                                    794 ; genAnd
      00A253 7B 0E            [ 1]  795 	ld	a, (0x0e, sp)
      00A255 A4 02            [ 1]  796 	and	a, #0x02
                                    797 ; genOr
      00A257 1A 03            [ 1]  798 	or	a, (0x03, sp)
                                    799 ; genOr
      00A259 1A 02            [ 1]  800 	or	a, (0x02, sp)
                                    801 ; genPointerSet
      00A25B C7 52 6F         [ 1]  802 	ld	0x526f, a
                           00024F   803 	Sstm8s_tim1$TIM1_OC1Init$139 ==.
                                    804 ;	../SPL/src/stm8s_tim1.c: 194: TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8);
                                    805 ; genRightShiftLiteral
      00A25E 7B 09            [ 1]  806 	ld	a, (0x09, sp)
      00A260 5F               [ 1]  807 	clrw	x
                                    808 ; genCast
                                    809 ; genAssign
                                    810 ; genPointerSet
      00A261 C7 52 65         [ 1]  811 	ld	0x5265, a
                           000255   812 	Sstm8s_tim1$TIM1_OC1Init$140 ==.
                                    813 ;	../SPL/src/stm8s_tim1.c: 195: TIM1->CCR1L = (uint8_t)(TIM1_Pulse);
                                    814 ; genCast
                                    815 ; genAssign
      00A264 7B 0A            [ 1]  816 	ld	a, (0x0a, sp)
                                    817 ; genPointerSet
      00A266 C7 52 66         [ 1]  818 	ld	0x5266, a
                                    819 ; genLabel
      00A269                        820 00101$:
                           00025A   821 	Sstm8s_tim1$TIM1_OC1Init$141 ==.
                                    822 ;	../SPL/src/stm8s_tim1.c: 196: }
                                    823 ; genEndFunction
      00A269 5B 03            [ 2]  824 	addw	sp, #3
                           00025C   825 	Sstm8s_tim1$TIM1_OC1Init$142 ==.
                           00025C   826 	Sstm8s_tim1$TIM1_OC1Init$143 ==.
                           00025C   827 	XG$TIM1_OC1Init$0$0 ==.
      00A26B 81               [ 4]  828 	ret
                           00025D   829 	Sstm8s_tim1$TIM1_OC1Init$144 ==.
                           00025D   830 	Sstm8s_tim1$TIM1_OC2Init$145 ==.
                                    831 ;	../SPL/src/stm8s_tim1.c: 217: void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    832 ; genLabel
                                    833 ;	-----------------------------------------
                                    834 ;	 function TIM1_OC2Init
                                    835 ;	-----------------------------------------
                                    836 ;	Register assignment might be sub-optimal.
                                    837 ;	Stack space usage: 3 bytes.
      00A26C                        838 _TIM1_OC2Init:
                           00025D   839 	Sstm8s_tim1$TIM1_OC2Init$146 ==.
      00A26C 52 03            [ 2]  840 	sub	sp, #3
                           00025F   841 	Sstm8s_tim1$TIM1_OC2Init$147 ==.
                           00025F   842 	Sstm8s_tim1$TIM1_OC2Init$148 ==.
                                    843 ;	../SPL/src/stm8s_tim1.c: 227: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    844 ; genIfx
      00A26E 0D 06            [ 1]  845 	tnz	(0x06, sp)
      00A270 26 03            [ 1]  846 	jrne	00240$
      00A272 CC A2 B1         [ 2]  847 	jp	00104$
      00A275                        848 00240$:
                                    849 ; genCmpEQorNE
      00A275 7B 06            [ 1]  850 	ld	a, (0x06, sp)
      00A277 A1 10            [ 1]  851 	cp	a, #0x10
      00A279 26 03            [ 1]  852 	jrne	00242$
      00A27B CC A2 B1         [ 2]  853 	jp	00104$
      00A27E                        854 00242$:
                           00026F   855 	Sstm8s_tim1$TIM1_OC2Init$149 ==.
                                    856 ; skipping generated iCode
                                    857 ; genCmpEQorNE
      00A27E 7B 06            [ 1]  858 	ld	a, (0x06, sp)
      00A280 A1 20            [ 1]  859 	cp	a, #0x20
      00A282 26 03            [ 1]  860 	jrne	00245$
      00A284 CC A2 B1         [ 2]  861 	jp	00104$
      00A287                        862 00245$:
                           000278   863 	Sstm8s_tim1$TIM1_OC2Init$150 ==.
                                    864 ; skipping generated iCode
                                    865 ; genCmpEQorNE
      00A287 7B 06            [ 1]  866 	ld	a, (0x06, sp)
      00A289 A1 30            [ 1]  867 	cp	a, #0x30
      00A28B 26 03            [ 1]  868 	jrne	00248$
      00A28D CC A2 B1         [ 2]  869 	jp	00104$
      00A290                        870 00248$:
                           000281   871 	Sstm8s_tim1$TIM1_OC2Init$151 ==.
                                    872 ; skipping generated iCode
                                    873 ; genCmpEQorNE
      00A290 7B 06            [ 1]  874 	ld	a, (0x06, sp)
      00A292 A1 60            [ 1]  875 	cp	a, #0x60
      00A294 26 03            [ 1]  876 	jrne	00251$
      00A296 CC A2 B1         [ 2]  877 	jp	00104$
      00A299                        878 00251$:
                           00028A   879 	Sstm8s_tim1$TIM1_OC2Init$152 ==.
                                    880 ; skipping generated iCode
                                    881 ; genCmpEQorNE
      00A299 7B 06            [ 1]  882 	ld	a, (0x06, sp)
      00A29B A1 70            [ 1]  883 	cp	a, #0x70
      00A29D 26 03            [ 1]  884 	jrne	00254$
      00A29F CC A2 B1         [ 2]  885 	jp	00104$
      00A2A2                        886 00254$:
                           000293   887 	Sstm8s_tim1$TIM1_OC2Init$153 ==.
                                    888 ; skipping generated iCode
                                    889 ; skipping iCode since result will be rematerialized
                                    890 ; skipping iCode since result will be rematerialized
                                    891 ; genIPush
      00A2A2 4B E3            [ 1]  892 	push	#0xe3
                           000295   893 	Sstm8s_tim1$TIM1_OC2Init$154 ==.
      00A2A4 5F               [ 1]  894 	clrw	x
      00A2A5 89               [ 2]  895 	pushw	x
                           000297   896 	Sstm8s_tim1$TIM1_OC2Init$155 ==.
      00A2A6 4B 00            [ 1]  897 	push	#0x00
                           000299   898 	Sstm8s_tim1$TIM1_OC2Init$156 ==.
                                    899 ; genIPush
      00A2A8 4B 1B            [ 1]  900 	push	#<(___str_0+0)
                           00029B   901 	Sstm8s_tim1$TIM1_OC2Init$157 ==.
      00A2AA 4B 81            [ 1]  902 	push	#((___str_0+0) >> 8)
                           00029D   903 	Sstm8s_tim1$TIM1_OC2Init$158 ==.
                                    904 ; genCall
      00A2AC CD 82 99         [ 4]  905 	call	_assert_failed
      00A2AF 5B 06            [ 2]  906 	addw	sp, #6
                           0002A2   907 	Sstm8s_tim1$TIM1_OC2Init$159 ==.
                                    908 ; genLabel
      00A2B1                        909 00104$:
                           0002A2   910 	Sstm8s_tim1$TIM1_OC2Init$160 ==.
                                    911 ;	../SPL/src/stm8s_tim1.c: 228: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    912 ; genIfx
      00A2B1 0D 07            [ 1]  913 	tnz	(0x07, sp)
      00A2B3 26 03            [ 1]  914 	jrne	00256$
      00A2B5 CC A2 D0         [ 2]  915 	jp	00121$
      00A2B8                        916 00256$:
                                    917 ; genCmpEQorNE
      00A2B8 7B 07            [ 1]  918 	ld	a, (0x07, sp)
      00A2BA A1 11            [ 1]  919 	cp	a, #0x11
      00A2BC 26 03            [ 1]  920 	jrne	00258$
      00A2BE CC A2 D0         [ 2]  921 	jp	00121$
      00A2C1                        922 00258$:
                           0002B2   923 	Sstm8s_tim1$TIM1_OC2Init$161 ==.
                                    924 ; skipping generated iCode
                                    925 ; skipping iCode since result will be rematerialized
                                    926 ; skipping iCode since result will be rematerialized
                                    927 ; genIPush
      00A2C1 4B E4            [ 1]  928 	push	#0xe4
                           0002B4   929 	Sstm8s_tim1$TIM1_OC2Init$162 ==.
      00A2C3 5F               [ 1]  930 	clrw	x
      00A2C4 89               [ 2]  931 	pushw	x
                           0002B6   932 	Sstm8s_tim1$TIM1_OC2Init$163 ==.
      00A2C5 4B 00            [ 1]  933 	push	#0x00
                           0002B8   934 	Sstm8s_tim1$TIM1_OC2Init$164 ==.
                                    935 ; genIPush
      00A2C7 4B 1B            [ 1]  936 	push	#<(___str_0+0)
                           0002BA   937 	Sstm8s_tim1$TIM1_OC2Init$165 ==.
      00A2C9 4B 81            [ 1]  938 	push	#((___str_0+0) >> 8)
                           0002BC   939 	Sstm8s_tim1$TIM1_OC2Init$166 ==.
                                    940 ; genCall
      00A2CB CD 82 99         [ 4]  941 	call	_assert_failed
      00A2CE 5B 06            [ 2]  942 	addw	sp, #6
                           0002C1   943 	Sstm8s_tim1$TIM1_OC2Init$167 ==.
                                    944 ; genLabel
      00A2D0                        945 00121$:
                           0002C1   946 	Sstm8s_tim1$TIM1_OC2Init$168 ==.
                                    947 ;	../SPL/src/stm8s_tim1.c: 229: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    948 ; genIfx
      00A2D0 0D 08            [ 1]  949 	tnz	(0x08, sp)
      00A2D2 26 03            [ 1]  950 	jrne	00260$
      00A2D4 CC A2 EF         [ 2]  951 	jp	00126$
      00A2D7                        952 00260$:
                                    953 ; genCmpEQorNE
      00A2D7 7B 08            [ 1]  954 	ld	a, (0x08, sp)
      00A2D9 A1 44            [ 1]  955 	cp	a, #0x44
      00A2DB 26 03            [ 1]  956 	jrne	00262$
      00A2DD CC A2 EF         [ 2]  957 	jp	00126$
      00A2E0                        958 00262$:
                           0002D1   959 	Sstm8s_tim1$TIM1_OC2Init$169 ==.
                                    960 ; skipping generated iCode
                                    961 ; skipping iCode since result will be rematerialized
                                    962 ; skipping iCode since result will be rematerialized
                                    963 ; genIPush
      00A2E0 4B E5            [ 1]  964 	push	#0xe5
                           0002D3   965 	Sstm8s_tim1$TIM1_OC2Init$170 ==.
      00A2E2 5F               [ 1]  966 	clrw	x
      00A2E3 89               [ 2]  967 	pushw	x
                           0002D5   968 	Sstm8s_tim1$TIM1_OC2Init$171 ==.
      00A2E4 4B 00            [ 1]  969 	push	#0x00
                           0002D7   970 	Sstm8s_tim1$TIM1_OC2Init$172 ==.
                                    971 ; genIPush
      00A2E6 4B 1B            [ 1]  972 	push	#<(___str_0+0)
                           0002D9   973 	Sstm8s_tim1$TIM1_OC2Init$173 ==.
      00A2E8 4B 81            [ 1]  974 	push	#((___str_0+0) >> 8)
                           0002DB   975 	Sstm8s_tim1$TIM1_OC2Init$174 ==.
                                    976 ; genCall
      00A2EA CD 82 99         [ 4]  977 	call	_assert_failed
      00A2ED 5B 06            [ 2]  978 	addw	sp, #6
                           0002E0   979 	Sstm8s_tim1$TIM1_OC2Init$175 ==.
                                    980 ; genLabel
      00A2EF                        981 00126$:
                           0002E0   982 	Sstm8s_tim1$TIM1_OC2Init$176 ==.
                                    983 ;	../SPL/src/stm8s_tim1.c: 230: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    984 ; genIfx
      00A2EF 0D 0B            [ 1]  985 	tnz	(0x0b, sp)
      00A2F1 26 03            [ 1]  986 	jrne	00264$
      00A2F3 CC A3 0E         [ 2]  987 	jp	00131$
      00A2F6                        988 00264$:
                                    989 ; genCmpEQorNE
      00A2F6 7B 0B            [ 1]  990 	ld	a, (0x0b, sp)
      00A2F8 A1 22            [ 1]  991 	cp	a, #0x22
      00A2FA 26 03            [ 1]  992 	jrne	00266$
      00A2FC CC A3 0E         [ 2]  993 	jp	00131$
      00A2FF                        994 00266$:
                           0002F0   995 	Sstm8s_tim1$TIM1_OC2Init$177 ==.
                                    996 ; skipping generated iCode
                                    997 ; skipping iCode since result will be rematerialized
                                    998 ; skipping iCode since result will be rematerialized
                                    999 ; genIPush
      00A2FF 4B E6            [ 1] 1000 	push	#0xe6
                           0002F2  1001 	Sstm8s_tim1$TIM1_OC2Init$178 ==.
      00A301 5F               [ 1] 1002 	clrw	x
      00A302 89               [ 2] 1003 	pushw	x
                           0002F4  1004 	Sstm8s_tim1$TIM1_OC2Init$179 ==.
      00A303 4B 00            [ 1] 1005 	push	#0x00
                           0002F6  1006 	Sstm8s_tim1$TIM1_OC2Init$180 ==.
                                   1007 ; genIPush
      00A305 4B 1B            [ 1] 1008 	push	#<(___str_0+0)
                           0002F8  1009 	Sstm8s_tim1$TIM1_OC2Init$181 ==.
      00A307 4B 81            [ 1] 1010 	push	#((___str_0+0) >> 8)
                           0002FA  1011 	Sstm8s_tim1$TIM1_OC2Init$182 ==.
                                   1012 ; genCall
      00A309 CD 82 99         [ 4] 1013 	call	_assert_failed
      00A30C 5B 06            [ 2] 1014 	addw	sp, #6
                           0002FF  1015 	Sstm8s_tim1$TIM1_OC2Init$183 ==.
                                   1016 ; genLabel
      00A30E                       1017 00131$:
                           0002FF  1018 	Sstm8s_tim1$TIM1_OC2Init$184 ==.
                                   1019 ;	../SPL/src/stm8s_tim1.c: 231: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1020 ; genIfx
      00A30E 0D 0C            [ 1] 1021 	tnz	(0x0c, sp)
      00A310 26 03            [ 1] 1022 	jrne	00268$
      00A312 CC A3 2D         [ 2] 1023 	jp	00136$
      00A315                       1024 00268$:
                                   1025 ; genCmpEQorNE
      00A315 7B 0C            [ 1] 1026 	ld	a, (0x0c, sp)
      00A317 A1 88            [ 1] 1027 	cp	a, #0x88
      00A319 26 03            [ 1] 1028 	jrne	00270$
      00A31B CC A3 2D         [ 2] 1029 	jp	00136$
      00A31E                       1030 00270$:
                           00030F  1031 	Sstm8s_tim1$TIM1_OC2Init$185 ==.
                                   1032 ; skipping generated iCode
                                   1033 ; skipping iCode since result will be rematerialized
                                   1034 ; skipping iCode since result will be rematerialized
                                   1035 ; genIPush
      00A31E 4B E7            [ 1] 1036 	push	#0xe7
                           000311  1037 	Sstm8s_tim1$TIM1_OC2Init$186 ==.
      00A320 5F               [ 1] 1038 	clrw	x
      00A321 89               [ 2] 1039 	pushw	x
                           000313  1040 	Sstm8s_tim1$TIM1_OC2Init$187 ==.
      00A322 4B 00            [ 1] 1041 	push	#0x00
                           000315  1042 	Sstm8s_tim1$TIM1_OC2Init$188 ==.
                                   1043 ; genIPush
      00A324 4B 1B            [ 1] 1044 	push	#<(___str_0+0)
                           000317  1045 	Sstm8s_tim1$TIM1_OC2Init$189 ==.
      00A326 4B 81            [ 1] 1046 	push	#((___str_0+0) >> 8)
                           000319  1047 	Sstm8s_tim1$TIM1_OC2Init$190 ==.
                                   1048 ; genCall
      00A328 CD 82 99         [ 4] 1049 	call	_assert_failed
      00A32B 5B 06            [ 2] 1050 	addw	sp, #6
                           00031E  1051 	Sstm8s_tim1$TIM1_OC2Init$191 ==.
                                   1052 ; genLabel
      00A32D                       1053 00136$:
                           00031E  1054 	Sstm8s_tim1$TIM1_OC2Init$192 ==.
                                   1055 ;	../SPL/src/stm8s_tim1.c: 232: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1056 ; genCmpEQorNE
      00A32D 7B 0D            [ 1] 1057 	ld	a, (0x0d, sp)
      00A32F A1 55            [ 1] 1058 	cp	a, #0x55
      00A331 26 03            [ 1] 1059 	jrne	00273$
      00A333 CC A3 4C         [ 2] 1060 	jp	00141$
      00A336                       1061 00273$:
                           000327  1062 	Sstm8s_tim1$TIM1_OC2Init$193 ==.
                                   1063 ; skipping generated iCode
                                   1064 ; genIfx
      00A336 0D 0D            [ 1] 1065 	tnz	(0x0d, sp)
      00A338 26 03            [ 1] 1066 	jrne	00275$
      00A33A CC A3 4C         [ 2] 1067 	jp	00141$
      00A33D                       1068 00275$:
                                   1069 ; skipping iCode since result will be rematerialized
                                   1070 ; skipping iCode since result will be rematerialized
                                   1071 ; genIPush
      00A33D 4B E8            [ 1] 1072 	push	#0xe8
                           000330  1073 	Sstm8s_tim1$TIM1_OC2Init$194 ==.
      00A33F 5F               [ 1] 1074 	clrw	x
      00A340 89               [ 2] 1075 	pushw	x
                           000332  1076 	Sstm8s_tim1$TIM1_OC2Init$195 ==.
      00A341 4B 00            [ 1] 1077 	push	#0x00
                           000334  1078 	Sstm8s_tim1$TIM1_OC2Init$196 ==.
                                   1079 ; genIPush
      00A343 4B 1B            [ 1] 1080 	push	#<(___str_0+0)
                           000336  1081 	Sstm8s_tim1$TIM1_OC2Init$197 ==.
      00A345 4B 81            [ 1] 1082 	push	#((___str_0+0) >> 8)
                           000338  1083 	Sstm8s_tim1$TIM1_OC2Init$198 ==.
                                   1084 ; genCall
      00A347 CD 82 99         [ 4] 1085 	call	_assert_failed
      00A34A 5B 06            [ 2] 1086 	addw	sp, #6
                           00033D  1087 	Sstm8s_tim1$TIM1_OC2Init$199 ==.
                                   1088 ; genLabel
      00A34C                       1089 00141$:
                           00033D  1090 	Sstm8s_tim1$TIM1_OC2Init$200 ==.
                                   1091 ;	../SPL/src/stm8s_tim1.c: 233: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1092 ; genCmpEQorNE
      00A34C 7B 0E            [ 1] 1093 	ld	a, (0x0e, sp)
      00A34E A1 2A            [ 1] 1094 	cp	a, #0x2a
      00A350 26 03            [ 1] 1095 	jrne	00277$
      00A352 CC A3 6B         [ 2] 1096 	jp	00146$
      00A355                       1097 00277$:
                           000346  1098 	Sstm8s_tim1$TIM1_OC2Init$201 ==.
                                   1099 ; skipping generated iCode
                                   1100 ; genIfx
      00A355 0D 0E            [ 1] 1101 	tnz	(0x0e, sp)
      00A357 26 03            [ 1] 1102 	jrne	00279$
      00A359 CC A3 6B         [ 2] 1103 	jp	00146$
      00A35C                       1104 00279$:
                                   1105 ; skipping iCode since result will be rematerialized
                                   1106 ; skipping iCode since result will be rematerialized
                                   1107 ; genIPush
      00A35C 4B E9            [ 1] 1108 	push	#0xe9
                           00034F  1109 	Sstm8s_tim1$TIM1_OC2Init$202 ==.
      00A35E 5F               [ 1] 1110 	clrw	x
      00A35F 89               [ 2] 1111 	pushw	x
                           000351  1112 	Sstm8s_tim1$TIM1_OC2Init$203 ==.
      00A360 4B 00            [ 1] 1113 	push	#0x00
                           000353  1114 	Sstm8s_tim1$TIM1_OC2Init$204 ==.
                                   1115 ; genIPush
      00A362 4B 1B            [ 1] 1116 	push	#<(___str_0+0)
                           000355  1117 	Sstm8s_tim1$TIM1_OC2Init$205 ==.
      00A364 4B 81            [ 1] 1118 	push	#((___str_0+0) >> 8)
                           000357  1119 	Sstm8s_tim1$TIM1_OC2Init$206 ==.
                                   1120 ; genCall
      00A366 CD 82 99         [ 4] 1121 	call	_assert_failed
      00A369 5B 06            [ 2] 1122 	addw	sp, #6
                           00035C  1123 	Sstm8s_tim1$TIM1_OC2Init$207 ==.
                                   1124 ; genLabel
      00A36B                       1125 00146$:
                           00035C  1126 	Sstm8s_tim1$TIM1_OC2Init$208 ==.
                                   1127 ;	../SPL/src/stm8s_tim1.c: 237: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | 
                                   1128 ; genPointerGet
      00A36B C6 52 5C         [ 1] 1129 	ld	a, 0x525c
                                   1130 ; genAnd
      00A36E A4 0F            [ 1] 1131 	and	a, #0x0f
                                   1132 ; genPointerSet
      00A370 C7 52 5C         [ 1] 1133 	ld	0x525c, a
                           000364  1134 	Sstm8s_tim1$TIM1_OC2Init$209 ==.
                                   1135 ;	../SPL/src/stm8s_tim1.c: 242: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E  ) | 
                                   1136 ; genPointerGet
      00A373 C6 52 5C         [ 1] 1137 	ld	a, 0x525c
      00A376 6B 01            [ 1] 1138 	ld	(0x01, sp), a
                                   1139 ; genAnd
      00A378 7B 07            [ 1] 1140 	ld	a, (0x07, sp)
      00A37A A4 10            [ 1] 1141 	and	a, #0x10
      00A37C 6B 03            [ 1] 1142 	ld	(0x03, sp), a
                           00036F  1143 	Sstm8s_tim1$TIM1_OC2Init$210 ==.
                                   1144 ;	../SPL/src/stm8s_tim1.c: 243: (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | 
                                   1145 ; genAnd
      00A37E 7B 08            [ 1] 1146 	ld	a, (0x08, sp)
      00A380 A4 40            [ 1] 1147 	and	a, #0x40
                                   1148 ; genOr
      00A382 1A 03            [ 1] 1149 	or	a, (0x03, sp)
      00A384 6B 02            [ 1] 1150 	ld	(0x02, sp), a
                           000377  1151 	Sstm8s_tim1$TIM1_OC2Init$211 ==.
                                   1152 ;	../SPL/src/stm8s_tim1.c: 244: (uint8_t)((uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | 
                                   1153 ; genAnd
      00A386 7B 0B            [ 1] 1154 	ld	a, (0x0b, sp)
      00A388 A4 20            [ 1] 1155 	and	a, #0x20
      00A38A 6B 03            [ 1] 1156 	ld	(0x03, sp), a
                           00037D  1157 	Sstm8s_tim1$TIM1_OC2Init$212 ==.
                                   1158 ;	../SPL/src/stm8s_tim1.c: 245: (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP )));
                                   1159 ; genAnd
      00A38C 7B 0C            [ 1] 1160 	ld	a, (0x0c, sp)
      00A38E A4 80            [ 1] 1161 	and	a, #0x80
                                   1162 ; genOr
      00A390 1A 03            [ 1] 1163 	or	a, (0x03, sp)
                                   1164 ; genOr
      00A392 1A 02            [ 1] 1165 	or	a, (0x02, sp)
                                   1166 ; genOr
      00A394 1A 01            [ 1] 1167 	or	a, (0x01, sp)
                                   1168 ; genPointerSet
      00A396 C7 52 5C         [ 1] 1169 	ld	0x525c, a
                           00038A  1170 	Sstm8s_tim1$TIM1_OC2Init$213 ==.
                                   1171 ;	../SPL/src/stm8s_tim1.c: 248: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1172 ; genPointerGet
      00A399 C6 52 59         [ 1] 1173 	ld	a, 0x5259
                                   1174 ; genAnd
      00A39C A4 8F            [ 1] 1175 	and	a, #0x8f
                           00038F  1176 	Sstm8s_tim1$TIM1_OC2Init$214 ==.
                                   1177 ;	../SPL/src/stm8s_tim1.c: 249: (uint8_t)TIM1_OCMode);
                                   1178 ; genOr
      00A39E 1A 06            [ 1] 1179 	or	a, (0x06, sp)
                                   1180 ; genPointerSet
      00A3A0 C7 52 59         [ 1] 1181 	ld	0x5259, a
                           000394  1182 	Sstm8s_tim1$TIM1_OC2Init$215 ==.
                                   1183 ;	../SPL/src/stm8s_tim1.c: 252: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
                                   1184 ; genPointerGet
      00A3A3 C6 52 6F         [ 1] 1185 	ld	a, 0x526f
                                   1186 ; genAnd
      00A3A6 A4 F3            [ 1] 1187 	and	a, #0xf3
                                   1188 ; genPointerSet
      00A3A8 C7 52 6F         [ 1] 1189 	ld	0x526f, a
                           00039C  1190 	Sstm8s_tim1$TIM1_OC2Init$216 ==.
                                   1191 ;	../SPL/src/stm8s_tim1.c: 254: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | 
                                   1192 ; genPointerGet
      00A3AB C6 52 6F         [ 1] 1193 	ld	a, 0x526f
      00A3AE 6B 02            [ 1] 1194 	ld	(0x02, sp), a
                                   1195 ; genAnd
      00A3B0 7B 0D            [ 1] 1196 	ld	a, (0x0d, sp)
      00A3B2 A4 04            [ 1] 1197 	and	a, #0x04
      00A3B4 6B 03            [ 1] 1198 	ld	(0x03, sp), a
                           0003A7  1199 	Sstm8s_tim1$TIM1_OC2Init$217 ==.
                                   1200 ;	../SPL/src/stm8s_tim1.c: 255: (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState));
                                   1201 ; genAnd
      00A3B6 7B 0E            [ 1] 1202 	ld	a, (0x0e, sp)
      00A3B8 A4 08            [ 1] 1203 	and	a, #0x08
                                   1204 ; genOr
      00A3BA 1A 03            [ 1] 1205 	or	a, (0x03, sp)
                                   1206 ; genOr
      00A3BC 1A 02            [ 1] 1207 	or	a, (0x02, sp)
                                   1208 ; genPointerSet
      00A3BE C7 52 6F         [ 1] 1209 	ld	0x526f, a
                           0003B2  1210 	Sstm8s_tim1$TIM1_OC2Init$218 ==.
                                   1211 ;	../SPL/src/stm8s_tim1.c: 258: TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8);
                                   1212 ; genRightShiftLiteral
      00A3C1 7B 09            [ 1] 1213 	ld	a, (0x09, sp)
      00A3C3 5F               [ 1] 1214 	clrw	x
                                   1215 ; genCast
                                   1216 ; genAssign
                                   1217 ; genPointerSet
      00A3C4 C7 52 67         [ 1] 1218 	ld	0x5267, a
                           0003B8  1219 	Sstm8s_tim1$TIM1_OC2Init$219 ==.
                                   1220 ;	../SPL/src/stm8s_tim1.c: 259: TIM1->CCR2L = (uint8_t)(TIM1_Pulse);
                                   1221 ; genCast
                                   1222 ; genAssign
      00A3C7 7B 0A            [ 1] 1223 	ld	a, (0x0a, sp)
                                   1224 ; genPointerSet
      00A3C9 C7 52 68         [ 1] 1225 	ld	0x5268, a
                                   1226 ; genLabel
      00A3CC                       1227 00101$:
                           0003BD  1228 	Sstm8s_tim1$TIM1_OC2Init$220 ==.
                                   1229 ;	../SPL/src/stm8s_tim1.c: 260: }
                                   1230 ; genEndFunction
      00A3CC 5B 03            [ 2] 1231 	addw	sp, #3
                           0003BF  1232 	Sstm8s_tim1$TIM1_OC2Init$221 ==.
                           0003BF  1233 	Sstm8s_tim1$TIM1_OC2Init$222 ==.
                           0003BF  1234 	XG$TIM1_OC2Init$0$0 ==.
      00A3CE 81               [ 4] 1235 	ret
                           0003C0  1236 	Sstm8s_tim1$TIM1_OC2Init$223 ==.
                           0003C0  1237 	Sstm8s_tim1$TIM1_OC3Init$224 ==.
                                   1238 ;	../SPL/src/stm8s_tim1.c: 281: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1239 ; genLabel
                                   1240 ;	-----------------------------------------
                                   1241 ;	 function TIM1_OC3Init
                                   1242 ;	-----------------------------------------
                                   1243 ;	Register assignment might be sub-optimal.
                                   1244 ;	Stack space usage: 3 bytes.
      00A3CF                       1245 _TIM1_OC3Init:
                           0003C0  1246 	Sstm8s_tim1$TIM1_OC3Init$225 ==.
      00A3CF 52 03            [ 2] 1247 	sub	sp, #3
                           0003C2  1248 	Sstm8s_tim1$TIM1_OC3Init$226 ==.
                           0003C2  1249 	Sstm8s_tim1$TIM1_OC3Init$227 ==.
                                   1250 ;	../SPL/src/stm8s_tim1.c: 291: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1251 ; genIfx
      00A3D1 0D 06            [ 1] 1252 	tnz	(0x06, sp)
      00A3D3 26 03            [ 1] 1253 	jrne	00240$
      00A3D5 CC A4 14         [ 2] 1254 	jp	00104$
      00A3D8                       1255 00240$:
                                   1256 ; genCmpEQorNE
      00A3D8 7B 06            [ 1] 1257 	ld	a, (0x06, sp)
      00A3DA A1 10            [ 1] 1258 	cp	a, #0x10
      00A3DC 26 03            [ 1] 1259 	jrne	00242$
      00A3DE CC A4 14         [ 2] 1260 	jp	00104$
      00A3E1                       1261 00242$:
                           0003D2  1262 	Sstm8s_tim1$TIM1_OC3Init$228 ==.
                                   1263 ; skipping generated iCode
                                   1264 ; genCmpEQorNE
      00A3E1 7B 06            [ 1] 1265 	ld	a, (0x06, sp)
      00A3E3 A1 20            [ 1] 1266 	cp	a, #0x20
      00A3E5 26 03            [ 1] 1267 	jrne	00245$
      00A3E7 CC A4 14         [ 2] 1268 	jp	00104$
      00A3EA                       1269 00245$:
                           0003DB  1270 	Sstm8s_tim1$TIM1_OC3Init$229 ==.
                                   1271 ; skipping generated iCode
                                   1272 ; genCmpEQorNE
      00A3EA 7B 06            [ 1] 1273 	ld	a, (0x06, sp)
      00A3EC A1 30            [ 1] 1274 	cp	a, #0x30
      00A3EE 26 03            [ 1] 1275 	jrne	00248$
      00A3F0 CC A4 14         [ 2] 1276 	jp	00104$
      00A3F3                       1277 00248$:
                           0003E4  1278 	Sstm8s_tim1$TIM1_OC3Init$230 ==.
                                   1279 ; skipping generated iCode
                                   1280 ; genCmpEQorNE
      00A3F3 7B 06            [ 1] 1281 	ld	a, (0x06, sp)
      00A3F5 A1 60            [ 1] 1282 	cp	a, #0x60
      00A3F7 26 03            [ 1] 1283 	jrne	00251$
      00A3F9 CC A4 14         [ 2] 1284 	jp	00104$
      00A3FC                       1285 00251$:
                           0003ED  1286 	Sstm8s_tim1$TIM1_OC3Init$231 ==.
                                   1287 ; skipping generated iCode
                                   1288 ; genCmpEQorNE
      00A3FC 7B 06            [ 1] 1289 	ld	a, (0x06, sp)
      00A3FE A1 70            [ 1] 1290 	cp	a, #0x70
      00A400 26 03            [ 1] 1291 	jrne	00254$
      00A402 CC A4 14         [ 2] 1292 	jp	00104$
      00A405                       1293 00254$:
                           0003F6  1294 	Sstm8s_tim1$TIM1_OC3Init$232 ==.
                                   1295 ; skipping generated iCode
                                   1296 ; skipping iCode since result will be rematerialized
                                   1297 ; skipping iCode since result will be rematerialized
                                   1298 ; genIPush
      00A405 4B 23            [ 1] 1299 	push	#0x23
                           0003F8  1300 	Sstm8s_tim1$TIM1_OC3Init$233 ==.
      00A407 4B 01            [ 1] 1301 	push	#0x01
                           0003FA  1302 	Sstm8s_tim1$TIM1_OC3Init$234 ==.
      00A409 5F               [ 1] 1303 	clrw	x
      00A40A 89               [ 2] 1304 	pushw	x
                           0003FC  1305 	Sstm8s_tim1$TIM1_OC3Init$235 ==.
                                   1306 ; genIPush
      00A40B 4B 1B            [ 1] 1307 	push	#<(___str_0+0)
                           0003FE  1308 	Sstm8s_tim1$TIM1_OC3Init$236 ==.
      00A40D 4B 81            [ 1] 1309 	push	#((___str_0+0) >> 8)
                           000400  1310 	Sstm8s_tim1$TIM1_OC3Init$237 ==.
                                   1311 ; genCall
      00A40F CD 82 99         [ 4] 1312 	call	_assert_failed
      00A412 5B 06            [ 2] 1313 	addw	sp, #6
                           000405  1314 	Sstm8s_tim1$TIM1_OC3Init$238 ==.
                                   1315 ; genLabel
      00A414                       1316 00104$:
                           000405  1317 	Sstm8s_tim1$TIM1_OC3Init$239 ==.
                                   1318 ;	../SPL/src/stm8s_tim1.c: 292: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1319 ; genIfx
      00A414 0D 07            [ 1] 1320 	tnz	(0x07, sp)
      00A416 26 03            [ 1] 1321 	jrne	00256$
      00A418 CC A4 33         [ 2] 1322 	jp	00121$
      00A41B                       1323 00256$:
                                   1324 ; genCmpEQorNE
      00A41B 7B 07            [ 1] 1325 	ld	a, (0x07, sp)
      00A41D A1 11            [ 1] 1326 	cp	a, #0x11
      00A41F 26 03            [ 1] 1327 	jrne	00258$
      00A421 CC A4 33         [ 2] 1328 	jp	00121$
      00A424                       1329 00258$:
                           000415  1330 	Sstm8s_tim1$TIM1_OC3Init$240 ==.
                                   1331 ; skipping generated iCode
                                   1332 ; skipping iCode since result will be rematerialized
                                   1333 ; skipping iCode since result will be rematerialized
                                   1334 ; genIPush
      00A424 4B 24            [ 1] 1335 	push	#0x24
                           000417  1336 	Sstm8s_tim1$TIM1_OC3Init$241 ==.
      00A426 4B 01            [ 1] 1337 	push	#0x01
                           000419  1338 	Sstm8s_tim1$TIM1_OC3Init$242 ==.
      00A428 5F               [ 1] 1339 	clrw	x
      00A429 89               [ 2] 1340 	pushw	x
                           00041B  1341 	Sstm8s_tim1$TIM1_OC3Init$243 ==.
                                   1342 ; genIPush
      00A42A 4B 1B            [ 1] 1343 	push	#<(___str_0+0)
                           00041D  1344 	Sstm8s_tim1$TIM1_OC3Init$244 ==.
      00A42C 4B 81            [ 1] 1345 	push	#((___str_0+0) >> 8)
                           00041F  1346 	Sstm8s_tim1$TIM1_OC3Init$245 ==.
                                   1347 ; genCall
      00A42E CD 82 99         [ 4] 1348 	call	_assert_failed
      00A431 5B 06            [ 2] 1349 	addw	sp, #6
                           000424  1350 	Sstm8s_tim1$TIM1_OC3Init$246 ==.
                                   1351 ; genLabel
      00A433                       1352 00121$:
                           000424  1353 	Sstm8s_tim1$TIM1_OC3Init$247 ==.
                                   1354 ;	../SPL/src/stm8s_tim1.c: 293: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                   1355 ; genIfx
      00A433 0D 08            [ 1] 1356 	tnz	(0x08, sp)
      00A435 26 03            [ 1] 1357 	jrne	00260$
      00A437 CC A4 52         [ 2] 1358 	jp	00126$
      00A43A                       1359 00260$:
                                   1360 ; genCmpEQorNE
      00A43A 7B 08            [ 1] 1361 	ld	a, (0x08, sp)
      00A43C A1 44            [ 1] 1362 	cp	a, #0x44
      00A43E 26 03            [ 1] 1363 	jrne	00262$
      00A440 CC A4 52         [ 2] 1364 	jp	00126$
      00A443                       1365 00262$:
                           000434  1366 	Sstm8s_tim1$TIM1_OC3Init$248 ==.
                                   1367 ; skipping generated iCode
                                   1368 ; skipping iCode since result will be rematerialized
                                   1369 ; skipping iCode since result will be rematerialized
                                   1370 ; genIPush
      00A443 4B 25            [ 1] 1371 	push	#0x25
                           000436  1372 	Sstm8s_tim1$TIM1_OC3Init$249 ==.
      00A445 4B 01            [ 1] 1373 	push	#0x01
                           000438  1374 	Sstm8s_tim1$TIM1_OC3Init$250 ==.
      00A447 5F               [ 1] 1375 	clrw	x
      00A448 89               [ 2] 1376 	pushw	x
                           00043A  1377 	Sstm8s_tim1$TIM1_OC3Init$251 ==.
                                   1378 ; genIPush
      00A449 4B 1B            [ 1] 1379 	push	#<(___str_0+0)
                           00043C  1380 	Sstm8s_tim1$TIM1_OC3Init$252 ==.
      00A44B 4B 81            [ 1] 1381 	push	#((___str_0+0) >> 8)
                           00043E  1382 	Sstm8s_tim1$TIM1_OC3Init$253 ==.
                                   1383 ; genCall
      00A44D CD 82 99         [ 4] 1384 	call	_assert_failed
      00A450 5B 06            [ 2] 1385 	addw	sp, #6
                           000443  1386 	Sstm8s_tim1$TIM1_OC3Init$254 ==.
                                   1387 ; genLabel
      00A452                       1388 00126$:
                           000443  1389 	Sstm8s_tim1$TIM1_OC3Init$255 ==.
                                   1390 ;	../SPL/src/stm8s_tim1.c: 294: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1391 ; genIfx
      00A452 0D 0B            [ 1] 1392 	tnz	(0x0b, sp)
      00A454 26 03            [ 1] 1393 	jrne	00264$
      00A456 CC A4 71         [ 2] 1394 	jp	00131$
      00A459                       1395 00264$:
                                   1396 ; genCmpEQorNE
      00A459 7B 0B            [ 1] 1397 	ld	a, (0x0b, sp)
      00A45B A1 22            [ 1] 1398 	cp	a, #0x22
      00A45D 26 03            [ 1] 1399 	jrne	00266$
      00A45F CC A4 71         [ 2] 1400 	jp	00131$
      00A462                       1401 00266$:
                           000453  1402 	Sstm8s_tim1$TIM1_OC3Init$256 ==.
                                   1403 ; skipping generated iCode
                                   1404 ; skipping iCode since result will be rematerialized
                                   1405 ; skipping iCode since result will be rematerialized
                                   1406 ; genIPush
      00A462 4B 26            [ 1] 1407 	push	#0x26
                           000455  1408 	Sstm8s_tim1$TIM1_OC3Init$257 ==.
      00A464 4B 01            [ 1] 1409 	push	#0x01
                           000457  1410 	Sstm8s_tim1$TIM1_OC3Init$258 ==.
      00A466 5F               [ 1] 1411 	clrw	x
      00A467 89               [ 2] 1412 	pushw	x
                           000459  1413 	Sstm8s_tim1$TIM1_OC3Init$259 ==.
                                   1414 ; genIPush
      00A468 4B 1B            [ 1] 1415 	push	#<(___str_0+0)
                           00045B  1416 	Sstm8s_tim1$TIM1_OC3Init$260 ==.
      00A46A 4B 81            [ 1] 1417 	push	#((___str_0+0) >> 8)
                           00045D  1418 	Sstm8s_tim1$TIM1_OC3Init$261 ==.
                                   1419 ; genCall
      00A46C CD 82 99         [ 4] 1420 	call	_assert_failed
      00A46F 5B 06            [ 2] 1421 	addw	sp, #6
                           000462  1422 	Sstm8s_tim1$TIM1_OC3Init$262 ==.
                                   1423 ; genLabel
      00A471                       1424 00131$:
                           000462  1425 	Sstm8s_tim1$TIM1_OC3Init$263 ==.
                                   1426 ;	../SPL/src/stm8s_tim1.c: 295: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1427 ; genIfx
      00A471 0D 0C            [ 1] 1428 	tnz	(0x0c, sp)
      00A473 26 03            [ 1] 1429 	jrne	00268$
      00A475 CC A4 90         [ 2] 1430 	jp	00136$
      00A478                       1431 00268$:
                                   1432 ; genCmpEQorNE
      00A478 7B 0C            [ 1] 1433 	ld	a, (0x0c, sp)
      00A47A A1 88            [ 1] 1434 	cp	a, #0x88
      00A47C 26 03            [ 1] 1435 	jrne	00270$
      00A47E CC A4 90         [ 2] 1436 	jp	00136$
      00A481                       1437 00270$:
                           000472  1438 	Sstm8s_tim1$TIM1_OC3Init$264 ==.
                                   1439 ; skipping generated iCode
                                   1440 ; skipping iCode since result will be rematerialized
                                   1441 ; skipping iCode since result will be rematerialized
                                   1442 ; genIPush
      00A481 4B 27            [ 1] 1443 	push	#0x27
                           000474  1444 	Sstm8s_tim1$TIM1_OC3Init$265 ==.
      00A483 4B 01            [ 1] 1445 	push	#0x01
                           000476  1446 	Sstm8s_tim1$TIM1_OC3Init$266 ==.
      00A485 5F               [ 1] 1447 	clrw	x
      00A486 89               [ 2] 1448 	pushw	x
                           000478  1449 	Sstm8s_tim1$TIM1_OC3Init$267 ==.
                                   1450 ; genIPush
      00A487 4B 1B            [ 1] 1451 	push	#<(___str_0+0)
                           00047A  1452 	Sstm8s_tim1$TIM1_OC3Init$268 ==.
      00A489 4B 81            [ 1] 1453 	push	#((___str_0+0) >> 8)
                           00047C  1454 	Sstm8s_tim1$TIM1_OC3Init$269 ==.
                                   1455 ; genCall
      00A48B CD 82 99         [ 4] 1456 	call	_assert_failed
      00A48E 5B 06            [ 2] 1457 	addw	sp, #6
                           000481  1458 	Sstm8s_tim1$TIM1_OC3Init$270 ==.
                                   1459 ; genLabel
      00A490                       1460 00136$:
                           000481  1461 	Sstm8s_tim1$TIM1_OC3Init$271 ==.
                                   1462 ;	../SPL/src/stm8s_tim1.c: 296: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1463 ; genCmpEQorNE
      00A490 7B 0D            [ 1] 1464 	ld	a, (0x0d, sp)
      00A492 A1 55            [ 1] 1465 	cp	a, #0x55
      00A494 26 03            [ 1] 1466 	jrne	00273$
      00A496 CC A4 AF         [ 2] 1467 	jp	00141$
      00A499                       1468 00273$:
                           00048A  1469 	Sstm8s_tim1$TIM1_OC3Init$272 ==.
                                   1470 ; skipping generated iCode
                                   1471 ; genIfx
      00A499 0D 0D            [ 1] 1472 	tnz	(0x0d, sp)
      00A49B 26 03            [ 1] 1473 	jrne	00275$
      00A49D CC A4 AF         [ 2] 1474 	jp	00141$
      00A4A0                       1475 00275$:
                                   1476 ; skipping iCode since result will be rematerialized
                                   1477 ; skipping iCode since result will be rematerialized
                                   1478 ; genIPush
      00A4A0 4B 28            [ 1] 1479 	push	#0x28
                           000493  1480 	Sstm8s_tim1$TIM1_OC3Init$273 ==.
      00A4A2 4B 01            [ 1] 1481 	push	#0x01
                           000495  1482 	Sstm8s_tim1$TIM1_OC3Init$274 ==.
      00A4A4 5F               [ 1] 1483 	clrw	x
      00A4A5 89               [ 2] 1484 	pushw	x
                           000497  1485 	Sstm8s_tim1$TIM1_OC3Init$275 ==.
                                   1486 ; genIPush
      00A4A6 4B 1B            [ 1] 1487 	push	#<(___str_0+0)
                           000499  1488 	Sstm8s_tim1$TIM1_OC3Init$276 ==.
      00A4A8 4B 81            [ 1] 1489 	push	#((___str_0+0) >> 8)
                           00049B  1490 	Sstm8s_tim1$TIM1_OC3Init$277 ==.
                                   1491 ; genCall
      00A4AA CD 82 99         [ 4] 1492 	call	_assert_failed
      00A4AD 5B 06            [ 2] 1493 	addw	sp, #6
                           0004A0  1494 	Sstm8s_tim1$TIM1_OC3Init$278 ==.
                                   1495 ; genLabel
      00A4AF                       1496 00141$:
                           0004A0  1497 	Sstm8s_tim1$TIM1_OC3Init$279 ==.
                                   1498 ;	../SPL/src/stm8s_tim1.c: 297: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1499 ; genCmpEQorNE
      00A4AF 7B 0E            [ 1] 1500 	ld	a, (0x0e, sp)
      00A4B1 A1 2A            [ 1] 1501 	cp	a, #0x2a
      00A4B3 26 03            [ 1] 1502 	jrne	00277$
      00A4B5 CC A4 CE         [ 2] 1503 	jp	00146$
      00A4B8                       1504 00277$:
                           0004A9  1505 	Sstm8s_tim1$TIM1_OC3Init$280 ==.
                                   1506 ; skipping generated iCode
                                   1507 ; genIfx
      00A4B8 0D 0E            [ 1] 1508 	tnz	(0x0e, sp)
      00A4BA 26 03            [ 1] 1509 	jrne	00279$
      00A4BC CC A4 CE         [ 2] 1510 	jp	00146$
      00A4BF                       1511 00279$:
                                   1512 ; skipping iCode since result will be rematerialized
                                   1513 ; skipping iCode since result will be rematerialized
                                   1514 ; genIPush
      00A4BF 4B 29            [ 1] 1515 	push	#0x29
                           0004B2  1516 	Sstm8s_tim1$TIM1_OC3Init$281 ==.
      00A4C1 4B 01            [ 1] 1517 	push	#0x01
                           0004B4  1518 	Sstm8s_tim1$TIM1_OC3Init$282 ==.
      00A4C3 5F               [ 1] 1519 	clrw	x
      00A4C4 89               [ 2] 1520 	pushw	x
                           0004B6  1521 	Sstm8s_tim1$TIM1_OC3Init$283 ==.
                                   1522 ; genIPush
      00A4C5 4B 1B            [ 1] 1523 	push	#<(___str_0+0)
                           0004B8  1524 	Sstm8s_tim1$TIM1_OC3Init$284 ==.
      00A4C7 4B 81            [ 1] 1525 	push	#((___str_0+0) >> 8)
                           0004BA  1526 	Sstm8s_tim1$TIM1_OC3Init$285 ==.
                                   1527 ; genCall
      00A4C9 CD 82 99         [ 4] 1528 	call	_assert_failed
      00A4CC 5B 06            [ 2] 1529 	addw	sp, #6
                           0004BF  1530 	Sstm8s_tim1$TIM1_OC3Init$286 ==.
                                   1531 ; genLabel
      00A4CE                       1532 00146$:
                           0004BF  1533 	Sstm8s_tim1$TIM1_OC3Init$287 ==.
                                   1534 ;	../SPL/src/stm8s_tim1.c: 301: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
                                   1535 ; genPointerGet
      00A4CE C6 52 5D         [ 1] 1536 	ld	a, 0x525d
                                   1537 ; genAnd
      00A4D1 A4 F0            [ 1] 1538 	and	a, #0xf0
                                   1539 ; genPointerSet
      00A4D3 C7 52 5D         [ 1] 1540 	ld	0x525d, a
                           0004C7  1541 	Sstm8s_tim1$TIM1_OC3Init$288 ==.
                                   1542 ;	../SPL/src/stm8s_tim1.c: 305: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
                                   1543 ; genPointerGet
      00A4D6 C6 52 5D         [ 1] 1544 	ld	a, 0x525d
      00A4D9 6B 01            [ 1] 1545 	ld	(0x01, sp), a
                                   1546 ; genAnd
      00A4DB 7B 07            [ 1] 1547 	ld	a, (0x07, sp)
      00A4DD A4 01            [ 1] 1548 	and	a, #0x01
      00A4DF 6B 03            [ 1] 1549 	ld	(0x03, sp), a
                           0004D2  1550 	Sstm8s_tim1$TIM1_OC3Init$289 ==.
                                   1551 ;	../SPL/src/stm8s_tim1.c: 306: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
                                   1552 ; genAnd
      00A4E1 7B 08            [ 1] 1553 	ld	a, (0x08, sp)
      00A4E3 A4 04            [ 1] 1554 	and	a, #0x04
                                   1555 ; genOr
      00A4E5 1A 03            [ 1] 1556 	or	a, (0x03, sp)
      00A4E7 6B 02            [ 1] 1557 	ld	(0x02, sp), a
                           0004DA  1558 	Sstm8s_tim1$TIM1_OC3Init$290 ==.
                                   1559 ;	../SPL/src/stm8s_tim1.c: 307: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
                                   1560 ; genAnd
      00A4E9 7B 0B            [ 1] 1561 	ld	a, (0x0b, sp)
      00A4EB A4 02            [ 1] 1562 	and	a, #0x02
      00A4ED 6B 03            [ 1] 1563 	ld	(0x03, sp), a
                           0004E0  1564 	Sstm8s_tim1$TIM1_OC3Init$291 ==.
                                   1565 ;	../SPL/src/stm8s_tim1.c: 308: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
                                   1566 ; genAnd
      00A4EF 7B 0C            [ 1] 1567 	ld	a, (0x0c, sp)
      00A4F1 A4 08            [ 1] 1568 	and	a, #0x08
                                   1569 ; genOr
      00A4F3 1A 03            [ 1] 1570 	or	a, (0x03, sp)
                                   1571 ; genOr
      00A4F5 1A 02            [ 1] 1572 	or	a, (0x02, sp)
                                   1573 ; genOr
      00A4F7 1A 01            [ 1] 1574 	or	a, (0x01, sp)
                                   1575 ; genPointerSet
      00A4F9 C7 52 5D         [ 1] 1576 	ld	0x525d, a
                           0004ED  1577 	Sstm8s_tim1$TIM1_OC3Init$292 ==.
                                   1578 ;	../SPL/src/stm8s_tim1.c: 311: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1579 ; genPointerGet
      00A4FC C6 52 5A         [ 1] 1580 	ld	a, 0x525a
                                   1581 ; genAnd
      00A4FF A4 8F            [ 1] 1582 	and	a, #0x8f
                           0004F2  1583 	Sstm8s_tim1$TIM1_OC3Init$293 ==.
                                   1584 ;	../SPL/src/stm8s_tim1.c: 312: (uint8_t)TIM1_OCMode);
                                   1585 ; genOr
      00A501 1A 06            [ 1] 1586 	or	a, (0x06, sp)
                                   1587 ; genPointerSet
      00A503 C7 52 5A         [ 1] 1588 	ld	0x525a, a
                           0004F7  1589 	Sstm8s_tim1$TIM1_OC3Init$294 ==.
                                   1590 ;	../SPL/src/stm8s_tim1.c: 315: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
                                   1591 ; genPointerGet
      00A506 C6 52 6F         [ 1] 1592 	ld	a, 0x526f
                                   1593 ; genAnd
      00A509 A4 CF            [ 1] 1594 	and	a, #0xcf
                                   1595 ; genPointerSet
      00A50B C7 52 6F         [ 1] 1596 	ld	0x526f, a
                           0004FF  1597 	Sstm8s_tim1$TIM1_OC3Init$295 ==.
                                   1598 ;	../SPL/src/stm8s_tim1.c: 317: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
                                   1599 ; genPointerGet
      00A50E C6 52 6F         [ 1] 1600 	ld	a, 0x526f
      00A511 6B 02            [ 1] 1601 	ld	(0x02, sp), a
                                   1602 ; genAnd
      00A513 7B 0D            [ 1] 1603 	ld	a, (0x0d, sp)
      00A515 A4 10            [ 1] 1604 	and	a, #0x10
      00A517 6B 03            [ 1] 1605 	ld	(0x03, sp), a
                           00050A  1606 	Sstm8s_tim1$TIM1_OC3Init$296 ==.
                                   1607 ;	../SPL/src/stm8s_tim1.c: 318: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
                                   1608 ; genAnd
      00A519 7B 0E            [ 1] 1609 	ld	a, (0x0e, sp)
      00A51B A4 20            [ 1] 1610 	and	a, #0x20
                                   1611 ; genOr
      00A51D 1A 03            [ 1] 1612 	or	a, (0x03, sp)
                                   1613 ; genOr
      00A51F 1A 02            [ 1] 1614 	or	a, (0x02, sp)
                                   1615 ; genPointerSet
      00A521 C7 52 6F         [ 1] 1616 	ld	0x526f, a
                           000515  1617 	Sstm8s_tim1$TIM1_OC3Init$297 ==.
                                   1618 ;	../SPL/src/stm8s_tim1.c: 321: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
                                   1619 ; genRightShiftLiteral
      00A524 7B 09            [ 1] 1620 	ld	a, (0x09, sp)
      00A526 5F               [ 1] 1621 	clrw	x
                                   1622 ; genCast
                                   1623 ; genAssign
                                   1624 ; genPointerSet
      00A527 C7 52 69         [ 1] 1625 	ld	0x5269, a
                           00051B  1626 	Sstm8s_tim1$TIM1_OC3Init$298 ==.
                                   1627 ;	../SPL/src/stm8s_tim1.c: 322: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
                                   1628 ; genCast
                                   1629 ; genAssign
      00A52A 7B 0A            [ 1] 1630 	ld	a, (0x0a, sp)
                                   1631 ; genPointerSet
      00A52C C7 52 6A         [ 1] 1632 	ld	0x526a, a
                                   1633 ; genLabel
      00A52F                       1634 00101$:
                           000520  1635 	Sstm8s_tim1$TIM1_OC3Init$299 ==.
                                   1636 ;	../SPL/src/stm8s_tim1.c: 323: }
                                   1637 ; genEndFunction
      00A52F 5B 03            [ 2] 1638 	addw	sp, #3
                           000522  1639 	Sstm8s_tim1$TIM1_OC3Init$300 ==.
                           000522  1640 	Sstm8s_tim1$TIM1_OC3Init$301 ==.
                           000522  1641 	XG$TIM1_OC3Init$0$0 ==.
      00A531 81               [ 4] 1642 	ret
                           000523  1643 	Sstm8s_tim1$TIM1_OC3Init$302 ==.
                           000523  1644 	Sstm8s_tim1$TIM1_OC4Init$303 ==.
                                   1645 ;	../SPL/src/stm8s_tim1.c: 338: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1646 ; genLabel
                                   1647 ;	-----------------------------------------
                                   1648 ;	 function TIM1_OC4Init
                                   1649 ;	-----------------------------------------
                                   1650 ;	Register assignment might be sub-optimal.
                                   1651 ;	Stack space usage: 2 bytes.
      00A532                       1652 _TIM1_OC4Init:
                           000523  1653 	Sstm8s_tim1$TIM1_OC4Init$304 ==.
      00A532 89               [ 2] 1654 	pushw	x
                           000524  1655 	Sstm8s_tim1$TIM1_OC4Init$305 ==.
                           000524  1656 	Sstm8s_tim1$TIM1_OC4Init$306 ==.
                                   1657 ;	../SPL/src/stm8s_tim1.c: 345: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1658 ; genIfx
      00A533 0D 05            [ 1] 1659 	tnz	(0x05, sp)
      00A535 26 03            [ 1] 1660 	jrne	00203$
      00A537 CC A5 76         [ 2] 1661 	jp	00107$
      00A53A                       1662 00203$:
                                   1663 ; genCmpEQorNE
      00A53A 7B 05            [ 1] 1664 	ld	a, (0x05, sp)
      00A53C A1 10            [ 1] 1665 	cp	a, #0x10
      00A53E 26 03            [ 1] 1666 	jrne	00205$
      00A540 CC A5 76         [ 2] 1667 	jp	00107$
      00A543                       1668 00205$:
                           000534  1669 	Sstm8s_tim1$TIM1_OC4Init$307 ==.
                                   1670 ; skipping generated iCode
                                   1671 ; genCmpEQorNE
      00A543 7B 05            [ 1] 1672 	ld	a, (0x05, sp)
      00A545 A1 20            [ 1] 1673 	cp	a, #0x20
      00A547 26 03            [ 1] 1674 	jrne	00208$
      00A549 CC A5 76         [ 2] 1675 	jp	00107$
      00A54C                       1676 00208$:
                           00053D  1677 	Sstm8s_tim1$TIM1_OC4Init$308 ==.
                                   1678 ; skipping generated iCode
                                   1679 ; genCmpEQorNE
      00A54C 7B 05            [ 1] 1680 	ld	a, (0x05, sp)
      00A54E A1 30            [ 1] 1681 	cp	a, #0x30
      00A550 26 03            [ 1] 1682 	jrne	00211$
      00A552 CC A5 76         [ 2] 1683 	jp	00107$
      00A555                       1684 00211$:
                           000546  1685 	Sstm8s_tim1$TIM1_OC4Init$309 ==.
                                   1686 ; skipping generated iCode
                                   1687 ; genCmpEQorNE
      00A555 7B 05            [ 1] 1688 	ld	a, (0x05, sp)
      00A557 A1 60            [ 1] 1689 	cp	a, #0x60
      00A559 26 03            [ 1] 1690 	jrne	00214$
      00A55B CC A5 76         [ 2] 1691 	jp	00107$
      00A55E                       1692 00214$:
                           00054F  1693 	Sstm8s_tim1$TIM1_OC4Init$310 ==.
                                   1694 ; skipping generated iCode
                                   1695 ; genCmpEQorNE
      00A55E 7B 05            [ 1] 1696 	ld	a, (0x05, sp)
      00A560 A1 70            [ 1] 1697 	cp	a, #0x70
      00A562 26 03            [ 1] 1698 	jrne	00217$
      00A564 CC A5 76         [ 2] 1699 	jp	00107$
      00A567                       1700 00217$:
                           000558  1701 	Sstm8s_tim1$TIM1_OC4Init$311 ==.
                                   1702 ; skipping generated iCode
                                   1703 ; skipping iCode since result will be rematerialized
                                   1704 ; skipping iCode since result will be rematerialized
                                   1705 ; genIPush
      00A567 4B 59            [ 1] 1706 	push	#0x59
                           00055A  1707 	Sstm8s_tim1$TIM1_OC4Init$312 ==.
      00A569 4B 01            [ 1] 1708 	push	#0x01
                           00055C  1709 	Sstm8s_tim1$TIM1_OC4Init$313 ==.
      00A56B 5F               [ 1] 1710 	clrw	x
      00A56C 89               [ 2] 1711 	pushw	x
                           00055E  1712 	Sstm8s_tim1$TIM1_OC4Init$314 ==.
                                   1713 ; genIPush
      00A56D 4B 1B            [ 1] 1714 	push	#<(___str_0+0)
                           000560  1715 	Sstm8s_tim1$TIM1_OC4Init$315 ==.
      00A56F 4B 81            [ 1] 1716 	push	#((___str_0+0) >> 8)
                           000562  1717 	Sstm8s_tim1$TIM1_OC4Init$316 ==.
                                   1718 ; genCall
      00A571 CD 82 99         [ 4] 1719 	call	_assert_failed
      00A574 5B 06            [ 2] 1720 	addw	sp, #6
                           000567  1721 	Sstm8s_tim1$TIM1_OC4Init$317 ==.
                                   1722 ; genLabel
      00A576                       1723 00107$:
                           000567  1724 	Sstm8s_tim1$TIM1_OC4Init$318 ==.
                                   1725 ;	../SPL/src/stm8s_tim1.c: 346: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1726 ; genIfx
      00A576 0D 06            [ 1] 1727 	tnz	(0x06, sp)
      00A578 26 03            [ 1] 1728 	jrne	00219$
      00A57A CC A5 95         [ 2] 1729 	jp	00124$
      00A57D                       1730 00219$:
                                   1731 ; genCmpEQorNE
      00A57D 7B 06            [ 1] 1732 	ld	a, (0x06, sp)
      00A57F A1 11            [ 1] 1733 	cp	a, #0x11
      00A581 26 03            [ 1] 1734 	jrne	00221$
      00A583 CC A5 95         [ 2] 1735 	jp	00124$
      00A586                       1736 00221$:
                           000577  1737 	Sstm8s_tim1$TIM1_OC4Init$319 ==.
                                   1738 ; skipping generated iCode
                                   1739 ; skipping iCode since result will be rematerialized
                                   1740 ; skipping iCode since result will be rematerialized
                                   1741 ; genIPush
      00A586 4B 5A            [ 1] 1742 	push	#0x5a
                           000579  1743 	Sstm8s_tim1$TIM1_OC4Init$320 ==.
      00A588 4B 01            [ 1] 1744 	push	#0x01
                           00057B  1745 	Sstm8s_tim1$TIM1_OC4Init$321 ==.
      00A58A 5F               [ 1] 1746 	clrw	x
      00A58B 89               [ 2] 1747 	pushw	x
                           00057D  1748 	Sstm8s_tim1$TIM1_OC4Init$322 ==.
                                   1749 ; genIPush
      00A58C 4B 1B            [ 1] 1750 	push	#<(___str_0+0)
                           00057F  1751 	Sstm8s_tim1$TIM1_OC4Init$323 ==.
      00A58E 4B 81            [ 1] 1752 	push	#((___str_0+0) >> 8)
                           000581  1753 	Sstm8s_tim1$TIM1_OC4Init$324 ==.
                                   1754 ; genCall
      00A590 CD 82 99         [ 4] 1755 	call	_assert_failed
      00A593 5B 06            [ 2] 1756 	addw	sp, #6
                           000586  1757 	Sstm8s_tim1$TIM1_OC4Init$325 ==.
                                   1758 ; genLabel
      00A595                       1759 00124$:
                           000586  1760 	Sstm8s_tim1$TIM1_OC4Init$326 ==.
                                   1761 ;	../SPL/src/stm8s_tim1.c: 347: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1762 ; genIfx
      00A595 0D 09            [ 1] 1763 	tnz	(0x09, sp)
      00A597 26 03            [ 1] 1764 	jrne	00223$
      00A599 CC A5 B4         [ 2] 1765 	jp	00129$
      00A59C                       1766 00223$:
                                   1767 ; genCmpEQorNE
      00A59C 7B 09            [ 1] 1768 	ld	a, (0x09, sp)
      00A59E A1 22            [ 1] 1769 	cp	a, #0x22
      00A5A0 26 03            [ 1] 1770 	jrne	00225$
      00A5A2 CC A5 B4         [ 2] 1771 	jp	00129$
      00A5A5                       1772 00225$:
                           000596  1773 	Sstm8s_tim1$TIM1_OC4Init$327 ==.
                                   1774 ; skipping generated iCode
                                   1775 ; skipping iCode since result will be rematerialized
                                   1776 ; skipping iCode since result will be rematerialized
                                   1777 ; genIPush
      00A5A5 4B 5B            [ 1] 1778 	push	#0x5b
                           000598  1779 	Sstm8s_tim1$TIM1_OC4Init$328 ==.
      00A5A7 4B 01            [ 1] 1780 	push	#0x01
                           00059A  1781 	Sstm8s_tim1$TIM1_OC4Init$329 ==.
      00A5A9 5F               [ 1] 1782 	clrw	x
      00A5AA 89               [ 2] 1783 	pushw	x
                           00059C  1784 	Sstm8s_tim1$TIM1_OC4Init$330 ==.
                                   1785 ; genIPush
      00A5AB 4B 1B            [ 1] 1786 	push	#<(___str_0+0)
                           00059E  1787 	Sstm8s_tim1$TIM1_OC4Init$331 ==.
      00A5AD 4B 81            [ 1] 1788 	push	#((___str_0+0) >> 8)
                           0005A0  1789 	Sstm8s_tim1$TIM1_OC4Init$332 ==.
                                   1790 ; genCall
      00A5AF CD 82 99         [ 4] 1791 	call	_assert_failed
      00A5B2 5B 06            [ 2] 1792 	addw	sp, #6
                           0005A5  1793 	Sstm8s_tim1$TIM1_OC4Init$333 ==.
                                   1794 ; genLabel
      00A5B4                       1795 00129$:
                           0005A5  1796 	Sstm8s_tim1$TIM1_OC4Init$334 ==.
                                   1797 ;	../SPL/src/stm8s_tim1.c: 348: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1798 ; genCmpEQorNE
      00A5B4 7B 0A            [ 1] 1799 	ld	a, (0x0a, sp)
      00A5B6 A1 55            [ 1] 1800 	cp	a, #0x55
      00A5B8 26 03            [ 1] 1801 	jrne	00228$
      00A5BA CC A5 D3         [ 2] 1802 	jp	00134$
      00A5BD                       1803 00228$:
                           0005AE  1804 	Sstm8s_tim1$TIM1_OC4Init$335 ==.
                                   1805 ; skipping generated iCode
                                   1806 ; genIfx
      00A5BD 0D 0A            [ 1] 1807 	tnz	(0x0a, sp)
      00A5BF 26 03            [ 1] 1808 	jrne	00230$
      00A5C1 CC A5 D3         [ 2] 1809 	jp	00134$
      00A5C4                       1810 00230$:
                                   1811 ; skipping iCode since result will be rematerialized
                                   1812 ; skipping iCode since result will be rematerialized
                                   1813 ; genIPush
      00A5C4 4B 5C            [ 1] 1814 	push	#0x5c
                           0005B7  1815 	Sstm8s_tim1$TIM1_OC4Init$336 ==.
      00A5C6 4B 01            [ 1] 1816 	push	#0x01
                           0005B9  1817 	Sstm8s_tim1$TIM1_OC4Init$337 ==.
      00A5C8 5F               [ 1] 1818 	clrw	x
      00A5C9 89               [ 2] 1819 	pushw	x
                           0005BB  1820 	Sstm8s_tim1$TIM1_OC4Init$338 ==.
                                   1821 ; genIPush
      00A5CA 4B 1B            [ 1] 1822 	push	#<(___str_0+0)
                           0005BD  1823 	Sstm8s_tim1$TIM1_OC4Init$339 ==.
      00A5CC 4B 81            [ 1] 1824 	push	#((___str_0+0) >> 8)
                           0005BF  1825 	Sstm8s_tim1$TIM1_OC4Init$340 ==.
                                   1826 ; genCall
      00A5CE CD 82 99         [ 4] 1827 	call	_assert_failed
      00A5D1 5B 06            [ 2] 1828 	addw	sp, #6
                           0005C4  1829 	Sstm8s_tim1$TIM1_OC4Init$341 ==.
                                   1830 ; genLabel
      00A5D3                       1831 00134$:
                           0005C4  1832 	Sstm8s_tim1$TIM1_OC4Init$342 ==.
                                   1833 ;	../SPL/src/stm8s_tim1.c: 351: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
                                   1834 ; genPointerGet
      00A5D3 C6 52 5D         [ 1] 1835 	ld	a, 0x525d
                                   1836 ; genAnd
      00A5D6 A4 CF            [ 1] 1837 	and	a, #0xcf
                                   1838 ; genPointerSet
      00A5D8 C7 52 5D         [ 1] 1839 	ld	0x525d, a
                           0005CC  1840 	Sstm8s_tim1$TIM1_OC4Init$343 ==.
                                   1841 ;	../SPL/src/stm8s_tim1.c: 353: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
                                   1842 ; genPointerGet
      00A5DB C6 52 5D         [ 1] 1843 	ld	a, 0x525d
      00A5DE 6B 01            [ 1] 1844 	ld	(0x01, sp), a
                                   1845 ; genAnd
      00A5E0 7B 06            [ 1] 1846 	ld	a, (0x06, sp)
      00A5E2 A4 10            [ 1] 1847 	and	a, #0x10
      00A5E4 6B 02            [ 1] 1848 	ld	(0x02, sp), a
                           0005D7  1849 	Sstm8s_tim1$TIM1_OC4Init$344 ==.
                                   1850 ;	../SPL/src/stm8s_tim1.c: 354: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
                                   1851 ; genAnd
      00A5E6 7B 09            [ 1] 1852 	ld	a, (0x09, sp)
      00A5E8 A4 20            [ 1] 1853 	and	a, #0x20
                                   1854 ; genOr
      00A5EA 1A 02            [ 1] 1855 	or	a, (0x02, sp)
                                   1856 ; genOr
      00A5EC 1A 01            [ 1] 1857 	or	a, (0x01, sp)
                                   1858 ; genPointerSet
      00A5EE C7 52 5D         [ 1] 1859 	ld	0x525d, a
                           0005E2  1860 	Sstm8s_tim1$TIM1_OC4Init$345 ==.
                                   1861 ;	../SPL/src/stm8s_tim1.c: 357: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1862 ; genPointerGet
      00A5F1 C6 52 5B         [ 1] 1863 	ld	a, 0x525b
                                   1864 ; genAnd
      00A5F4 A4 8F            [ 1] 1865 	and	a, #0x8f
                                   1866 ; genOr
      00A5F6 1A 05            [ 1] 1867 	or	a, (0x05, sp)
                                   1868 ; genPointerSet
      00A5F8 C7 52 5B         [ 1] 1869 	ld	0x525b, a
                           0005EC  1870 	Sstm8s_tim1$TIM1_OC4Init$346 ==.
                                   1871 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1872 ; genPointerGet
      00A5FB C6 52 6F         [ 1] 1873 	ld	a, 0x526f
                           0005EF  1874 	Sstm8s_tim1$TIM1_OC4Init$347 ==.
                                   1875 ;	../SPL/src/stm8s_tim1.c: 361: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
                                   1876 ; genIfx
      00A5FE 0D 0A            [ 1] 1877 	tnz	(0x0a, sp)
      00A600 26 03            [ 1] 1878 	jrne	00231$
      00A602 CC A6 0D         [ 2] 1879 	jp	00102$
      00A605                       1880 00231$:
                           0005F6  1881 	Sstm8s_tim1$TIM1_OC4Init$348 ==.
                           0005F6  1882 	Sstm8s_tim1$TIM1_OC4Init$349 ==.
                                   1883 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1884 ; genOr
      00A605 AA DF            [ 1] 1885 	or	a, #0xdf
                                   1886 ; genPointerSet
      00A607 C7 52 6F         [ 1] 1887 	ld	0x526f, a
                           0005FB  1888 	Sstm8s_tim1$TIM1_OC4Init$350 ==.
                                   1889 ; genGoto
      00A60A CC A6 12         [ 2] 1890 	jp	00103$
                                   1891 ; genLabel
      00A60D                       1892 00102$:
                           0005FE  1893 	Sstm8s_tim1$TIM1_OC4Init$351 ==.
                           0005FE  1894 	Sstm8s_tim1$TIM1_OC4Init$352 ==.
                                   1895 ;	../SPL/src/stm8s_tim1.c: 367: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
                                   1896 ; genAnd
      00A60D A4 BF            [ 1] 1897 	and	a, #0xbf
                                   1898 ; genPointerSet
      00A60F C7 52 6F         [ 1] 1899 	ld	0x526f, a
                           000603  1900 	Sstm8s_tim1$TIM1_OC4Init$353 ==.
                                   1901 ; genLabel
      00A612                       1902 00103$:
                           000603  1903 	Sstm8s_tim1$TIM1_OC4Init$354 ==.
                                   1904 ;	../SPL/src/stm8s_tim1.c: 371: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
                                   1905 ; genRightShiftLiteral
      00A612 7B 07            [ 1] 1906 	ld	a, (0x07, sp)
      00A614 5F               [ 1] 1907 	clrw	x
                                   1908 ; genCast
                                   1909 ; genAssign
                                   1910 ; genPointerSet
      00A615 C7 52 6B         [ 1] 1911 	ld	0x526b, a
                           000609  1912 	Sstm8s_tim1$TIM1_OC4Init$355 ==.
                                   1913 ;	../SPL/src/stm8s_tim1.c: 372: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
                                   1914 ; genCast
                                   1915 ; genAssign
      00A618 7B 08            [ 1] 1916 	ld	a, (0x08, sp)
                                   1917 ; genPointerSet
      00A61A C7 52 6C         [ 1] 1918 	ld	0x526c, a
                                   1919 ; genLabel
      00A61D                       1920 00104$:
                           00060E  1921 	Sstm8s_tim1$TIM1_OC4Init$356 ==.
                                   1922 ;	../SPL/src/stm8s_tim1.c: 373: }
                                   1923 ; genEndFunction
      00A61D 85               [ 2] 1924 	popw	x
                           00060F  1925 	Sstm8s_tim1$TIM1_OC4Init$357 ==.
                           00060F  1926 	Sstm8s_tim1$TIM1_OC4Init$358 ==.
                           00060F  1927 	XG$TIM1_OC4Init$0$0 ==.
      00A61E 81               [ 4] 1928 	ret
                           000610  1929 	Sstm8s_tim1$TIM1_OC4Init$359 ==.
                           000610  1930 	Sstm8s_tim1$TIM1_BDTRConfig$360 ==.
                                   1931 ;	../SPL/src/stm8s_tim1.c: 388: void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
                                   1932 ; genLabel
                                   1933 ;	-----------------------------------------
                                   1934 ;	 function TIM1_BDTRConfig
                                   1935 ;	-----------------------------------------
                                   1936 ;	Register assignment is optimal.
                                   1937 ;	Stack space usage: 1 bytes.
      00A61F                       1938 _TIM1_BDTRConfig:
                           000610  1939 	Sstm8s_tim1$TIM1_BDTRConfig$361 ==.
      00A61F 88               [ 1] 1940 	push	a
                           000611  1941 	Sstm8s_tim1$TIM1_BDTRConfig$362 ==.
                           000611  1942 	Sstm8s_tim1$TIM1_BDTRConfig$363 ==.
                                   1943 ;	../SPL/src/stm8s_tim1.c: 396: assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState));
                                   1944 ; genCmpEQorNE
      00A620 7B 04            [ 1] 1945 	ld	a, (0x04, sp)
      00A622 A1 04            [ 1] 1946 	cp	a, #0x04
      00A624 26 03            [ 1] 1947 	jrne	00195$
      00A626 CC A6 3F         [ 2] 1948 	jp	00104$
      00A629                       1949 00195$:
                           00061A  1950 	Sstm8s_tim1$TIM1_BDTRConfig$364 ==.
                                   1951 ; skipping generated iCode
                                   1952 ; genIfx
      00A629 0D 04            [ 1] 1953 	tnz	(0x04, sp)
      00A62B 26 03            [ 1] 1954 	jrne	00197$
      00A62D CC A6 3F         [ 2] 1955 	jp	00104$
      00A630                       1956 00197$:
                                   1957 ; skipping iCode since result will be rematerialized
                                   1958 ; skipping iCode since result will be rematerialized
                                   1959 ; genIPush
      00A630 4B 8C            [ 1] 1960 	push	#0x8c
                           000623  1961 	Sstm8s_tim1$TIM1_BDTRConfig$365 ==.
      00A632 4B 01            [ 1] 1962 	push	#0x01
                           000625  1963 	Sstm8s_tim1$TIM1_BDTRConfig$366 ==.
      00A634 5F               [ 1] 1964 	clrw	x
      00A635 89               [ 2] 1965 	pushw	x
                           000627  1966 	Sstm8s_tim1$TIM1_BDTRConfig$367 ==.
                                   1967 ; genIPush
      00A636 4B 1B            [ 1] 1968 	push	#<(___str_0+0)
                           000629  1969 	Sstm8s_tim1$TIM1_BDTRConfig$368 ==.
      00A638 4B 81            [ 1] 1970 	push	#((___str_0+0) >> 8)
                           00062B  1971 	Sstm8s_tim1$TIM1_BDTRConfig$369 ==.
                                   1972 ; genCall
      00A63A CD 82 99         [ 4] 1973 	call	_assert_failed
      00A63D 5B 06            [ 2] 1974 	addw	sp, #6
                           000630  1975 	Sstm8s_tim1$TIM1_BDTRConfig$370 ==.
                                   1976 ; genLabel
      00A63F                       1977 00104$:
                           000630  1978 	Sstm8s_tim1$TIM1_BDTRConfig$371 ==.
                                   1979 ;	../SPL/src/stm8s_tim1.c: 397: assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel));
                                   1980 ; genIfx
      00A63F 0D 05            [ 1] 1981 	tnz	(0x05, sp)
      00A641 26 03            [ 1] 1982 	jrne	00198$
      00A643 CC A6 6F         [ 2] 1983 	jp	00109$
      00A646                       1984 00198$:
                                   1985 ; genCmpEQorNE
      00A646 7B 05            [ 1] 1986 	ld	a, (0x05, sp)
      00A648 4A               [ 1] 1987 	dec	a
      00A649 26 03            [ 1] 1988 	jrne	00200$
      00A64B CC A6 6F         [ 2] 1989 	jp	00109$
      00A64E                       1990 00200$:
                           00063F  1991 	Sstm8s_tim1$TIM1_BDTRConfig$372 ==.
                                   1992 ; skipping generated iCode
                                   1993 ; genCmpEQorNE
      00A64E 7B 05            [ 1] 1994 	ld	a, (0x05, sp)
      00A650 A1 02            [ 1] 1995 	cp	a, #0x02
      00A652 26 03            [ 1] 1996 	jrne	00203$
      00A654 CC A6 6F         [ 2] 1997 	jp	00109$
      00A657                       1998 00203$:
                           000648  1999 	Sstm8s_tim1$TIM1_BDTRConfig$373 ==.
                                   2000 ; skipping generated iCode
                                   2001 ; genCmpEQorNE
      00A657 7B 05            [ 1] 2002 	ld	a, (0x05, sp)
      00A659 A1 03            [ 1] 2003 	cp	a, #0x03
      00A65B 26 03            [ 1] 2004 	jrne	00206$
      00A65D CC A6 6F         [ 2] 2005 	jp	00109$
      00A660                       2006 00206$:
                           000651  2007 	Sstm8s_tim1$TIM1_BDTRConfig$374 ==.
                                   2008 ; skipping generated iCode
                                   2009 ; skipping iCode since result will be rematerialized
                                   2010 ; skipping iCode since result will be rematerialized
                                   2011 ; genIPush
      00A660 4B 8D            [ 1] 2012 	push	#0x8d
                           000653  2013 	Sstm8s_tim1$TIM1_BDTRConfig$375 ==.
      00A662 4B 01            [ 1] 2014 	push	#0x01
                           000655  2015 	Sstm8s_tim1$TIM1_BDTRConfig$376 ==.
      00A664 5F               [ 1] 2016 	clrw	x
      00A665 89               [ 2] 2017 	pushw	x
                           000657  2018 	Sstm8s_tim1$TIM1_BDTRConfig$377 ==.
                                   2019 ; genIPush
      00A666 4B 1B            [ 1] 2020 	push	#<(___str_0+0)
                           000659  2021 	Sstm8s_tim1$TIM1_BDTRConfig$378 ==.
      00A668 4B 81            [ 1] 2022 	push	#((___str_0+0) >> 8)
                           00065B  2023 	Sstm8s_tim1$TIM1_BDTRConfig$379 ==.
                                   2024 ; genCall
      00A66A CD 82 99         [ 4] 2025 	call	_assert_failed
      00A66D 5B 06            [ 2] 2026 	addw	sp, #6
                           000660  2027 	Sstm8s_tim1$TIM1_BDTRConfig$380 ==.
                                   2028 ; genLabel
      00A66F                       2029 00109$:
                           000660  2030 	Sstm8s_tim1$TIM1_BDTRConfig$381 ==.
                                   2031 ;	../SPL/src/stm8s_tim1.c: 398: assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break));
                                   2032 ; genCmpEQorNE
      00A66F 7B 07            [ 1] 2033 	ld	a, (0x07, sp)
      00A671 A1 10            [ 1] 2034 	cp	a, #0x10
      00A673 26 03            [ 1] 2035 	jrne	00209$
      00A675 CC A6 8E         [ 2] 2036 	jp	00120$
      00A678                       2037 00209$:
                           000669  2038 	Sstm8s_tim1$TIM1_BDTRConfig$382 ==.
                                   2039 ; skipping generated iCode
                                   2040 ; genIfx
      00A678 0D 07            [ 1] 2041 	tnz	(0x07, sp)
      00A67A 26 03            [ 1] 2042 	jrne	00211$
      00A67C CC A6 8E         [ 2] 2043 	jp	00120$
      00A67F                       2044 00211$:
                                   2045 ; skipping iCode since result will be rematerialized
                                   2046 ; skipping iCode since result will be rematerialized
                                   2047 ; genIPush
      00A67F 4B 8E            [ 1] 2048 	push	#0x8e
                           000672  2049 	Sstm8s_tim1$TIM1_BDTRConfig$383 ==.
      00A681 4B 01            [ 1] 2050 	push	#0x01
                           000674  2051 	Sstm8s_tim1$TIM1_BDTRConfig$384 ==.
      00A683 5F               [ 1] 2052 	clrw	x
      00A684 89               [ 2] 2053 	pushw	x
                           000676  2054 	Sstm8s_tim1$TIM1_BDTRConfig$385 ==.
                                   2055 ; genIPush
      00A685 4B 1B            [ 1] 2056 	push	#<(___str_0+0)
                           000678  2057 	Sstm8s_tim1$TIM1_BDTRConfig$386 ==.
      00A687 4B 81            [ 1] 2058 	push	#((___str_0+0) >> 8)
                           00067A  2059 	Sstm8s_tim1$TIM1_BDTRConfig$387 ==.
                                   2060 ; genCall
      00A689 CD 82 99         [ 4] 2061 	call	_assert_failed
      00A68C 5B 06            [ 2] 2062 	addw	sp, #6
                           00067F  2063 	Sstm8s_tim1$TIM1_BDTRConfig$388 ==.
                                   2064 ; genLabel
      00A68E                       2065 00120$:
                           00067F  2066 	Sstm8s_tim1$TIM1_BDTRConfig$389 ==.
                                   2067 ;	../SPL/src/stm8s_tim1.c: 399: assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity));
                                   2068 ; genIfx
      00A68E 0D 08            [ 1] 2069 	tnz	(0x08, sp)
      00A690 26 03            [ 1] 2070 	jrne	00212$
      00A692 CC A6 AD         [ 2] 2071 	jp	00125$
      00A695                       2072 00212$:
                                   2073 ; genCmpEQorNE
      00A695 7B 08            [ 1] 2074 	ld	a, (0x08, sp)
      00A697 A1 20            [ 1] 2075 	cp	a, #0x20
      00A699 26 03            [ 1] 2076 	jrne	00214$
      00A69B CC A6 AD         [ 2] 2077 	jp	00125$
      00A69E                       2078 00214$:
                           00068F  2079 	Sstm8s_tim1$TIM1_BDTRConfig$390 ==.
                                   2080 ; skipping generated iCode
                                   2081 ; skipping iCode since result will be rematerialized
                                   2082 ; skipping iCode since result will be rematerialized
                                   2083 ; genIPush
      00A69E 4B 8F            [ 1] 2084 	push	#0x8f
                           000691  2085 	Sstm8s_tim1$TIM1_BDTRConfig$391 ==.
      00A6A0 4B 01            [ 1] 2086 	push	#0x01
                           000693  2087 	Sstm8s_tim1$TIM1_BDTRConfig$392 ==.
      00A6A2 5F               [ 1] 2088 	clrw	x
      00A6A3 89               [ 2] 2089 	pushw	x
                           000695  2090 	Sstm8s_tim1$TIM1_BDTRConfig$393 ==.
                                   2091 ; genIPush
      00A6A4 4B 1B            [ 1] 2092 	push	#<(___str_0+0)
                           000697  2093 	Sstm8s_tim1$TIM1_BDTRConfig$394 ==.
      00A6A6 4B 81            [ 1] 2094 	push	#((___str_0+0) >> 8)
                           000699  2095 	Sstm8s_tim1$TIM1_BDTRConfig$395 ==.
                                   2096 ; genCall
      00A6A8 CD 82 99         [ 4] 2097 	call	_assert_failed
      00A6AB 5B 06            [ 2] 2098 	addw	sp, #6
                           00069E  2099 	Sstm8s_tim1$TIM1_BDTRConfig$396 ==.
                                   2100 ; genLabel
      00A6AD                       2101 00125$:
                           00069E  2102 	Sstm8s_tim1$TIM1_BDTRConfig$397 ==.
                                   2103 ;	../SPL/src/stm8s_tim1.c: 400: assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput));
                                   2104 ; genCmpEQorNE
      00A6AD 7B 09            [ 1] 2105 	ld	a, (0x09, sp)
      00A6AF A1 40            [ 1] 2106 	cp	a, #0x40
      00A6B1 26 03            [ 1] 2107 	jrne	00217$
      00A6B3 CC A6 CC         [ 2] 2108 	jp	00130$
      00A6B6                       2109 00217$:
                           0006A7  2110 	Sstm8s_tim1$TIM1_BDTRConfig$398 ==.
                                   2111 ; skipping generated iCode
                                   2112 ; genIfx
      00A6B6 0D 09            [ 1] 2113 	tnz	(0x09, sp)
      00A6B8 26 03            [ 1] 2114 	jrne	00219$
      00A6BA CC A6 CC         [ 2] 2115 	jp	00130$
      00A6BD                       2116 00219$:
                                   2117 ; skipping iCode since result will be rematerialized
                                   2118 ; skipping iCode since result will be rematerialized
                                   2119 ; genIPush
      00A6BD 4B 90            [ 1] 2120 	push	#0x90
                           0006B0  2121 	Sstm8s_tim1$TIM1_BDTRConfig$399 ==.
      00A6BF 4B 01            [ 1] 2122 	push	#0x01
                           0006B2  2123 	Sstm8s_tim1$TIM1_BDTRConfig$400 ==.
      00A6C1 5F               [ 1] 2124 	clrw	x
      00A6C2 89               [ 2] 2125 	pushw	x
                           0006B4  2126 	Sstm8s_tim1$TIM1_BDTRConfig$401 ==.
                                   2127 ; genIPush
      00A6C3 4B 1B            [ 1] 2128 	push	#<(___str_0+0)
                           0006B6  2129 	Sstm8s_tim1$TIM1_BDTRConfig$402 ==.
      00A6C5 4B 81            [ 1] 2130 	push	#((___str_0+0) >> 8)
                           0006B8  2131 	Sstm8s_tim1$TIM1_BDTRConfig$403 ==.
                                   2132 ; genCall
      00A6C7 CD 82 99         [ 4] 2133 	call	_assert_failed
      00A6CA 5B 06            [ 2] 2134 	addw	sp, #6
                           0006BD  2135 	Sstm8s_tim1$TIM1_BDTRConfig$404 ==.
                                   2136 ; genLabel
      00A6CC                       2137 00130$:
                           0006BD  2138 	Sstm8s_tim1$TIM1_BDTRConfig$405 ==.
                                   2139 ;	../SPL/src/stm8s_tim1.c: 402: TIM1->DTR = (uint8_t)(TIM1_DeadTime);
                                   2140 ; genPointerSet
      00A6CC AE 52 6E         [ 2] 2141 	ldw	x, #0x526e
      00A6CF 7B 06            [ 1] 2142 	ld	a, (0x06, sp)
      00A6D1 F7               [ 1] 2143 	ld	(x), a
                           0006C3  2144 	Sstm8s_tim1$TIM1_BDTRConfig$406 ==.
                                   2145 ;	../SPL/src/stm8s_tim1.c: 406: TIM1->BKR  =  (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel)  | 
                                   2146 ; genOr
      00A6D2 7B 04            [ 1] 2147 	ld	a, (0x04, sp)
      00A6D4 1A 05            [ 1] 2148 	or	a, (0x05, sp)
      00A6D6 6B 01            [ 1] 2149 	ld	(0x01, sp), a
                           0006C9  2150 	Sstm8s_tim1$TIM1_BDTRConfig$407 ==.
                                   2151 ;	../SPL/src/stm8s_tim1.c: 407: (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity)  | 
                                   2152 ; genOr
      00A6D8 7B 07            [ 1] 2153 	ld	a, (0x07, sp)
      00A6DA 1A 08            [ 1] 2154 	or	a, (0x08, sp)
                           0006CD  2155 	Sstm8s_tim1$TIM1_BDTRConfig$408 ==.
                                   2156 ;	../SPL/src/stm8s_tim1.c: 408: (uint8_t)TIM1_AutomaticOutput));
                                   2157 ; genOr
      00A6DC 1A 09            [ 1] 2158 	or	a, (0x09, sp)
                                   2159 ; genOr
      00A6DE 1A 01            [ 1] 2160 	or	a, (0x01, sp)
                                   2161 ; genPointerSet
      00A6E0 C7 52 6D         [ 1] 2162 	ld	0x526d, a
                                   2163 ; genLabel
      00A6E3                       2164 00101$:
                           0006D4  2165 	Sstm8s_tim1$TIM1_BDTRConfig$409 ==.
                                   2166 ;	../SPL/src/stm8s_tim1.c: 409: }
                                   2167 ; genEndFunction
      00A6E3 84               [ 1] 2168 	pop	a
                           0006D5  2169 	Sstm8s_tim1$TIM1_BDTRConfig$410 ==.
                           0006D5  2170 	Sstm8s_tim1$TIM1_BDTRConfig$411 ==.
                           0006D5  2171 	XG$TIM1_BDTRConfig$0$0 ==.
      00A6E4 81               [ 4] 2172 	ret
                           0006D6  2173 	Sstm8s_tim1$TIM1_BDTRConfig$412 ==.
                           0006D6  2174 	Sstm8s_tim1$TIM1_ICInit$413 ==.
                                   2175 ;	../SPL/src/stm8s_tim1.c: 423: void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
                                   2176 ; genLabel
                                   2177 ;	-----------------------------------------
                                   2178 ;	 function TIM1_ICInit
                                   2179 ;	-----------------------------------------
                                   2180 ;	Register assignment might be sub-optimal.
                                   2181 ;	Stack space usage: 2 bytes.
      00A6E5                       2182 _TIM1_ICInit:
                           0006D6  2183 	Sstm8s_tim1$TIM1_ICInit$414 ==.
      00A6E5 89               [ 2] 2184 	pushw	x
                           0006D7  2185 	Sstm8s_tim1$TIM1_ICInit$415 ==.
                           0006D7  2186 	Sstm8s_tim1$TIM1_ICInit$416 ==.
                                   2187 ;	../SPL/src/stm8s_tim1.c: 430: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   2188 ; genCmpEQorNE
      00A6E6 7B 05            [ 1] 2189 	ld	a, (0x05, sp)
      00A6E8 4A               [ 1] 2190 	dec	a
      00A6E9 26 07            [ 1] 2191 	jrne	00235$
      00A6EB A6 01            [ 1] 2192 	ld	a, #0x01
      00A6ED 6B 01            [ 1] 2193 	ld	(0x01, sp), a
      00A6EF CC A6 F4         [ 2] 2194 	jp	00236$
      00A6F2                       2195 00235$:
      00A6F2 0F 01            [ 1] 2196 	clr	(0x01, sp)
      00A6F4                       2197 00236$:
                           0006E5  2198 	Sstm8s_tim1$TIM1_ICInit$417 ==.
                                   2199 ; genCmpEQorNE
      00A6F4 7B 05            [ 1] 2200 	ld	a, (0x05, sp)
      00A6F6 A1 02            [ 1] 2201 	cp	a, #0x02
      00A6F8 26 07            [ 1] 2202 	jrne	00238$
      00A6FA A6 01            [ 1] 2203 	ld	a, #0x01
      00A6FC 6B 02            [ 1] 2204 	ld	(0x02, sp), a
      00A6FE CC A7 03         [ 2] 2205 	jp	00239$
      00A701                       2206 00238$:
      00A701 0F 02            [ 1] 2207 	clr	(0x02, sp)
      00A703                       2208 00239$:
                           0006F4  2209 	Sstm8s_tim1$TIM1_ICInit$418 ==.
                                   2210 ; genIfx
      00A703 0D 05            [ 1] 2211 	tnz	(0x05, sp)
      00A705 26 03            [ 1] 2212 	jrne	00240$
      00A707 CC A7 30         [ 2] 2213 	jp	00113$
      00A70A                       2214 00240$:
                                   2215 ; genIfx
      00A70A 0D 01            [ 1] 2216 	tnz	(0x01, sp)
      00A70C 27 03            [ 1] 2217 	jreq	00241$
      00A70E CC A7 30         [ 2] 2218 	jp	00113$
      00A711                       2219 00241$:
                                   2220 ; genIfx
      00A711 0D 02            [ 1] 2221 	tnz	(0x02, sp)
      00A713 27 03            [ 1] 2222 	jreq	00242$
      00A715 CC A7 30         [ 2] 2223 	jp	00113$
      00A718                       2224 00242$:
                                   2225 ; genCmpEQorNE
      00A718 7B 05            [ 1] 2226 	ld	a, (0x05, sp)
      00A71A A1 03            [ 1] 2227 	cp	a, #0x03
      00A71C 26 03            [ 1] 2228 	jrne	00244$
      00A71E CC A7 30         [ 2] 2229 	jp	00113$
      00A721                       2230 00244$:
                           000712  2231 	Sstm8s_tim1$TIM1_ICInit$419 ==.
                                   2232 ; skipping generated iCode
                                   2233 ; skipping iCode since result will be rematerialized
                                   2234 ; skipping iCode since result will be rematerialized
                                   2235 ; genIPush
      00A721 4B AE            [ 1] 2236 	push	#0xae
                           000714  2237 	Sstm8s_tim1$TIM1_ICInit$420 ==.
      00A723 4B 01            [ 1] 2238 	push	#0x01
                           000716  2239 	Sstm8s_tim1$TIM1_ICInit$421 ==.
      00A725 5F               [ 1] 2240 	clrw	x
      00A726 89               [ 2] 2241 	pushw	x
                           000718  2242 	Sstm8s_tim1$TIM1_ICInit$422 ==.
                                   2243 ; genIPush
      00A727 4B 1B            [ 1] 2244 	push	#<(___str_0+0)
                           00071A  2245 	Sstm8s_tim1$TIM1_ICInit$423 ==.
      00A729 4B 81            [ 1] 2246 	push	#((___str_0+0) >> 8)
                           00071C  2247 	Sstm8s_tim1$TIM1_ICInit$424 ==.
                                   2248 ; genCall
      00A72B CD 82 99         [ 4] 2249 	call	_assert_failed
      00A72E 5B 06            [ 2] 2250 	addw	sp, #6
                           000721  2251 	Sstm8s_tim1$TIM1_ICInit$425 ==.
                                   2252 ; genLabel
      00A730                       2253 00113$:
                           000721  2254 	Sstm8s_tim1$TIM1_ICInit$426 ==.
                                   2255 ;	../SPL/src/stm8s_tim1.c: 431: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2256 ; genIfx
      00A730 0D 06            [ 1] 2257 	tnz	(0x06, sp)
      00A732 26 03            [ 1] 2258 	jrne	00246$
      00A734 CC A7 4E         [ 2] 2259 	jp	00124$
      00A737                       2260 00246$:
                                   2261 ; genCmpEQorNE
      00A737 7B 06            [ 1] 2262 	ld	a, (0x06, sp)
      00A739 4A               [ 1] 2263 	dec	a
      00A73A 26 03            [ 1] 2264 	jrne	00248$
      00A73C CC A7 4E         [ 2] 2265 	jp	00124$
      00A73F                       2266 00248$:
                           000730  2267 	Sstm8s_tim1$TIM1_ICInit$427 ==.
                                   2268 ; skipping generated iCode
                                   2269 ; skipping iCode since result will be rematerialized
                                   2270 ; skipping iCode since result will be rematerialized
                                   2271 ; genIPush
      00A73F 4B AF            [ 1] 2272 	push	#0xaf
                           000732  2273 	Sstm8s_tim1$TIM1_ICInit$428 ==.
      00A741 4B 01            [ 1] 2274 	push	#0x01
                           000734  2275 	Sstm8s_tim1$TIM1_ICInit$429 ==.
      00A743 5F               [ 1] 2276 	clrw	x
      00A744 89               [ 2] 2277 	pushw	x
                           000736  2278 	Sstm8s_tim1$TIM1_ICInit$430 ==.
                                   2279 ; genIPush
      00A745 4B 1B            [ 1] 2280 	push	#<(___str_0+0)
                           000738  2281 	Sstm8s_tim1$TIM1_ICInit$431 ==.
      00A747 4B 81            [ 1] 2282 	push	#((___str_0+0) >> 8)
                           00073A  2283 	Sstm8s_tim1$TIM1_ICInit$432 ==.
                                   2284 ; genCall
      00A749 CD 82 99         [ 4] 2285 	call	_assert_failed
      00A74C 5B 06            [ 2] 2286 	addw	sp, #6
                           00073F  2287 	Sstm8s_tim1$TIM1_ICInit$433 ==.
                                   2288 ; genLabel
      00A74E                       2289 00124$:
                           00073F  2290 	Sstm8s_tim1$TIM1_ICInit$434 ==.
                                   2291 ;	../SPL/src/stm8s_tim1.c: 432: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2292 ; genCmpEQorNE
      00A74E 7B 07            [ 1] 2293 	ld	a, (0x07, sp)
      00A750 4A               [ 1] 2294 	dec	a
      00A751 26 03            [ 1] 2295 	jrne	00251$
      00A753 CC A7 77         [ 2] 2296 	jp	00129$
      00A756                       2297 00251$:
                           000747  2298 	Sstm8s_tim1$TIM1_ICInit$435 ==.
                                   2299 ; skipping generated iCode
                                   2300 ; genCmpEQorNE
      00A756 7B 07            [ 1] 2301 	ld	a, (0x07, sp)
      00A758 A1 02            [ 1] 2302 	cp	a, #0x02
      00A75A 26 03            [ 1] 2303 	jrne	00254$
      00A75C CC A7 77         [ 2] 2304 	jp	00129$
      00A75F                       2305 00254$:
                           000750  2306 	Sstm8s_tim1$TIM1_ICInit$436 ==.
                                   2307 ; skipping generated iCode
                                   2308 ; genCmpEQorNE
      00A75F 7B 07            [ 1] 2309 	ld	a, (0x07, sp)
      00A761 A1 03            [ 1] 2310 	cp	a, #0x03
      00A763 26 03            [ 1] 2311 	jrne	00257$
      00A765 CC A7 77         [ 2] 2312 	jp	00129$
      00A768                       2313 00257$:
                           000759  2314 	Sstm8s_tim1$TIM1_ICInit$437 ==.
                                   2315 ; skipping generated iCode
                                   2316 ; skipping iCode since result will be rematerialized
                                   2317 ; skipping iCode since result will be rematerialized
                                   2318 ; genIPush
      00A768 4B B0            [ 1] 2319 	push	#0xb0
                           00075B  2320 	Sstm8s_tim1$TIM1_ICInit$438 ==.
      00A76A 4B 01            [ 1] 2321 	push	#0x01
                           00075D  2322 	Sstm8s_tim1$TIM1_ICInit$439 ==.
      00A76C 5F               [ 1] 2323 	clrw	x
      00A76D 89               [ 2] 2324 	pushw	x
                           00075F  2325 	Sstm8s_tim1$TIM1_ICInit$440 ==.
                                   2326 ; genIPush
      00A76E 4B 1B            [ 1] 2327 	push	#<(___str_0+0)
                           000761  2328 	Sstm8s_tim1$TIM1_ICInit$441 ==.
      00A770 4B 81            [ 1] 2329 	push	#((___str_0+0) >> 8)
                           000763  2330 	Sstm8s_tim1$TIM1_ICInit$442 ==.
                                   2331 ; genCall
      00A772 CD 82 99         [ 4] 2332 	call	_assert_failed
      00A775 5B 06            [ 2] 2333 	addw	sp, #6
                           000768  2334 	Sstm8s_tim1$TIM1_ICInit$443 ==.
                                   2335 ; genLabel
      00A777                       2336 00129$:
                           000768  2337 	Sstm8s_tim1$TIM1_ICInit$444 ==.
                                   2338 ;	../SPL/src/stm8s_tim1.c: 433: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2339 ; genIfx
      00A777 0D 08            [ 1] 2340 	tnz	(0x08, sp)
      00A779 26 03            [ 1] 2341 	jrne	00259$
      00A77B CC A7 A8         [ 2] 2342 	jp	00137$
      00A77E                       2343 00259$:
                                   2344 ; genCmpEQorNE
      00A77E 7B 08            [ 1] 2345 	ld	a, (0x08, sp)
      00A780 A1 04            [ 1] 2346 	cp	a, #0x04
      00A782 26 03            [ 1] 2347 	jrne	00261$
      00A784 CC A7 A8         [ 2] 2348 	jp	00137$
      00A787                       2349 00261$:
                           000778  2350 	Sstm8s_tim1$TIM1_ICInit$445 ==.
                                   2351 ; skipping generated iCode
                                   2352 ; genCmpEQorNE
      00A787 7B 08            [ 1] 2353 	ld	a, (0x08, sp)
      00A789 A1 08            [ 1] 2354 	cp	a, #0x08
      00A78B 26 03            [ 1] 2355 	jrne	00264$
      00A78D CC A7 A8         [ 2] 2356 	jp	00137$
      00A790                       2357 00264$:
                           000781  2358 	Sstm8s_tim1$TIM1_ICInit$446 ==.
                                   2359 ; skipping generated iCode
                                   2360 ; genCmpEQorNE
      00A790 7B 08            [ 1] 2361 	ld	a, (0x08, sp)
      00A792 A1 0C            [ 1] 2362 	cp	a, #0x0c
      00A794 26 03            [ 1] 2363 	jrne	00267$
      00A796 CC A7 A8         [ 2] 2364 	jp	00137$
      00A799                       2365 00267$:
                           00078A  2366 	Sstm8s_tim1$TIM1_ICInit$447 ==.
                                   2367 ; skipping generated iCode
                                   2368 ; skipping iCode since result will be rematerialized
                                   2369 ; skipping iCode since result will be rematerialized
                                   2370 ; genIPush
      00A799 4B B1            [ 1] 2371 	push	#0xb1
                           00078C  2372 	Sstm8s_tim1$TIM1_ICInit$448 ==.
      00A79B 4B 01            [ 1] 2373 	push	#0x01
                           00078E  2374 	Sstm8s_tim1$TIM1_ICInit$449 ==.
      00A79D 5F               [ 1] 2375 	clrw	x
      00A79E 89               [ 2] 2376 	pushw	x
                           000790  2377 	Sstm8s_tim1$TIM1_ICInit$450 ==.
                                   2378 ; genIPush
      00A79F 4B 1B            [ 1] 2379 	push	#<(___str_0+0)
                           000792  2380 	Sstm8s_tim1$TIM1_ICInit$451 ==.
      00A7A1 4B 81            [ 1] 2381 	push	#((___str_0+0) >> 8)
                           000794  2382 	Sstm8s_tim1$TIM1_ICInit$452 ==.
                                   2383 ; genCall
      00A7A3 CD 82 99         [ 4] 2384 	call	_assert_failed
      00A7A6 5B 06            [ 2] 2385 	addw	sp, #6
                           000799  2386 	Sstm8s_tim1$TIM1_ICInit$453 ==.
                                   2387 ; genLabel
      00A7A8                       2388 00137$:
                           000799  2389 	Sstm8s_tim1$TIM1_ICInit$454 ==.
                                   2390 ;	../SPL/src/stm8s_tim1.c: 434: assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter));
                                   2391 ; genCmp
                                   2392 ; genCmpTop
      00A7A8 7B 09            [ 1] 2393 	ld	a, (0x09, sp)
      00A7AA A1 0F            [ 1] 2394 	cp	a, #0x0f
      00A7AC 22 03            [ 1] 2395 	jrugt	00269$
      00A7AE CC A7 C0         [ 2] 2396 	jp	00148$
      00A7B1                       2397 00269$:
                                   2398 ; skipping generated iCode
                                   2399 ; skipping iCode since result will be rematerialized
                                   2400 ; skipping iCode since result will be rematerialized
                                   2401 ; genIPush
      00A7B1 4B B2            [ 1] 2402 	push	#0xb2
                           0007A4  2403 	Sstm8s_tim1$TIM1_ICInit$455 ==.
      00A7B3 4B 01            [ 1] 2404 	push	#0x01
                           0007A6  2405 	Sstm8s_tim1$TIM1_ICInit$456 ==.
      00A7B5 5F               [ 1] 2406 	clrw	x
      00A7B6 89               [ 2] 2407 	pushw	x
                           0007A8  2408 	Sstm8s_tim1$TIM1_ICInit$457 ==.
                                   2409 ; genIPush
      00A7B7 4B 1B            [ 1] 2410 	push	#<(___str_0+0)
                           0007AA  2411 	Sstm8s_tim1$TIM1_ICInit$458 ==.
      00A7B9 4B 81            [ 1] 2412 	push	#((___str_0+0) >> 8)
                           0007AC  2413 	Sstm8s_tim1$TIM1_ICInit$459 ==.
                                   2414 ; genCall
      00A7BB CD 82 99         [ 4] 2415 	call	_assert_failed
      00A7BE 5B 06            [ 2] 2416 	addw	sp, #6
                           0007B1  2417 	Sstm8s_tim1$TIM1_ICInit$460 ==.
                                   2418 ; genLabel
      00A7C0                       2419 00148$:
                           0007B1  2420 	Sstm8s_tim1$TIM1_ICInit$461 ==.
                                   2421 ;	../SPL/src/stm8s_tim1.c: 436: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2422 ; genIfx
      00A7C0 0D 05            [ 1] 2423 	tnz	(0x05, sp)
      00A7C2 27 03            [ 1] 2424 	jreq	00270$
      00A7C4 CC A7 DF         [ 2] 2425 	jp	00108$
      00A7C7                       2426 00270$:
                           0007B8  2427 	Sstm8s_tim1$TIM1_ICInit$462 ==.
                           0007B8  2428 	Sstm8s_tim1$TIM1_ICInit$463 ==.
                                   2429 ;	../SPL/src/stm8s_tim1.c: 439: TI1_Config((uint8_t)TIM1_ICPolarity,
                                   2430 ; genIPush
      00A7C7 7B 09            [ 1] 2431 	ld	a, (0x09, sp)
      00A7C9 88               [ 1] 2432 	push	a
                           0007BB  2433 	Sstm8s_tim1$TIM1_ICInit$464 ==.
                                   2434 ; genIPush
      00A7CA 7B 08            [ 1] 2435 	ld	a, (0x08, sp)
      00A7CC 88               [ 1] 2436 	push	a
                           0007BE  2437 	Sstm8s_tim1$TIM1_ICInit$465 ==.
                                   2438 ; genIPush
      00A7CD 7B 08            [ 1] 2439 	ld	a, (0x08, sp)
      00A7CF 88               [ 1] 2440 	push	a
                           0007C1  2441 	Sstm8s_tim1$TIM1_ICInit$466 ==.
                                   2442 ; genCall
      00A7D0 CD B9 63         [ 4] 2443 	call	_TI1_Config
      00A7D3 5B 03            [ 2] 2444 	addw	sp, #3
                           0007C6  2445 	Sstm8s_tim1$TIM1_ICInit$467 ==.
                           0007C6  2446 	Sstm8s_tim1$TIM1_ICInit$468 ==.
                                   2447 ;	../SPL/src/stm8s_tim1.c: 443: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2448 ; genIPush
      00A7D5 7B 08            [ 1] 2449 	ld	a, (0x08, sp)
      00A7D7 88               [ 1] 2450 	push	a
                           0007C9  2451 	Sstm8s_tim1$TIM1_ICInit$469 ==.
                                   2452 ; genCall
      00A7D8 CD B6 74         [ 4] 2453 	call	_TIM1_SetIC1Prescaler
      00A7DB 84               [ 1] 2454 	pop	a
                           0007CD  2455 	Sstm8s_tim1$TIM1_ICInit$470 ==.
                           0007CD  2456 	Sstm8s_tim1$TIM1_ICInit$471 ==.
                                   2457 ; genGoto
      00A7DC CC A8 34         [ 2] 2458 	jp	00110$
                                   2459 ; genLabel
      00A7DF                       2460 00108$:
                           0007D0  2461 	Sstm8s_tim1$TIM1_ICInit$472 ==.
                                   2462 ;	../SPL/src/stm8s_tim1.c: 445: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   2463 ; genAssign
      00A7DF 7B 01            [ 1] 2464 	ld	a, (0x01, sp)
                                   2465 ; genIfx
      00A7E1 4D               [ 1] 2466 	tnz	a
      00A7E2 26 03            [ 1] 2467 	jrne	00271$
      00A7E4 CC A7 FF         [ 2] 2468 	jp	00105$
      00A7E7                       2469 00271$:
                           0007D8  2470 	Sstm8s_tim1$TIM1_ICInit$473 ==.
                           0007D8  2471 	Sstm8s_tim1$TIM1_ICInit$474 ==.
                                   2472 ;	../SPL/src/stm8s_tim1.c: 448: TI2_Config((uint8_t)TIM1_ICPolarity,
                                   2473 ; genIPush
      00A7E7 7B 09            [ 1] 2474 	ld	a, (0x09, sp)
      00A7E9 88               [ 1] 2475 	push	a
                           0007DB  2476 	Sstm8s_tim1$TIM1_ICInit$475 ==.
                                   2477 ; genIPush
      00A7EA 7B 08            [ 1] 2478 	ld	a, (0x08, sp)
      00A7EC 88               [ 1] 2479 	push	a
                           0007DE  2480 	Sstm8s_tim1$TIM1_ICInit$476 ==.
                                   2481 ; genIPush
      00A7ED 7B 08            [ 1] 2482 	ld	a, (0x08, sp)
      00A7EF 88               [ 1] 2483 	push	a
                           0007E1  2484 	Sstm8s_tim1$TIM1_ICInit$477 ==.
                                   2485 ; genCall
      00A7F0 CD B9 A0         [ 4] 2486 	call	_TI2_Config
      00A7F3 5B 03            [ 2] 2487 	addw	sp, #3
                           0007E6  2488 	Sstm8s_tim1$TIM1_ICInit$478 ==.
                           0007E6  2489 	Sstm8s_tim1$TIM1_ICInit$479 ==.
                                   2490 ;	../SPL/src/stm8s_tim1.c: 452: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2491 ; genIPush
      00A7F5 7B 08            [ 1] 2492 	ld	a, (0x08, sp)
      00A7F7 88               [ 1] 2493 	push	a
                           0007E9  2494 	Sstm8s_tim1$TIM1_ICInit$480 ==.
                                   2495 ; genCall
      00A7F8 CD B6 B0         [ 4] 2496 	call	_TIM1_SetIC2Prescaler
      00A7FB 84               [ 1] 2497 	pop	a
                           0007ED  2498 	Sstm8s_tim1$TIM1_ICInit$481 ==.
                           0007ED  2499 	Sstm8s_tim1$TIM1_ICInit$482 ==.
                                   2500 ; genGoto
      00A7FC CC A8 34         [ 2] 2501 	jp	00110$
                                   2502 ; genLabel
      00A7FF                       2503 00105$:
                           0007F0  2504 	Sstm8s_tim1$TIM1_ICInit$483 ==.
                                   2505 ;	../SPL/src/stm8s_tim1.c: 454: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   2506 ; genAssign
      00A7FF 7B 02            [ 1] 2507 	ld	a, (0x02, sp)
                                   2508 ; genIfx
      00A801 4D               [ 1] 2509 	tnz	a
      00A802 26 03            [ 1] 2510 	jrne	00272$
      00A804 CC A8 1F         [ 2] 2511 	jp	00102$
      00A807                       2512 00272$:
                           0007F8  2513 	Sstm8s_tim1$TIM1_ICInit$484 ==.
                           0007F8  2514 	Sstm8s_tim1$TIM1_ICInit$485 ==.
                                   2515 ;	../SPL/src/stm8s_tim1.c: 457: TI3_Config((uint8_t)TIM1_ICPolarity,
                                   2516 ; genIPush
      00A807 7B 09            [ 1] 2517 	ld	a, (0x09, sp)
      00A809 88               [ 1] 2518 	push	a
                           0007FB  2519 	Sstm8s_tim1$TIM1_ICInit$486 ==.
                                   2520 ; genIPush
      00A80A 7B 08            [ 1] 2521 	ld	a, (0x08, sp)
      00A80C 88               [ 1] 2522 	push	a
                           0007FE  2523 	Sstm8s_tim1$TIM1_ICInit$487 ==.
                                   2524 ; genIPush
      00A80D 7B 08            [ 1] 2525 	ld	a, (0x08, sp)
      00A80F 88               [ 1] 2526 	push	a
                           000801  2527 	Sstm8s_tim1$TIM1_ICInit$488 ==.
                                   2528 ; genCall
      00A810 CD B9 DD         [ 4] 2529 	call	_TI3_Config
      00A813 5B 03            [ 2] 2530 	addw	sp, #3
                           000806  2531 	Sstm8s_tim1$TIM1_ICInit$489 ==.
                           000806  2532 	Sstm8s_tim1$TIM1_ICInit$490 ==.
                                   2533 ;	../SPL/src/stm8s_tim1.c: 461: TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
                                   2534 ; genIPush
      00A815 7B 08            [ 1] 2535 	ld	a, (0x08, sp)
      00A817 88               [ 1] 2536 	push	a
                           000809  2537 	Sstm8s_tim1$TIM1_ICInit$491 ==.
                                   2538 ; genCall
      00A818 CD B6 EC         [ 4] 2539 	call	_TIM1_SetIC3Prescaler
      00A81B 84               [ 1] 2540 	pop	a
                           00080D  2541 	Sstm8s_tim1$TIM1_ICInit$492 ==.
                           00080D  2542 	Sstm8s_tim1$TIM1_ICInit$493 ==.
                                   2543 ; genGoto
      00A81C CC A8 34         [ 2] 2544 	jp	00110$
                                   2545 ; genLabel
      00A81F                       2546 00102$:
                           000810  2547 	Sstm8s_tim1$TIM1_ICInit$494 ==.
                           000810  2548 	Sstm8s_tim1$TIM1_ICInit$495 ==.
                                   2549 ;	../SPL/src/stm8s_tim1.c: 466: TI4_Config((uint8_t)TIM1_ICPolarity,
                                   2550 ; genIPush
      00A81F 7B 09            [ 1] 2551 	ld	a, (0x09, sp)
      00A821 88               [ 1] 2552 	push	a
                           000813  2553 	Sstm8s_tim1$TIM1_ICInit$496 ==.
                                   2554 ; genIPush
      00A822 7B 08            [ 1] 2555 	ld	a, (0x08, sp)
      00A824 88               [ 1] 2556 	push	a
                           000816  2557 	Sstm8s_tim1$TIM1_ICInit$497 ==.
                                   2558 ; genIPush
      00A825 7B 08            [ 1] 2559 	ld	a, (0x08, sp)
      00A827 88               [ 1] 2560 	push	a
                           000819  2561 	Sstm8s_tim1$TIM1_ICInit$498 ==.
                                   2562 ; genCall
      00A828 CD BA 1A         [ 4] 2563 	call	_TI4_Config
      00A82B 5B 03            [ 2] 2564 	addw	sp, #3
                           00081E  2565 	Sstm8s_tim1$TIM1_ICInit$499 ==.
                           00081E  2566 	Sstm8s_tim1$TIM1_ICInit$500 ==.
                                   2567 ;	../SPL/src/stm8s_tim1.c: 470: TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
                                   2568 ; genIPush
      00A82D 7B 08            [ 1] 2569 	ld	a, (0x08, sp)
      00A82F 88               [ 1] 2570 	push	a
                           000821  2571 	Sstm8s_tim1$TIM1_ICInit$501 ==.
                                   2572 ; genCall
      00A830 CD B7 28         [ 4] 2573 	call	_TIM1_SetIC4Prescaler
      00A833 84               [ 1] 2574 	pop	a
                           000825  2575 	Sstm8s_tim1$TIM1_ICInit$502 ==.
                           000825  2576 	Sstm8s_tim1$TIM1_ICInit$503 ==.
                                   2577 ; genLabel
      00A834                       2578 00110$:
                           000825  2579 	Sstm8s_tim1$TIM1_ICInit$504 ==.
                                   2580 ;	../SPL/src/stm8s_tim1.c: 472: }
                                   2581 ; genEndFunction
      00A834 85               [ 2] 2582 	popw	x
                           000826  2583 	Sstm8s_tim1$TIM1_ICInit$505 ==.
                           000826  2584 	Sstm8s_tim1$TIM1_ICInit$506 ==.
                           000826  2585 	XG$TIM1_ICInit$0$0 ==.
      00A835 81               [ 4] 2586 	ret
                           000827  2587 	Sstm8s_tim1$TIM1_ICInit$507 ==.
                           000827  2588 	Sstm8s_tim1$TIM1_PWMIConfig$508 ==.
                                   2589 ;	../SPL/src/stm8s_tim1.c: 488: void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
                                   2590 ; genLabel
                                   2591 ;	-----------------------------------------
                                   2592 ;	 function TIM1_PWMIConfig
                                   2593 ;	-----------------------------------------
                                   2594 ;	Register assignment might be sub-optimal.
                                   2595 ;	Stack space usage: 2 bytes.
      00A836                       2596 _TIM1_PWMIConfig:
                           000827  2597 	Sstm8s_tim1$TIM1_PWMIConfig$509 ==.
      00A836 89               [ 2] 2598 	pushw	x
                           000828  2599 	Sstm8s_tim1$TIM1_PWMIConfig$510 ==.
                           000828  2600 	Sstm8s_tim1$TIM1_PWMIConfig$511 ==.
                                   2601 ;	../SPL/src/stm8s_tim1.c: 498: assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel));
                                   2602 ; genIfx
      00A837 0D 05            [ 1] 2603 	tnz	(0x05, sp)
      00A839 26 03            [ 1] 2604 	jrne	00211$
      00A83B CC A8 55         [ 2] 2605 	jp	00113$
      00A83E                       2606 00211$:
                                   2607 ; genCmpEQorNE
      00A83E 7B 05            [ 1] 2608 	ld	a, (0x05, sp)
      00A840 4A               [ 1] 2609 	dec	a
      00A841 26 03            [ 1] 2610 	jrne	00213$
      00A843 CC A8 55         [ 2] 2611 	jp	00113$
      00A846                       2612 00213$:
                           000837  2613 	Sstm8s_tim1$TIM1_PWMIConfig$512 ==.
                                   2614 ; skipping generated iCode
                                   2615 ; skipping iCode since result will be rematerialized
                                   2616 ; skipping iCode since result will be rematerialized
                                   2617 ; genIPush
      00A846 4B F2            [ 1] 2618 	push	#0xf2
                           000839  2619 	Sstm8s_tim1$TIM1_PWMIConfig$513 ==.
      00A848 4B 01            [ 1] 2620 	push	#0x01
                           00083B  2621 	Sstm8s_tim1$TIM1_PWMIConfig$514 ==.
      00A84A 5F               [ 1] 2622 	clrw	x
      00A84B 89               [ 2] 2623 	pushw	x
                           00083D  2624 	Sstm8s_tim1$TIM1_PWMIConfig$515 ==.
                                   2625 ; genIPush
      00A84C 4B 1B            [ 1] 2626 	push	#<(___str_0+0)
                           00083F  2627 	Sstm8s_tim1$TIM1_PWMIConfig$516 ==.
      00A84E 4B 81            [ 1] 2628 	push	#((___str_0+0) >> 8)
                           000841  2629 	Sstm8s_tim1$TIM1_PWMIConfig$517 ==.
                                   2630 ; genCall
      00A850 CD 82 99         [ 4] 2631 	call	_assert_failed
      00A853 5B 06            [ 2] 2632 	addw	sp, #6
                           000846  2633 	Sstm8s_tim1$TIM1_PWMIConfig$518 ==.
                                   2634 ; genLabel
      00A855                       2635 00113$:
                           000846  2636 	Sstm8s_tim1$TIM1_PWMIConfig$519 ==.
                                   2637 ;	../SPL/src/stm8s_tim1.c: 499: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2638 ; genCmpEQorNE
      00A855 7B 06            [ 1] 2639 	ld	a, (0x06, sp)
      00A857 4A               [ 1] 2640 	dec	a
      00A858 26 07            [ 1] 2641 	jrne	00216$
      00A85A A6 01            [ 1] 2642 	ld	a, #0x01
      00A85C 6B 01            [ 1] 2643 	ld	(0x01, sp), a
      00A85E CC A8 63         [ 2] 2644 	jp	00217$
      00A861                       2645 00216$:
      00A861 0F 01            [ 1] 2646 	clr	(0x01, sp)
      00A863                       2647 00217$:
                           000854  2648 	Sstm8s_tim1$TIM1_PWMIConfig$520 ==.
                                   2649 ; genIfx
      00A863 0D 06            [ 1] 2650 	tnz	(0x06, sp)
      00A865 26 03            [ 1] 2651 	jrne	00218$
      00A867 CC A8 80         [ 2] 2652 	jp	00118$
      00A86A                       2653 00218$:
                                   2654 ; genIfx
      00A86A 0D 01            [ 1] 2655 	tnz	(0x01, sp)
      00A86C 27 03            [ 1] 2656 	jreq	00219$
      00A86E CC A8 80         [ 2] 2657 	jp	00118$
      00A871                       2658 00219$:
                                   2659 ; skipping iCode since result will be rematerialized
                                   2660 ; skipping iCode since result will be rematerialized
                                   2661 ; genIPush
      00A871 4B F3            [ 1] 2662 	push	#0xf3
                           000864  2663 	Sstm8s_tim1$TIM1_PWMIConfig$521 ==.
      00A873 4B 01            [ 1] 2664 	push	#0x01
                           000866  2665 	Sstm8s_tim1$TIM1_PWMIConfig$522 ==.
      00A875 5F               [ 1] 2666 	clrw	x
      00A876 89               [ 2] 2667 	pushw	x
                           000868  2668 	Sstm8s_tim1$TIM1_PWMIConfig$523 ==.
                                   2669 ; genIPush
      00A877 4B 1B            [ 1] 2670 	push	#<(___str_0+0)
                           00086A  2671 	Sstm8s_tim1$TIM1_PWMIConfig$524 ==.
      00A879 4B 81            [ 1] 2672 	push	#((___str_0+0) >> 8)
                           00086C  2673 	Sstm8s_tim1$TIM1_PWMIConfig$525 ==.
                                   2674 ; genCall
      00A87B CD 82 99         [ 4] 2675 	call	_assert_failed
      00A87E 5B 06            [ 2] 2676 	addw	sp, #6
                           000871  2677 	Sstm8s_tim1$TIM1_PWMIConfig$526 ==.
                                   2678 ; genLabel
      00A880                       2679 00118$:
                           000871  2680 	Sstm8s_tim1$TIM1_PWMIConfig$527 ==.
                                   2681 ;	../SPL/src/stm8s_tim1.c: 500: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2682 ; genCmpEQorNE
      00A880 7B 07            [ 1] 2683 	ld	a, (0x07, sp)
      00A882 4A               [ 1] 2684 	dec	a
      00A883 26 07            [ 1] 2685 	jrne	00221$
      00A885 A6 01            [ 1] 2686 	ld	a, #0x01
      00A887 6B 02            [ 1] 2687 	ld	(0x02, sp), a
      00A889 CC A8 8E         [ 2] 2688 	jp	00222$
      00A88C                       2689 00221$:
      00A88C 0F 02            [ 1] 2690 	clr	(0x02, sp)
      00A88E                       2691 00222$:
                           00087F  2692 	Sstm8s_tim1$TIM1_PWMIConfig$528 ==.
                                   2693 ; genIfx
      00A88E 0D 02            [ 1] 2694 	tnz	(0x02, sp)
      00A890 27 03            [ 1] 2695 	jreq	00223$
      00A892 CC A8 B6         [ 2] 2696 	jp	00123$
      00A895                       2697 00223$:
                                   2698 ; genCmpEQorNE
      00A895 7B 07            [ 1] 2699 	ld	a, (0x07, sp)
      00A897 A1 02            [ 1] 2700 	cp	a, #0x02
      00A899 26 03            [ 1] 2701 	jrne	00225$
      00A89B CC A8 B6         [ 2] 2702 	jp	00123$
      00A89E                       2703 00225$:
                           00088F  2704 	Sstm8s_tim1$TIM1_PWMIConfig$529 ==.
                                   2705 ; skipping generated iCode
                                   2706 ; genCmpEQorNE
      00A89E 7B 07            [ 1] 2707 	ld	a, (0x07, sp)
      00A8A0 A1 03            [ 1] 2708 	cp	a, #0x03
      00A8A2 26 03            [ 1] 2709 	jrne	00228$
      00A8A4 CC A8 B6         [ 2] 2710 	jp	00123$
      00A8A7                       2711 00228$:
                           000898  2712 	Sstm8s_tim1$TIM1_PWMIConfig$530 ==.
                                   2713 ; skipping generated iCode
                                   2714 ; skipping iCode since result will be rematerialized
                                   2715 ; skipping iCode since result will be rematerialized
                                   2716 ; genIPush
      00A8A7 4B F4            [ 1] 2717 	push	#0xf4
                           00089A  2718 	Sstm8s_tim1$TIM1_PWMIConfig$531 ==.
      00A8A9 4B 01            [ 1] 2719 	push	#0x01
                           00089C  2720 	Sstm8s_tim1$TIM1_PWMIConfig$532 ==.
      00A8AB 5F               [ 1] 2721 	clrw	x
      00A8AC 89               [ 2] 2722 	pushw	x
                           00089E  2723 	Sstm8s_tim1$TIM1_PWMIConfig$533 ==.
                                   2724 ; genIPush
      00A8AD 4B 1B            [ 1] 2725 	push	#<(___str_0+0)
                           0008A0  2726 	Sstm8s_tim1$TIM1_PWMIConfig$534 ==.
      00A8AF 4B 81            [ 1] 2727 	push	#((___str_0+0) >> 8)
                           0008A2  2728 	Sstm8s_tim1$TIM1_PWMIConfig$535 ==.
                                   2729 ; genCall
      00A8B1 CD 82 99         [ 4] 2730 	call	_assert_failed
      00A8B4 5B 06            [ 2] 2731 	addw	sp, #6
                           0008A7  2732 	Sstm8s_tim1$TIM1_PWMIConfig$536 ==.
                                   2733 ; genLabel
      00A8B6                       2734 00123$:
                           0008A7  2735 	Sstm8s_tim1$TIM1_PWMIConfig$537 ==.
                                   2736 ;	../SPL/src/stm8s_tim1.c: 501: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2737 ; genIfx
      00A8B6 0D 08            [ 1] 2738 	tnz	(0x08, sp)
      00A8B8 26 03            [ 1] 2739 	jrne	00230$
      00A8BA CC A8 E7         [ 2] 2740 	jp	00131$
      00A8BD                       2741 00230$:
                                   2742 ; genCmpEQorNE
      00A8BD 7B 08            [ 1] 2743 	ld	a, (0x08, sp)
      00A8BF A1 04            [ 1] 2744 	cp	a, #0x04
      00A8C1 26 03            [ 1] 2745 	jrne	00232$
      00A8C3 CC A8 E7         [ 2] 2746 	jp	00131$
      00A8C6                       2747 00232$:
                           0008B7  2748 	Sstm8s_tim1$TIM1_PWMIConfig$538 ==.
                                   2749 ; skipping generated iCode
                                   2750 ; genCmpEQorNE
      00A8C6 7B 08            [ 1] 2751 	ld	a, (0x08, sp)
      00A8C8 A1 08            [ 1] 2752 	cp	a, #0x08
      00A8CA 26 03            [ 1] 2753 	jrne	00235$
      00A8CC CC A8 E7         [ 2] 2754 	jp	00131$
      00A8CF                       2755 00235$:
                           0008C0  2756 	Sstm8s_tim1$TIM1_PWMIConfig$539 ==.
                                   2757 ; skipping generated iCode
                                   2758 ; genCmpEQorNE
      00A8CF 7B 08            [ 1] 2759 	ld	a, (0x08, sp)
      00A8D1 A1 0C            [ 1] 2760 	cp	a, #0x0c
      00A8D3 26 03            [ 1] 2761 	jrne	00238$
      00A8D5 CC A8 E7         [ 2] 2762 	jp	00131$
      00A8D8                       2763 00238$:
                           0008C9  2764 	Sstm8s_tim1$TIM1_PWMIConfig$540 ==.
                                   2765 ; skipping generated iCode
                                   2766 ; skipping iCode since result will be rematerialized
                                   2767 ; skipping iCode since result will be rematerialized
                                   2768 ; genIPush
      00A8D8 4B F5            [ 1] 2769 	push	#0xf5
                           0008CB  2770 	Sstm8s_tim1$TIM1_PWMIConfig$541 ==.
      00A8DA 4B 01            [ 1] 2771 	push	#0x01
                           0008CD  2772 	Sstm8s_tim1$TIM1_PWMIConfig$542 ==.
      00A8DC 5F               [ 1] 2773 	clrw	x
      00A8DD 89               [ 2] 2774 	pushw	x
                           0008CF  2775 	Sstm8s_tim1$TIM1_PWMIConfig$543 ==.
                                   2776 ; genIPush
      00A8DE 4B 1B            [ 1] 2777 	push	#<(___str_0+0)
                           0008D1  2778 	Sstm8s_tim1$TIM1_PWMIConfig$544 ==.
      00A8E0 4B 81            [ 1] 2779 	push	#((___str_0+0) >> 8)
                           0008D3  2780 	Sstm8s_tim1$TIM1_PWMIConfig$545 ==.
                                   2781 ; genCall
      00A8E2 CD 82 99         [ 4] 2782 	call	_assert_failed
      00A8E5 5B 06            [ 2] 2783 	addw	sp, #6
                           0008D8  2784 	Sstm8s_tim1$TIM1_PWMIConfig$546 ==.
                                   2785 ; genLabel
      00A8E7                       2786 00131$:
                           0008D8  2787 	Sstm8s_tim1$TIM1_PWMIConfig$547 ==.
                                   2788 ;	../SPL/src/stm8s_tim1.c: 504: if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
                                   2789 ; genIfx
      00A8E7 0D 01            [ 1] 2790 	tnz	(0x01, sp)
      00A8E9 27 03            [ 1] 2791 	jreq	00240$
      00A8EB CC A8 F5         [ 2] 2792 	jp	00102$
      00A8EE                       2793 00240$:
                           0008DF  2794 	Sstm8s_tim1$TIM1_PWMIConfig$548 ==.
                           0008DF  2795 	Sstm8s_tim1$TIM1_PWMIConfig$549 ==.
                                   2796 ;	../SPL/src/stm8s_tim1.c: 506: icpolarity = TIM1_ICPOLARITY_FALLING;
                                   2797 ; genAssign
      00A8EE A6 01            [ 1] 2798 	ld	a, #0x01
      00A8F0 6B 01            [ 1] 2799 	ld	(0x01, sp), a
                           0008E3  2800 	Sstm8s_tim1$TIM1_PWMIConfig$550 ==.
                                   2801 ; genGoto
      00A8F2 CC A8 F7         [ 2] 2802 	jp	00103$
                                   2803 ; genLabel
      00A8F5                       2804 00102$:
                           0008E6  2805 	Sstm8s_tim1$TIM1_PWMIConfig$551 ==.
                           0008E6  2806 	Sstm8s_tim1$TIM1_PWMIConfig$552 ==.
                                   2807 ;	../SPL/src/stm8s_tim1.c: 510: icpolarity = TIM1_ICPOLARITY_RISING;
                                   2808 ; genAssign
      00A8F5 0F 01            [ 1] 2809 	clr	(0x01, sp)
                           0008E8  2810 	Sstm8s_tim1$TIM1_PWMIConfig$553 ==.
                                   2811 ; genLabel
      00A8F7                       2812 00103$:
                           0008E8  2813 	Sstm8s_tim1$TIM1_PWMIConfig$554 ==.
                                   2814 ;	../SPL/src/stm8s_tim1.c: 514: if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
                                   2815 ; genAssign
      00A8F7 7B 02            [ 1] 2816 	ld	a, (0x02, sp)
                                   2817 ; genIfx
      00A8F9 4D               [ 1] 2818 	tnz	a
      00A8FA 26 03            [ 1] 2819 	jrne	00241$
      00A8FC CC A9 06         [ 2] 2820 	jp	00105$
      00A8FF                       2821 00241$:
                           0008F0  2822 	Sstm8s_tim1$TIM1_PWMIConfig$555 ==.
                           0008F0  2823 	Sstm8s_tim1$TIM1_PWMIConfig$556 ==.
                                   2824 ;	../SPL/src/stm8s_tim1.c: 516: icselection = TIM1_ICSELECTION_INDIRECTTI;
                                   2825 ; genAssign
      00A8FF A6 02            [ 1] 2826 	ld	a, #0x02
      00A901 6B 02            [ 1] 2827 	ld	(0x02, sp), a
                           0008F4  2828 	Sstm8s_tim1$TIM1_PWMIConfig$557 ==.
                                   2829 ; genGoto
      00A903 CC A9 0A         [ 2] 2830 	jp	00106$
                                   2831 ; genLabel
      00A906                       2832 00105$:
                           0008F7  2833 	Sstm8s_tim1$TIM1_PWMIConfig$558 ==.
                           0008F7  2834 	Sstm8s_tim1$TIM1_PWMIConfig$559 ==.
                                   2835 ;	../SPL/src/stm8s_tim1.c: 520: icselection = TIM1_ICSELECTION_DIRECTTI;
                                   2836 ; genAssign
      00A906 A6 01            [ 1] 2837 	ld	a, #0x01
      00A908 6B 02            [ 1] 2838 	ld	(0x02, sp), a
                           0008FB  2839 	Sstm8s_tim1$TIM1_PWMIConfig$560 ==.
                                   2840 ; genLabel
      00A90A                       2841 00106$:
                           0008FB  2842 	Sstm8s_tim1$TIM1_PWMIConfig$561 ==.
                                   2843 ;	../SPL/src/stm8s_tim1.c: 523: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2844 ; genIfx
      00A90A 0D 05            [ 1] 2845 	tnz	(0x05, sp)
      00A90C 27 03            [ 1] 2846 	jreq	00242$
      00A90E CC A9 3E         [ 2] 2847 	jp	00108$
      00A911                       2848 00242$:
                           000902  2849 	Sstm8s_tim1$TIM1_PWMIConfig$562 ==.
                           000902  2850 	Sstm8s_tim1$TIM1_PWMIConfig$563 ==.
                                   2851 ;	../SPL/src/stm8s_tim1.c: 526: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2852 ; genIPush
      00A911 7B 09            [ 1] 2853 	ld	a, (0x09, sp)
      00A913 88               [ 1] 2854 	push	a
                           000905  2855 	Sstm8s_tim1$TIM1_PWMIConfig$564 ==.
                                   2856 ; genIPush
      00A914 7B 08            [ 1] 2857 	ld	a, (0x08, sp)
      00A916 88               [ 1] 2858 	push	a
                           000908  2859 	Sstm8s_tim1$TIM1_PWMIConfig$565 ==.
                                   2860 ; genIPush
      00A917 7B 08            [ 1] 2861 	ld	a, (0x08, sp)
      00A919 88               [ 1] 2862 	push	a
                           00090B  2863 	Sstm8s_tim1$TIM1_PWMIConfig$566 ==.
                                   2864 ; genCall
      00A91A CD B9 63         [ 4] 2865 	call	_TI1_Config
      00A91D 5B 03            [ 2] 2866 	addw	sp, #3
                           000910  2867 	Sstm8s_tim1$TIM1_PWMIConfig$567 ==.
                           000910  2868 	Sstm8s_tim1$TIM1_PWMIConfig$568 ==.
                                   2869 ;	../SPL/src/stm8s_tim1.c: 530: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2870 ; genIPush
      00A91F 7B 08            [ 1] 2871 	ld	a, (0x08, sp)
      00A921 88               [ 1] 2872 	push	a
                           000913  2873 	Sstm8s_tim1$TIM1_PWMIConfig$569 ==.
                                   2874 ; genCall
      00A922 CD B6 74         [ 4] 2875 	call	_TIM1_SetIC1Prescaler
      00A925 84               [ 1] 2876 	pop	a
                           000917  2877 	Sstm8s_tim1$TIM1_PWMIConfig$570 ==.
                           000917  2878 	Sstm8s_tim1$TIM1_PWMIConfig$571 ==.
                                   2879 ;	../SPL/src/stm8s_tim1.c: 533: TI2_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2880 ; genIPush
      00A926 7B 09            [ 1] 2881 	ld	a, (0x09, sp)
      00A928 88               [ 1] 2882 	push	a
                           00091A  2883 	Sstm8s_tim1$TIM1_PWMIConfig$572 ==.
                                   2884 ; genIPush
      00A929 7B 03            [ 1] 2885 	ld	a, (0x03, sp)
      00A92B 88               [ 1] 2886 	push	a
                           00091D  2887 	Sstm8s_tim1$TIM1_PWMIConfig$573 ==.
                                   2888 ; genIPush
      00A92C 7B 03            [ 1] 2889 	ld	a, (0x03, sp)
      00A92E 88               [ 1] 2890 	push	a
                           000920  2891 	Sstm8s_tim1$TIM1_PWMIConfig$574 ==.
                                   2892 ; genCall
      00A92F CD B9 A0         [ 4] 2893 	call	_TI2_Config
      00A932 5B 03            [ 2] 2894 	addw	sp, #3
                           000925  2895 	Sstm8s_tim1$TIM1_PWMIConfig$575 ==.
                           000925  2896 	Sstm8s_tim1$TIM1_PWMIConfig$576 ==.
                                   2897 ;	../SPL/src/stm8s_tim1.c: 536: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2898 ; genIPush
      00A934 7B 08            [ 1] 2899 	ld	a, (0x08, sp)
      00A936 88               [ 1] 2900 	push	a
                           000928  2901 	Sstm8s_tim1$TIM1_PWMIConfig$577 ==.
                                   2902 ; genCall
      00A937 CD B6 B0         [ 4] 2903 	call	_TIM1_SetIC2Prescaler
      00A93A 84               [ 1] 2904 	pop	a
                           00092C  2905 	Sstm8s_tim1$TIM1_PWMIConfig$578 ==.
                           00092C  2906 	Sstm8s_tim1$TIM1_PWMIConfig$579 ==.
                                   2907 ; genGoto
      00A93B CC A9 68         [ 2] 2908 	jp	00110$
                                   2909 ; genLabel
      00A93E                       2910 00108$:
                           00092F  2911 	Sstm8s_tim1$TIM1_PWMIConfig$580 ==.
                           00092F  2912 	Sstm8s_tim1$TIM1_PWMIConfig$581 ==.
                                   2913 ;	../SPL/src/stm8s_tim1.c: 541: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2914 ; genIPush
      00A93E 7B 09            [ 1] 2915 	ld	a, (0x09, sp)
      00A940 88               [ 1] 2916 	push	a
                           000932  2917 	Sstm8s_tim1$TIM1_PWMIConfig$582 ==.
                                   2918 ; genIPush
      00A941 7B 08            [ 1] 2919 	ld	a, (0x08, sp)
      00A943 88               [ 1] 2920 	push	a
                           000935  2921 	Sstm8s_tim1$TIM1_PWMIConfig$583 ==.
                                   2922 ; genIPush
      00A944 7B 08            [ 1] 2923 	ld	a, (0x08, sp)
      00A946 88               [ 1] 2924 	push	a
                           000938  2925 	Sstm8s_tim1$TIM1_PWMIConfig$584 ==.
                                   2926 ; genCall
      00A947 CD B9 A0         [ 4] 2927 	call	_TI2_Config
      00A94A 5B 03            [ 2] 2928 	addw	sp, #3
                           00093D  2929 	Sstm8s_tim1$TIM1_PWMIConfig$585 ==.
                           00093D  2930 	Sstm8s_tim1$TIM1_PWMIConfig$586 ==.
                                   2931 ;	../SPL/src/stm8s_tim1.c: 545: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2932 ; genIPush
      00A94C 7B 08            [ 1] 2933 	ld	a, (0x08, sp)
      00A94E 88               [ 1] 2934 	push	a
                           000940  2935 	Sstm8s_tim1$TIM1_PWMIConfig$587 ==.
                                   2936 ; genCall
      00A94F CD B6 B0         [ 4] 2937 	call	_TIM1_SetIC2Prescaler
      00A952 84               [ 1] 2938 	pop	a
                           000944  2939 	Sstm8s_tim1$TIM1_PWMIConfig$588 ==.
                           000944  2940 	Sstm8s_tim1$TIM1_PWMIConfig$589 ==.
                                   2941 ;	../SPL/src/stm8s_tim1.c: 548: TI1_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2942 ; genIPush
      00A953 7B 09            [ 1] 2943 	ld	a, (0x09, sp)
      00A955 88               [ 1] 2944 	push	a
                           000947  2945 	Sstm8s_tim1$TIM1_PWMIConfig$590 ==.
                                   2946 ; genIPush
      00A956 7B 03            [ 1] 2947 	ld	a, (0x03, sp)
      00A958 88               [ 1] 2948 	push	a
                           00094A  2949 	Sstm8s_tim1$TIM1_PWMIConfig$591 ==.
                                   2950 ; genIPush
      00A959 7B 03            [ 1] 2951 	ld	a, (0x03, sp)
      00A95B 88               [ 1] 2952 	push	a
                           00094D  2953 	Sstm8s_tim1$TIM1_PWMIConfig$592 ==.
                                   2954 ; genCall
      00A95C CD B9 63         [ 4] 2955 	call	_TI1_Config
      00A95F 5B 03            [ 2] 2956 	addw	sp, #3
                           000952  2957 	Sstm8s_tim1$TIM1_PWMIConfig$593 ==.
                           000952  2958 	Sstm8s_tim1$TIM1_PWMIConfig$594 ==.
                                   2959 ;	../SPL/src/stm8s_tim1.c: 551: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2960 ; genIPush
      00A961 7B 08            [ 1] 2961 	ld	a, (0x08, sp)
      00A963 88               [ 1] 2962 	push	a
                           000955  2963 	Sstm8s_tim1$TIM1_PWMIConfig$595 ==.
                                   2964 ; genCall
      00A964 CD B6 74         [ 4] 2965 	call	_TIM1_SetIC1Prescaler
      00A967 84               [ 1] 2966 	pop	a
                           000959  2967 	Sstm8s_tim1$TIM1_PWMIConfig$596 ==.
                           000959  2968 	Sstm8s_tim1$TIM1_PWMIConfig$597 ==.
                                   2969 ; genLabel
      00A968                       2970 00110$:
                           000959  2971 	Sstm8s_tim1$TIM1_PWMIConfig$598 ==.
                                   2972 ;	../SPL/src/stm8s_tim1.c: 553: }
                                   2973 ; genEndFunction
      00A968 85               [ 2] 2974 	popw	x
                           00095A  2975 	Sstm8s_tim1$TIM1_PWMIConfig$599 ==.
                           00095A  2976 	Sstm8s_tim1$TIM1_PWMIConfig$600 ==.
                           00095A  2977 	XG$TIM1_PWMIConfig$0$0 ==.
      00A969 81               [ 4] 2978 	ret
                           00095B  2979 	Sstm8s_tim1$TIM1_PWMIConfig$601 ==.
                           00095B  2980 	Sstm8s_tim1$TIM1_Cmd$602 ==.
                                   2981 ;	../SPL/src/stm8s_tim1.c: 561: void TIM1_Cmd(FunctionalState NewState)
                                   2982 ; genLabel
                                   2983 ;	-----------------------------------------
                                   2984 ;	 function TIM1_Cmd
                                   2985 ;	-----------------------------------------
                                   2986 ;	Register assignment is optimal.
                                   2987 ;	Stack space usage: 0 bytes.
      00A96A                       2988 _TIM1_Cmd:
                           00095B  2989 	Sstm8s_tim1$TIM1_Cmd$603 ==.
                           00095B  2990 	Sstm8s_tim1$TIM1_Cmd$604 ==.
                                   2991 ;	../SPL/src/stm8s_tim1.c: 564: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   2992 ; genIfx
      00A96A 0D 03            [ 1] 2993 	tnz	(0x03, sp)
      00A96C 26 03            [ 1] 2994 	jrne	00126$
      00A96E CC A9 88         [ 2] 2995 	jp	00107$
      00A971                       2996 00126$:
                                   2997 ; genCmpEQorNE
      00A971 7B 03            [ 1] 2998 	ld	a, (0x03, sp)
      00A973 4A               [ 1] 2999 	dec	a
      00A974 26 03            [ 1] 3000 	jrne	00128$
      00A976 CC A9 88         [ 2] 3001 	jp	00107$
      00A979                       3002 00128$:
                           00096A  3003 	Sstm8s_tim1$TIM1_Cmd$605 ==.
                                   3004 ; skipping generated iCode
                                   3005 ; skipping iCode since result will be rematerialized
                                   3006 ; skipping iCode since result will be rematerialized
                                   3007 ; genIPush
      00A979 4B 34            [ 1] 3008 	push	#0x34
                           00096C  3009 	Sstm8s_tim1$TIM1_Cmd$606 ==.
      00A97B 4B 02            [ 1] 3010 	push	#0x02
                           00096E  3011 	Sstm8s_tim1$TIM1_Cmd$607 ==.
      00A97D 5F               [ 1] 3012 	clrw	x
      00A97E 89               [ 2] 3013 	pushw	x
                           000970  3014 	Sstm8s_tim1$TIM1_Cmd$608 ==.
                                   3015 ; genIPush
      00A97F 4B 1B            [ 1] 3016 	push	#<(___str_0+0)
                           000972  3017 	Sstm8s_tim1$TIM1_Cmd$609 ==.
      00A981 4B 81            [ 1] 3018 	push	#((___str_0+0) >> 8)
                           000974  3019 	Sstm8s_tim1$TIM1_Cmd$610 ==.
                                   3020 ; genCall
      00A983 CD 82 99         [ 4] 3021 	call	_assert_failed
      00A986 5B 06            [ 2] 3022 	addw	sp, #6
                           000979  3023 	Sstm8s_tim1$TIM1_Cmd$611 ==.
                                   3024 ; genLabel
      00A988                       3025 00107$:
                           000979  3026 	Sstm8s_tim1$TIM1_Cmd$612 ==.
                                   3027 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3028 ; genPointerGet
      00A988 C6 52 50         [ 1] 3029 	ld	a, 0x5250
                           00097C  3030 	Sstm8s_tim1$TIM1_Cmd$613 ==.
                                   3031 ;	../SPL/src/stm8s_tim1.c: 567: if (NewState != DISABLE)
                                   3032 ; genIfx
      00A98B 0D 03            [ 1] 3033 	tnz	(0x03, sp)
      00A98D 26 03            [ 1] 3034 	jrne	00130$
      00A98F CC A9 9A         [ 2] 3035 	jp	00102$
      00A992                       3036 00130$:
                           000983  3037 	Sstm8s_tim1$TIM1_Cmd$614 ==.
                           000983  3038 	Sstm8s_tim1$TIM1_Cmd$615 ==.
                                   3039 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3040 ; genOr
      00A992 AA 01            [ 1] 3041 	or	a, #0x01
                                   3042 ; genPointerSet
      00A994 C7 52 50         [ 1] 3043 	ld	0x5250, a
                           000988  3044 	Sstm8s_tim1$TIM1_Cmd$616 ==.
                                   3045 ; genGoto
      00A997 CC A9 9F         [ 2] 3046 	jp	00104$
                                   3047 ; genLabel
      00A99A                       3048 00102$:
                           00098B  3049 	Sstm8s_tim1$TIM1_Cmd$617 ==.
                           00098B  3050 	Sstm8s_tim1$TIM1_Cmd$618 ==.
                                   3051 ;	../SPL/src/stm8s_tim1.c: 573: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN);
                                   3052 ; genAnd
      00A99A A4 FE            [ 1] 3053 	and	a, #0xfe
                                   3054 ; genPointerSet
      00A99C C7 52 50         [ 1] 3055 	ld	0x5250, a
                           000990  3056 	Sstm8s_tim1$TIM1_Cmd$619 ==.
                                   3057 ; genLabel
      00A99F                       3058 00104$:
                           000990  3059 	Sstm8s_tim1$TIM1_Cmd$620 ==.
                                   3060 ;	../SPL/src/stm8s_tim1.c: 575: }
                                   3061 ; genEndFunction
                           000990  3062 	Sstm8s_tim1$TIM1_Cmd$621 ==.
                           000990  3063 	XG$TIM1_Cmd$0$0 ==.
      00A99F 81               [ 4] 3064 	ret
                           000991  3065 	Sstm8s_tim1$TIM1_Cmd$622 ==.
                           000991  3066 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$623 ==.
                                   3067 ;	../SPL/src/stm8s_tim1.c: 583: void TIM1_CtrlPWMOutputs(FunctionalState NewState)
                                   3068 ; genLabel
                                   3069 ;	-----------------------------------------
                                   3070 ;	 function TIM1_CtrlPWMOutputs
                                   3071 ;	-----------------------------------------
                                   3072 ;	Register assignment is optimal.
                                   3073 ;	Stack space usage: 0 bytes.
      00A9A0                       3074 _TIM1_CtrlPWMOutputs:
                           000991  3075 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$624 ==.
                           000991  3076 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625 ==.
                                   3077 ;	../SPL/src/stm8s_tim1.c: 586: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3078 ; genIfx
      00A9A0 0D 03            [ 1] 3079 	tnz	(0x03, sp)
      00A9A2 26 03            [ 1] 3080 	jrne	00126$
      00A9A4 CC A9 BE         [ 2] 3081 	jp	00107$
      00A9A7                       3082 00126$:
                                   3083 ; genCmpEQorNE
      00A9A7 7B 03            [ 1] 3084 	ld	a, (0x03, sp)
      00A9A9 4A               [ 1] 3085 	dec	a
      00A9AA 26 03            [ 1] 3086 	jrne	00128$
      00A9AC CC A9 BE         [ 2] 3087 	jp	00107$
      00A9AF                       3088 00128$:
                           0009A0  3089 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$626 ==.
                                   3090 ; skipping generated iCode
                                   3091 ; skipping iCode since result will be rematerialized
                                   3092 ; skipping iCode since result will be rematerialized
                                   3093 ; genIPush
      00A9AF 4B 4A            [ 1] 3094 	push	#0x4a
                           0009A2  3095 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$627 ==.
      00A9B1 4B 02            [ 1] 3096 	push	#0x02
                           0009A4  3097 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$628 ==.
      00A9B3 5F               [ 1] 3098 	clrw	x
      00A9B4 89               [ 2] 3099 	pushw	x
                           0009A6  3100 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$629 ==.
                                   3101 ; genIPush
      00A9B5 4B 1B            [ 1] 3102 	push	#<(___str_0+0)
                           0009A8  3103 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$630 ==.
      00A9B7 4B 81            [ 1] 3104 	push	#((___str_0+0) >> 8)
                           0009AA  3105 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$631 ==.
                                   3106 ; genCall
      00A9B9 CD 82 99         [ 4] 3107 	call	_assert_failed
      00A9BC 5B 06            [ 2] 3108 	addw	sp, #6
                           0009AF  3109 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$632 ==.
                                   3110 ; genLabel
      00A9BE                       3111 00107$:
                           0009AF  3112 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633 ==.
                                   3113 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3114 ; genPointerGet
      00A9BE C6 52 6D         [ 1] 3115 	ld	a, 0x526d
                           0009B2  3116 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634 ==.
                                   3117 ;	../SPL/src/stm8s_tim1.c: 590: if (NewState != DISABLE)
                                   3118 ; genIfx
      00A9C1 0D 03            [ 1] 3119 	tnz	(0x03, sp)
      00A9C3 26 03            [ 1] 3120 	jrne	00130$
      00A9C5 CC A9 D0         [ 2] 3121 	jp	00102$
      00A9C8                       3122 00130$:
                           0009B9  3123 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$635 ==.
                           0009B9  3124 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636 ==.
                                   3125 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3126 ; genOr
      00A9C8 AA 80            [ 1] 3127 	or	a, #0x80
                                   3128 ; genPointerSet
      00A9CA C7 52 6D         [ 1] 3129 	ld	0x526d, a
                           0009BE  3130 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$637 ==.
                                   3131 ; genGoto
      00A9CD CC A9 D5         [ 2] 3132 	jp	00104$
                                   3133 ; genLabel
      00A9D0                       3134 00102$:
                           0009C1  3135 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$638 ==.
                           0009C1  3136 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639 ==.
                                   3137 ;	../SPL/src/stm8s_tim1.c: 596: TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE);
                                   3138 ; genAnd
      00A9D0 A4 7F            [ 1] 3139 	and	a, #0x7f
                                   3140 ; genPointerSet
      00A9D2 C7 52 6D         [ 1] 3141 	ld	0x526d, a
                           0009C6  3142 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$640 ==.
                                   3143 ; genLabel
      00A9D5                       3144 00104$:
                           0009C6  3145 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641 ==.
                                   3146 ;	../SPL/src/stm8s_tim1.c: 598: }
                                   3147 ; genEndFunction
                           0009C6  3148 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$642 ==.
                           0009C6  3149 	XG$TIM1_CtrlPWMOutputs$0$0 ==.
      00A9D5 81               [ 4] 3150 	ret
                           0009C7  3151 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$643 ==.
                           0009C7  3152 	Sstm8s_tim1$TIM1_ITConfig$644 ==.
                                   3153 ;	../SPL/src/stm8s_tim1.c: 617: void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
                                   3154 ; genLabel
                                   3155 ;	-----------------------------------------
                                   3156 ;	 function TIM1_ITConfig
                                   3157 ;	-----------------------------------------
                                   3158 ;	Register assignment is optimal.
                                   3159 ;	Stack space usage: 1 bytes.
      00A9D6                       3160 _TIM1_ITConfig:
                           0009C7  3161 	Sstm8s_tim1$TIM1_ITConfig$645 ==.
      00A9D6 88               [ 1] 3162 	push	a
                           0009C8  3163 	Sstm8s_tim1$TIM1_ITConfig$646 ==.
                           0009C8  3164 	Sstm8s_tim1$TIM1_ITConfig$647 ==.
                                   3165 ;	../SPL/src/stm8s_tim1.c: 620: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   3166 ; genIfx
      00A9D7 0D 04            [ 1] 3167 	tnz	(0x04, sp)
      00A9D9 27 03            [ 1] 3168 	jreq	00133$
      00A9DB CC A9 ED         [ 2] 3169 	jp	00107$
      00A9DE                       3170 00133$:
                                   3171 ; skipping iCode since result will be rematerialized
                                   3172 ; skipping iCode since result will be rematerialized
                                   3173 ; genIPush
      00A9DE 4B 6C            [ 1] 3174 	push	#0x6c
                           0009D1  3175 	Sstm8s_tim1$TIM1_ITConfig$648 ==.
      00A9E0 4B 02            [ 1] 3176 	push	#0x02
                           0009D3  3177 	Sstm8s_tim1$TIM1_ITConfig$649 ==.
      00A9E2 5F               [ 1] 3178 	clrw	x
      00A9E3 89               [ 2] 3179 	pushw	x
                           0009D5  3180 	Sstm8s_tim1$TIM1_ITConfig$650 ==.
                                   3181 ; genIPush
      00A9E4 4B 1B            [ 1] 3182 	push	#<(___str_0+0)
                           0009D7  3183 	Sstm8s_tim1$TIM1_ITConfig$651 ==.
      00A9E6 4B 81            [ 1] 3184 	push	#((___str_0+0) >> 8)
                           0009D9  3185 	Sstm8s_tim1$TIM1_ITConfig$652 ==.
                                   3186 ; genCall
      00A9E8 CD 82 99         [ 4] 3187 	call	_assert_failed
      00A9EB 5B 06            [ 2] 3188 	addw	sp, #6
                           0009DE  3189 	Sstm8s_tim1$TIM1_ITConfig$653 ==.
                                   3190 ; genLabel
      00A9ED                       3191 00107$:
                           0009DE  3192 	Sstm8s_tim1$TIM1_ITConfig$654 ==.
                                   3193 ;	../SPL/src/stm8s_tim1.c: 621: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3194 ; genIfx
      00A9ED 0D 05            [ 1] 3195 	tnz	(0x05, sp)
      00A9EF 26 03            [ 1] 3196 	jrne	00134$
      00A9F1 CC AA 0B         [ 2] 3197 	jp	00109$
      00A9F4                       3198 00134$:
                                   3199 ; genCmpEQorNE
      00A9F4 7B 05            [ 1] 3200 	ld	a, (0x05, sp)
      00A9F6 4A               [ 1] 3201 	dec	a
      00A9F7 26 03            [ 1] 3202 	jrne	00136$
      00A9F9 CC AA 0B         [ 2] 3203 	jp	00109$
      00A9FC                       3204 00136$:
                           0009ED  3205 	Sstm8s_tim1$TIM1_ITConfig$655 ==.
                                   3206 ; skipping generated iCode
                                   3207 ; skipping iCode since result will be rematerialized
                                   3208 ; skipping iCode since result will be rematerialized
                                   3209 ; genIPush
      00A9FC 4B 6D            [ 1] 3210 	push	#0x6d
                           0009EF  3211 	Sstm8s_tim1$TIM1_ITConfig$656 ==.
      00A9FE 4B 02            [ 1] 3212 	push	#0x02
                           0009F1  3213 	Sstm8s_tim1$TIM1_ITConfig$657 ==.
      00AA00 5F               [ 1] 3214 	clrw	x
      00AA01 89               [ 2] 3215 	pushw	x
                           0009F3  3216 	Sstm8s_tim1$TIM1_ITConfig$658 ==.
                                   3217 ; genIPush
      00AA02 4B 1B            [ 1] 3218 	push	#<(___str_0+0)
                           0009F5  3219 	Sstm8s_tim1$TIM1_ITConfig$659 ==.
      00AA04 4B 81            [ 1] 3220 	push	#((___str_0+0) >> 8)
                           0009F7  3221 	Sstm8s_tim1$TIM1_ITConfig$660 ==.
                                   3222 ; genCall
      00AA06 CD 82 99         [ 4] 3223 	call	_assert_failed
      00AA09 5B 06            [ 2] 3224 	addw	sp, #6
                           0009FC  3225 	Sstm8s_tim1$TIM1_ITConfig$661 ==.
                                   3226 ; genLabel
      00AA0B                       3227 00109$:
                           0009FC  3228 	Sstm8s_tim1$TIM1_ITConfig$662 ==.
                                   3229 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3230 ; genPointerGet
      00AA0B C6 52 54         [ 1] 3231 	ld	a, 0x5254
                           0009FF  3232 	Sstm8s_tim1$TIM1_ITConfig$663 ==.
                                   3233 ;	../SPL/src/stm8s_tim1.c: 623: if (NewState != DISABLE)
                                   3234 ; genIfx
      00AA0E 0D 05            [ 1] 3235 	tnz	(0x05, sp)
      00AA10 26 03            [ 1] 3236 	jrne	00138$
      00AA12 CC AA 1D         [ 2] 3237 	jp	00102$
      00AA15                       3238 00138$:
                           000A06  3239 	Sstm8s_tim1$TIM1_ITConfig$664 ==.
                           000A06  3240 	Sstm8s_tim1$TIM1_ITConfig$665 ==.
                                   3241 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3242 ; genOr
      00AA15 1A 04            [ 1] 3243 	or	a, (0x04, sp)
                                   3244 ; genPointerSet
      00AA17 C7 52 54         [ 1] 3245 	ld	0x5254, a
                           000A0B  3246 	Sstm8s_tim1$TIM1_ITConfig$666 ==.
                                   3247 ; genGoto
      00AA1A CC AA 29         [ 2] 3248 	jp	00104$
                                   3249 ; genLabel
      00AA1D                       3250 00102$:
                           000A0E  3251 	Sstm8s_tim1$TIM1_ITConfig$667 ==.
                           000A0E  3252 	Sstm8s_tim1$TIM1_ITConfig$668 ==.
                                   3253 ;	../SPL/src/stm8s_tim1.c: 631: TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT);
                                   3254 ; genCpl
      00AA1D 88               [ 1] 3255 	push	a
                           000A0F  3256 	Sstm8s_tim1$TIM1_ITConfig$669 ==.
      00AA1E 7B 05            [ 1] 3257 	ld	a, (0x05, sp)
      00AA20 43               [ 1] 3258 	cpl	a
      00AA21 6B 02            [ 1] 3259 	ld	(0x02, sp), a
      00AA23 84               [ 1] 3260 	pop	a
                           000A15  3261 	Sstm8s_tim1$TIM1_ITConfig$670 ==.
                                   3262 ; genAnd
      00AA24 14 01            [ 1] 3263 	and	a, (0x01, sp)
                                   3264 ; genPointerSet
      00AA26 C7 52 54         [ 1] 3265 	ld	0x5254, a
                           000A1A  3266 	Sstm8s_tim1$TIM1_ITConfig$671 ==.
                                   3267 ; genLabel
      00AA29                       3268 00104$:
                           000A1A  3269 	Sstm8s_tim1$TIM1_ITConfig$672 ==.
                                   3270 ;	../SPL/src/stm8s_tim1.c: 633: }
                                   3271 ; genEndFunction
      00AA29 84               [ 1] 3272 	pop	a
                           000A1B  3273 	Sstm8s_tim1$TIM1_ITConfig$673 ==.
                           000A1B  3274 	Sstm8s_tim1$TIM1_ITConfig$674 ==.
                           000A1B  3275 	XG$TIM1_ITConfig$0$0 ==.
      00AA2A 81               [ 4] 3276 	ret
                           000A1C  3277 	Sstm8s_tim1$TIM1_ITConfig$675 ==.
                           000A1C  3278 	Sstm8s_tim1$TIM1_InternalClockConfig$676 ==.
                                   3279 ;	../SPL/src/stm8s_tim1.c: 640: void TIM1_InternalClockConfig(void)
                                   3280 ; genLabel
                                   3281 ;	-----------------------------------------
                                   3282 ;	 function TIM1_InternalClockConfig
                                   3283 ;	-----------------------------------------
                                   3284 ;	Register assignment is optimal.
                                   3285 ;	Stack space usage: 0 bytes.
      00AA2B                       3286 _TIM1_InternalClockConfig:
                           000A1C  3287 	Sstm8s_tim1$TIM1_InternalClockConfig$677 ==.
                           000A1C  3288 	Sstm8s_tim1$TIM1_InternalClockConfig$678 ==.
                                   3289 ;	../SPL/src/stm8s_tim1.c: 643: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS);
                                   3290 ; genPointerGet
      00AA2B C6 52 52         [ 1] 3291 	ld	a, 0x5252
                                   3292 ; genAnd
      00AA2E A4 F8            [ 1] 3293 	and	a, #0xf8
                                   3294 ; genPointerSet
      00AA30 C7 52 52         [ 1] 3295 	ld	0x5252, a
                                   3296 ; genLabel
      00AA33                       3297 00101$:
                           000A24  3298 	Sstm8s_tim1$TIM1_InternalClockConfig$679 ==.
                                   3299 ;	../SPL/src/stm8s_tim1.c: 644: }
                                   3300 ; genEndFunction
                           000A24  3301 	Sstm8s_tim1$TIM1_InternalClockConfig$680 ==.
                           000A24  3302 	XG$TIM1_InternalClockConfig$0$0 ==.
      00AA33 81               [ 4] 3303 	ret
                           000A25  3304 	Sstm8s_tim1$TIM1_InternalClockConfig$681 ==.
                           000A25  3305 	Sstm8s_tim1$TIM1_ETRClockMode1Config$682 ==.
                                   3306 ;	../SPL/src/stm8s_tim1.c: 662: void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3307 ; genLabel
                                   3308 ;	-----------------------------------------
                                   3309 ;	 function TIM1_ETRClockMode1Config
                                   3310 ;	-----------------------------------------
                                   3311 ;	Register assignment is optimal.
                                   3312 ;	Stack space usage: 0 bytes.
      00AA34                       3313 _TIM1_ETRClockMode1Config:
                           000A25  3314 	Sstm8s_tim1$TIM1_ETRClockMode1Config$683 ==.
                           000A25  3315 	Sstm8s_tim1$TIM1_ETRClockMode1Config$684 ==.
                                   3316 ;	../SPL/src/stm8s_tim1.c: 667: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3317 ; genIfx
      00AA34 0D 03            [ 1] 3318 	tnz	(0x03, sp)
      00AA36 26 03            [ 1] 3319 	jrne	00149$
      00AA38 CC AA 65         [ 2] 3320 	jp	00104$
      00AA3B                       3321 00149$:
                                   3322 ; genCmpEQorNE
      00AA3B 7B 03            [ 1] 3323 	ld	a, (0x03, sp)
      00AA3D A1 10            [ 1] 3324 	cp	a, #0x10
      00AA3F 26 03            [ 1] 3325 	jrne	00151$
      00AA41 CC AA 65         [ 2] 3326 	jp	00104$
      00AA44                       3327 00151$:
                           000A35  3328 	Sstm8s_tim1$TIM1_ETRClockMode1Config$685 ==.
                                   3329 ; skipping generated iCode
                                   3330 ; genCmpEQorNE
      00AA44 7B 03            [ 1] 3331 	ld	a, (0x03, sp)
      00AA46 A1 20            [ 1] 3332 	cp	a, #0x20
      00AA48 26 03            [ 1] 3333 	jrne	00154$
      00AA4A CC AA 65         [ 2] 3334 	jp	00104$
      00AA4D                       3335 00154$:
                           000A3E  3336 	Sstm8s_tim1$TIM1_ETRClockMode1Config$686 ==.
                                   3337 ; skipping generated iCode
                                   3338 ; genCmpEQorNE
      00AA4D 7B 03            [ 1] 3339 	ld	a, (0x03, sp)
      00AA4F A1 30            [ 1] 3340 	cp	a, #0x30
      00AA51 26 03            [ 1] 3341 	jrne	00157$
      00AA53 CC AA 65         [ 2] 3342 	jp	00104$
      00AA56                       3343 00157$:
                           000A47  3344 	Sstm8s_tim1$TIM1_ETRClockMode1Config$687 ==.
                                   3345 ; skipping generated iCode
                                   3346 ; skipping iCode since result will be rematerialized
                                   3347 ; skipping iCode since result will be rematerialized
                                   3348 ; genIPush
      00AA56 4B 9B            [ 1] 3349 	push	#0x9b
                           000A49  3350 	Sstm8s_tim1$TIM1_ETRClockMode1Config$688 ==.
      00AA58 4B 02            [ 1] 3351 	push	#0x02
                           000A4B  3352 	Sstm8s_tim1$TIM1_ETRClockMode1Config$689 ==.
      00AA5A 5F               [ 1] 3353 	clrw	x
      00AA5B 89               [ 2] 3354 	pushw	x
                           000A4D  3355 	Sstm8s_tim1$TIM1_ETRClockMode1Config$690 ==.
                                   3356 ; genIPush
      00AA5C 4B 1B            [ 1] 3357 	push	#<(___str_0+0)
                           000A4F  3358 	Sstm8s_tim1$TIM1_ETRClockMode1Config$691 ==.
      00AA5E 4B 81            [ 1] 3359 	push	#((___str_0+0) >> 8)
                           000A51  3360 	Sstm8s_tim1$TIM1_ETRClockMode1Config$692 ==.
                                   3361 ; genCall
      00AA60 CD 82 99         [ 4] 3362 	call	_assert_failed
      00AA63 5B 06            [ 2] 3363 	addw	sp, #6
                           000A56  3364 	Sstm8s_tim1$TIM1_ETRClockMode1Config$693 ==.
                                   3365 ; genLabel
      00AA65                       3366 00104$:
                           000A56  3367 	Sstm8s_tim1$TIM1_ETRClockMode1Config$694 ==.
                                   3368 ;	../SPL/src/stm8s_tim1.c: 668: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3369 ; genCmpEQorNE
      00AA65 7B 04            [ 1] 3370 	ld	a, (0x04, sp)
      00AA67 A1 80            [ 1] 3371 	cp	a, #0x80
      00AA69 26 03            [ 1] 3372 	jrne	00160$
      00AA6B CC AA 84         [ 2] 3373 	jp	00115$
      00AA6E                       3374 00160$:
                           000A5F  3375 	Sstm8s_tim1$TIM1_ETRClockMode1Config$695 ==.
                                   3376 ; skipping generated iCode
                                   3377 ; genIfx
      00AA6E 0D 04            [ 1] 3378 	tnz	(0x04, sp)
      00AA70 26 03            [ 1] 3379 	jrne	00162$
      00AA72 CC AA 84         [ 2] 3380 	jp	00115$
      00AA75                       3381 00162$:
                                   3382 ; skipping iCode since result will be rematerialized
                                   3383 ; skipping iCode since result will be rematerialized
                                   3384 ; genIPush
      00AA75 4B 9C            [ 1] 3385 	push	#0x9c
                           000A68  3386 	Sstm8s_tim1$TIM1_ETRClockMode1Config$696 ==.
      00AA77 4B 02            [ 1] 3387 	push	#0x02
                           000A6A  3388 	Sstm8s_tim1$TIM1_ETRClockMode1Config$697 ==.
      00AA79 5F               [ 1] 3389 	clrw	x
      00AA7A 89               [ 2] 3390 	pushw	x
                           000A6C  3391 	Sstm8s_tim1$TIM1_ETRClockMode1Config$698 ==.
                                   3392 ; genIPush
      00AA7B 4B 1B            [ 1] 3393 	push	#<(___str_0+0)
                           000A6E  3394 	Sstm8s_tim1$TIM1_ETRClockMode1Config$699 ==.
      00AA7D 4B 81            [ 1] 3395 	push	#((___str_0+0) >> 8)
                           000A70  3396 	Sstm8s_tim1$TIM1_ETRClockMode1Config$700 ==.
                                   3397 ; genCall
      00AA7F CD 82 99         [ 4] 3398 	call	_assert_failed
      00AA82 5B 06            [ 2] 3399 	addw	sp, #6
                           000A75  3400 	Sstm8s_tim1$TIM1_ETRClockMode1Config$701 ==.
                                   3401 ; genLabel
      00AA84                       3402 00115$:
                           000A75  3403 	Sstm8s_tim1$TIM1_ETRClockMode1Config$702 ==.
                                   3404 ;	../SPL/src/stm8s_tim1.c: 671: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3405 ; genIPush
      00AA84 7B 05            [ 1] 3406 	ld	a, (0x05, sp)
      00AA86 88               [ 1] 3407 	push	a
                           000A78  3408 	Sstm8s_tim1$TIM1_ETRClockMode1Config$703 ==.
                                   3409 ; genIPush
      00AA87 7B 05            [ 1] 3410 	ld	a, (0x05, sp)
      00AA89 88               [ 1] 3411 	push	a
                           000A7B  3412 	Sstm8s_tim1$TIM1_ETRClockMode1Config$704 ==.
                                   3413 ; genIPush
      00AA8A 7B 05            [ 1] 3414 	ld	a, (0x05, sp)
      00AA8C 88               [ 1] 3415 	push	a
                           000A7E  3416 	Sstm8s_tim1$TIM1_ETRClockMode1Config$705 ==.
                                   3417 ; genCall
      00AA8D CD AB 04         [ 4] 3418 	call	_TIM1_ETRConfig
      00AA90 5B 03            [ 2] 3419 	addw	sp, #3
                           000A83  3420 	Sstm8s_tim1$TIM1_ETRClockMode1Config$706 ==.
                           000A83  3421 	Sstm8s_tim1$TIM1_ETRClockMode1Config$707 ==.
                                   3422 ;	../SPL/src/stm8s_tim1.c: 674: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS )))
                                   3423 ; genPointerGet
      00AA92 C6 52 52         [ 1] 3424 	ld	a, 0x5252
                                   3425 ; genAnd
      00AA95 A4 88            [ 1] 3426 	and	a, #0x88
                                   3427 ; genOr
      00AA97 AA 77            [ 1] 3428 	or	a, #0x77
                                   3429 ; genPointerSet
      00AA99 C7 52 52         [ 1] 3430 	ld	0x5252, a
                                   3431 ; genLabel
      00AA9C                       3432 00101$:
                           000A8D  3433 	Sstm8s_tim1$TIM1_ETRClockMode1Config$708 ==.
                                   3434 ;	../SPL/src/stm8s_tim1.c: 676: }
                                   3435 ; genEndFunction
                           000A8D  3436 	Sstm8s_tim1$TIM1_ETRClockMode1Config$709 ==.
                           000A8D  3437 	XG$TIM1_ETRClockMode1Config$0$0 ==.
      00AA9C 81               [ 4] 3438 	ret
                           000A8E  3439 	Sstm8s_tim1$TIM1_ETRClockMode1Config$710 ==.
                           000A8E  3440 	Sstm8s_tim1$TIM1_ETRClockMode2Config$711 ==.
                                   3441 ;	../SPL/src/stm8s_tim1.c: 694: void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3442 ; genLabel
                                   3443 ;	-----------------------------------------
                                   3444 ;	 function TIM1_ETRClockMode2Config
                                   3445 ;	-----------------------------------------
                                   3446 ;	Register assignment is optimal.
                                   3447 ;	Stack space usage: 0 bytes.
      00AA9D                       3448 _TIM1_ETRClockMode2Config:
                           000A8E  3449 	Sstm8s_tim1$TIM1_ETRClockMode2Config$712 ==.
                           000A8E  3450 	Sstm8s_tim1$TIM1_ETRClockMode2Config$713 ==.
                                   3451 ;	../SPL/src/stm8s_tim1.c: 699: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3452 ; genIfx
      00AA9D 0D 03            [ 1] 3453 	tnz	(0x03, sp)
      00AA9F 26 03            [ 1] 3454 	jrne	00149$
      00AAA1 CC AA CE         [ 2] 3455 	jp	00104$
      00AAA4                       3456 00149$:
                                   3457 ; genCmpEQorNE
      00AAA4 7B 03            [ 1] 3458 	ld	a, (0x03, sp)
      00AAA6 A1 10            [ 1] 3459 	cp	a, #0x10
      00AAA8 26 03            [ 1] 3460 	jrne	00151$
      00AAAA CC AA CE         [ 2] 3461 	jp	00104$
      00AAAD                       3462 00151$:
                           000A9E  3463 	Sstm8s_tim1$TIM1_ETRClockMode2Config$714 ==.
                                   3464 ; skipping generated iCode
                                   3465 ; genCmpEQorNE
      00AAAD 7B 03            [ 1] 3466 	ld	a, (0x03, sp)
      00AAAF A1 20            [ 1] 3467 	cp	a, #0x20
      00AAB1 26 03            [ 1] 3468 	jrne	00154$
      00AAB3 CC AA CE         [ 2] 3469 	jp	00104$
      00AAB6                       3470 00154$:
                           000AA7  3471 	Sstm8s_tim1$TIM1_ETRClockMode2Config$715 ==.
                                   3472 ; skipping generated iCode
                                   3473 ; genCmpEQorNE
      00AAB6 7B 03            [ 1] 3474 	ld	a, (0x03, sp)
      00AAB8 A1 30            [ 1] 3475 	cp	a, #0x30
      00AABA 26 03            [ 1] 3476 	jrne	00157$
      00AABC CC AA CE         [ 2] 3477 	jp	00104$
      00AABF                       3478 00157$:
                           000AB0  3479 	Sstm8s_tim1$TIM1_ETRClockMode2Config$716 ==.
                                   3480 ; skipping generated iCode
                                   3481 ; skipping iCode since result will be rematerialized
                                   3482 ; skipping iCode since result will be rematerialized
                                   3483 ; genIPush
      00AABF 4B BB            [ 1] 3484 	push	#0xbb
                           000AB2  3485 	Sstm8s_tim1$TIM1_ETRClockMode2Config$717 ==.
      00AAC1 4B 02            [ 1] 3486 	push	#0x02
                           000AB4  3487 	Sstm8s_tim1$TIM1_ETRClockMode2Config$718 ==.
      00AAC3 5F               [ 1] 3488 	clrw	x
      00AAC4 89               [ 2] 3489 	pushw	x
                           000AB6  3490 	Sstm8s_tim1$TIM1_ETRClockMode2Config$719 ==.
                                   3491 ; genIPush
      00AAC5 4B 1B            [ 1] 3492 	push	#<(___str_0+0)
                           000AB8  3493 	Sstm8s_tim1$TIM1_ETRClockMode2Config$720 ==.
      00AAC7 4B 81            [ 1] 3494 	push	#((___str_0+0) >> 8)
                           000ABA  3495 	Sstm8s_tim1$TIM1_ETRClockMode2Config$721 ==.
                                   3496 ; genCall
      00AAC9 CD 82 99         [ 4] 3497 	call	_assert_failed
      00AACC 5B 06            [ 2] 3498 	addw	sp, #6
                           000ABF  3499 	Sstm8s_tim1$TIM1_ETRClockMode2Config$722 ==.
                                   3500 ; genLabel
      00AACE                       3501 00104$:
                           000ABF  3502 	Sstm8s_tim1$TIM1_ETRClockMode2Config$723 ==.
                                   3503 ;	../SPL/src/stm8s_tim1.c: 700: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3504 ; genCmpEQorNE
      00AACE 7B 04            [ 1] 3505 	ld	a, (0x04, sp)
      00AAD0 A1 80            [ 1] 3506 	cp	a, #0x80
      00AAD2 26 03            [ 1] 3507 	jrne	00160$
      00AAD4 CC AA ED         [ 2] 3508 	jp	00115$
      00AAD7                       3509 00160$:
                           000AC8  3510 	Sstm8s_tim1$TIM1_ETRClockMode2Config$724 ==.
                                   3511 ; skipping generated iCode
                                   3512 ; genIfx
      00AAD7 0D 04            [ 1] 3513 	tnz	(0x04, sp)
      00AAD9 26 03            [ 1] 3514 	jrne	00162$
      00AADB CC AA ED         [ 2] 3515 	jp	00115$
      00AADE                       3516 00162$:
                                   3517 ; skipping iCode since result will be rematerialized
                                   3518 ; skipping iCode since result will be rematerialized
                                   3519 ; genIPush
      00AADE 4B BC            [ 1] 3520 	push	#0xbc
                           000AD1  3521 	Sstm8s_tim1$TIM1_ETRClockMode2Config$725 ==.
      00AAE0 4B 02            [ 1] 3522 	push	#0x02
                           000AD3  3523 	Sstm8s_tim1$TIM1_ETRClockMode2Config$726 ==.
      00AAE2 5F               [ 1] 3524 	clrw	x
      00AAE3 89               [ 2] 3525 	pushw	x
                           000AD5  3526 	Sstm8s_tim1$TIM1_ETRClockMode2Config$727 ==.
                                   3527 ; genIPush
      00AAE4 4B 1B            [ 1] 3528 	push	#<(___str_0+0)
                           000AD7  3529 	Sstm8s_tim1$TIM1_ETRClockMode2Config$728 ==.
      00AAE6 4B 81            [ 1] 3530 	push	#((___str_0+0) >> 8)
                           000AD9  3531 	Sstm8s_tim1$TIM1_ETRClockMode2Config$729 ==.
                                   3532 ; genCall
      00AAE8 CD 82 99         [ 4] 3533 	call	_assert_failed
      00AAEB 5B 06            [ 2] 3534 	addw	sp, #6
                           000ADE  3535 	Sstm8s_tim1$TIM1_ETRClockMode2Config$730 ==.
                                   3536 ; genLabel
      00AAED                       3537 00115$:
                           000ADE  3538 	Sstm8s_tim1$TIM1_ETRClockMode2Config$731 ==.
                                   3539 ;	../SPL/src/stm8s_tim1.c: 703: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3540 ; genIPush
      00AAED 7B 05            [ 1] 3541 	ld	a, (0x05, sp)
      00AAEF 88               [ 1] 3542 	push	a
                           000AE1  3543 	Sstm8s_tim1$TIM1_ETRClockMode2Config$732 ==.
                                   3544 ; genIPush
      00AAF0 7B 05            [ 1] 3545 	ld	a, (0x05, sp)
      00AAF2 88               [ 1] 3546 	push	a
                           000AE4  3547 	Sstm8s_tim1$TIM1_ETRClockMode2Config$733 ==.
                                   3548 ; genIPush
      00AAF3 7B 05            [ 1] 3549 	ld	a, (0x05, sp)
      00AAF5 88               [ 1] 3550 	push	a
                           000AE7  3551 	Sstm8s_tim1$TIM1_ETRClockMode2Config$734 ==.
                                   3552 ; genCall
      00AAF6 CD AB 04         [ 4] 3553 	call	_TIM1_ETRConfig
      00AAF9 5B 03            [ 2] 3554 	addw	sp, #3
                           000AEC  3555 	Sstm8s_tim1$TIM1_ETRClockMode2Config$735 ==.
                           000AEC  3556 	Sstm8s_tim1$TIM1_ETRClockMode2Config$736 ==.
                                   3557 ;	../SPL/src/stm8s_tim1.c: 706: TIM1->ETR |= TIM1_ETR_ECE;
                                   3558 ; genPointerGet
      00AAFB C6 52 53         [ 1] 3559 	ld	a, 0x5253
                                   3560 ; genOr
      00AAFE AA 40            [ 1] 3561 	or	a, #0x40
                                   3562 ; genPointerSet
      00AB00 C7 52 53         [ 1] 3563 	ld	0x5253, a
                                   3564 ; genLabel
      00AB03                       3565 00101$:
                           000AF4  3566 	Sstm8s_tim1$TIM1_ETRClockMode2Config$737 ==.
                                   3567 ;	../SPL/src/stm8s_tim1.c: 707: }
                                   3568 ; genEndFunction
                           000AF4  3569 	Sstm8s_tim1$TIM1_ETRClockMode2Config$738 ==.
                           000AF4  3570 	XG$TIM1_ETRClockMode2Config$0$0 ==.
      00AB03 81               [ 4] 3571 	ret
                           000AF5  3572 	Sstm8s_tim1$TIM1_ETRClockMode2Config$739 ==.
                           000AF5  3573 	Sstm8s_tim1$TIM1_ETRConfig$740 ==.
                                   3574 ;	../SPL/src/stm8s_tim1.c: 725: void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3575 ; genLabel
                                   3576 ;	-----------------------------------------
                                   3577 ;	 function TIM1_ETRConfig
                                   3578 ;	-----------------------------------------
                                   3579 ;	Register assignment is optimal.
                                   3580 ;	Stack space usage: 1 bytes.
      00AB04                       3581 _TIM1_ETRConfig:
                           000AF5  3582 	Sstm8s_tim1$TIM1_ETRConfig$741 ==.
      00AB04 88               [ 1] 3583 	push	a
                           000AF6  3584 	Sstm8s_tim1$TIM1_ETRConfig$742 ==.
                           000AF6  3585 	Sstm8s_tim1$TIM1_ETRConfig$743 ==.
                                   3586 ;	../SPL/src/stm8s_tim1.c: 730: assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter));
                                   3587 ; genCmp
                                   3588 ; genCmpTop
      00AB05 7B 06            [ 1] 3589 	ld	a, (0x06, sp)
      00AB07 A1 0F            [ 1] 3590 	cp	a, #0x0f
      00AB09 22 03            [ 1] 3591 	jrugt	00110$
      00AB0B CC AB 1D         [ 2] 3592 	jp	00104$
      00AB0E                       3593 00110$:
                                   3594 ; skipping generated iCode
                                   3595 ; skipping iCode since result will be rematerialized
                                   3596 ; skipping iCode since result will be rematerialized
                                   3597 ; genIPush
      00AB0E 4B DA            [ 1] 3598 	push	#0xda
                           000B01  3599 	Sstm8s_tim1$TIM1_ETRConfig$744 ==.
      00AB10 4B 02            [ 1] 3600 	push	#0x02
                           000B03  3601 	Sstm8s_tim1$TIM1_ETRConfig$745 ==.
      00AB12 5F               [ 1] 3602 	clrw	x
      00AB13 89               [ 2] 3603 	pushw	x
                           000B05  3604 	Sstm8s_tim1$TIM1_ETRConfig$746 ==.
                                   3605 ; genIPush
      00AB14 4B 1B            [ 1] 3606 	push	#<(___str_0+0)
                           000B07  3607 	Sstm8s_tim1$TIM1_ETRConfig$747 ==.
      00AB16 4B 81            [ 1] 3608 	push	#((___str_0+0) >> 8)
                           000B09  3609 	Sstm8s_tim1$TIM1_ETRConfig$748 ==.
                                   3610 ; genCall
      00AB18 CD 82 99         [ 4] 3611 	call	_assert_failed
      00AB1B 5B 06            [ 2] 3612 	addw	sp, #6
                           000B0E  3613 	Sstm8s_tim1$TIM1_ETRConfig$749 ==.
                                   3614 ; genLabel
      00AB1D                       3615 00104$:
                           000B0E  3616 	Sstm8s_tim1$TIM1_ETRConfig$750 ==.
                                   3617 ;	../SPL/src/stm8s_tim1.c: 732: TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )|
                                   3618 ; genPointerGet
      00AB1D C6 52 53         [ 1] 3619 	ld	a, 0x5253
      00AB20 6B 01            [ 1] 3620 	ld	(0x01, sp), a
                                   3621 ; genOr
      00AB22 7B 04            [ 1] 3622 	ld	a, (0x04, sp)
      00AB24 1A 05            [ 1] 3623 	or	a, (0x05, sp)
                           000B17  3624 	Sstm8s_tim1$TIM1_ETRConfig$751 ==.
                                   3625 ;	../SPL/src/stm8s_tim1.c: 733: (uint8_t)ExtTRGFilter );
                                   3626 ; genOr
      00AB26 1A 06            [ 1] 3627 	or	a, (0x06, sp)
                                   3628 ; genOr
      00AB28 1A 01            [ 1] 3629 	or	a, (0x01, sp)
                                   3630 ; genPointerSet
      00AB2A C7 52 53         [ 1] 3631 	ld	0x5253, a
                                   3632 ; genLabel
      00AB2D                       3633 00101$:
                           000B1E  3634 	Sstm8s_tim1$TIM1_ETRConfig$752 ==.
                                   3635 ;	../SPL/src/stm8s_tim1.c: 734: }
                                   3636 ; genEndFunction
      00AB2D 84               [ 1] 3637 	pop	a
                           000B1F  3638 	Sstm8s_tim1$TIM1_ETRConfig$753 ==.
                           000B1F  3639 	Sstm8s_tim1$TIM1_ETRConfig$754 ==.
                           000B1F  3640 	XG$TIM1_ETRConfig$0$0 ==.
      00AB2E 81               [ 4] 3641 	ret
                           000B20  3642 	Sstm8s_tim1$TIM1_ETRConfig$755 ==.
                           000B20  3643 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$756 ==.
                                   3644 ;	../SPL/src/stm8s_tim1.c: 751: void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
                                   3645 ; genLabel
                                   3646 ;	-----------------------------------------
                                   3647 ;	 function TIM1_TIxExternalClockConfig
                                   3648 ;	-----------------------------------------
                                   3649 ;	Register assignment might be sub-optimal.
                                   3650 ;	Stack space usage: 1 bytes.
      00AB2F                       3651 _TIM1_TIxExternalClockConfig:
                           000B20  3652 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$757 ==.
      00AB2F 88               [ 1] 3653 	push	a
                           000B21  3654 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$758 ==.
                           000B21  3655 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759 ==.
                                   3656 ;	../SPL/src/stm8s_tim1.c: 756: assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource));
                                   3657 ; genCmpEQorNE
      00AB30 7B 04            [ 1] 3658 	ld	a, (0x04, sp)
      00AB32 A1 60            [ 1] 3659 	cp	a, #0x60
      00AB34 26 07            [ 1] 3660 	jrne	00157$
      00AB36 A6 01            [ 1] 3661 	ld	a, #0x01
      00AB38 6B 01            [ 1] 3662 	ld	(0x01, sp), a
      00AB3A CC AB 3F         [ 2] 3663 	jp	00158$
      00AB3D                       3664 00157$:
      00AB3D 0F 01            [ 1] 3665 	clr	(0x01, sp)
      00AB3F                       3666 00158$:
                           000B30  3667 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$760 ==.
                                   3668 ; genCmpEQorNE
      00AB3F 7B 04            [ 1] 3669 	ld	a, (0x04, sp)
      00AB41 A1 40            [ 1] 3670 	cp	a, #0x40
      00AB43 26 03            [ 1] 3671 	jrne	00160$
      00AB45 CC AB 67         [ 2] 3672 	jp	00107$
      00AB48                       3673 00160$:
                           000B39  3674 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$761 ==.
                                   3675 ; skipping generated iCode
                                   3676 ; genIfx
      00AB48 0D 01            [ 1] 3677 	tnz	(0x01, sp)
      00AB4A 27 03            [ 1] 3678 	jreq	00162$
      00AB4C CC AB 67         [ 2] 3679 	jp	00107$
      00AB4F                       3680 00162$:
                                   3681 ; genCmpEQorNE
      00AB4F 7B 04            [ 1] 3682 	ld	a, (0x04, sp)
      00AB51 A1 50            [ 1] 3683 	cp	a, #0x50
      00AB53 26 03            [ 1] 3684 	jrne	00164$
      00AB55 CC AB 67         [ 2] 3685 	jp	00107$
      00AB58                       3686 00164$:
                           000B49  3687 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$762 ==.
                                   3688 ; skipping generated iCode
                                   3689 ; skipping iCode since result will be rematerialized
                                   3690 ; skipping iCode since result will be rematerialized
                                   3691 ; genIPush
      00AB58 4B F4            [ 1] 3692 	push	#0xf4
                           000B4B  3693 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$763 ==.
      00AB5A 4B 02            [ 1] 3694 	push	#0x02
                           000B4D  3695 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$764 ==.
      00AB5C 5F               [ 1] 3696 	clrw	x
      00AB5D 89               [ 2] 3697 	pushw	x
                           000B4F  3698 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$765 ==.
                                   3699 ; genIPush
      00AB5E 4B 1B            [ 1] 3700 	push	#<(___str_0+0)
                           000B51  3701 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$766 ==.
      00AB60 4B 81            [ 1] 3702 	push	#((___str_0+0) >> 8)
                           000B53  3703 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$767 ==.
                                   3704 ; genCall
      00AB62 CD 82 99         [ 4] 3705 	call	_assert_failed
      00AB65 5B 06            [ 2] 3706 	addw	sp, #6
                           000B58  3707 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$768 ==.
                                   3708 ; genLabel
      00AB67                       3709 00107$:
                           000B58  3710 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769 ==.
                                   3711 ;	../SPL/src/stm8s_tim1.c: 757: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   3712 ; genIfx
      00AB67 0D 05            [ 1] 3713 	tnz	(0x05, sp)
      00AB69 26 03            [ 1] 3714 	jrne	00166$
      00AB6B CC AB 85         [ 2] 3715 	jp	00115$
      00AB6E                       3716 00166$:
                                   3717 ; genCmpEQorNE
      00AB6E 7B 05            [ 1] 3718 	ld	a, (0x05, sp)
      00AB70 4A               [ 1] 3719 	dec	a
      00AB71 26 03            [ 1] 3720 	jrne	00168$
      00AB73 CC AB 85         [ 2] 3721 	jp	00115$
      00AB76                       3722 00168$:
                           000B67  3723 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$770 ==.
                                   3724 ; skipping generated iCode
                                   3725 ; skipping iCode since result will be rematerialized
                                   3726 ; skipping iCode since result will be rematerialized
                                   3727 ; genIPush
      00AB76 4B F5            [ 1] 3728 	push	#0xf5
                           000B69  3729 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$771 ==.
      00AB78 4B 02            [ 1] 3730 	push	#0x02
                           000B6B  3731 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$772 ==.
      00AB7A 5F               [ 1] 3732 	clrw	x
      00AB7B 89               [ 2] 3733 	pushw	x
                           000B6D  3734 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$773 ==.
                                   3735 ; genIPush
      00AB7C 4B 1B            [ 1] 3736 	push	#<(___str_0+0)
                           000B6F  3737 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$774 ==.
      00AB7E 4B 81            [ 1] 3738 	push	#((___str_0+0) >> 8)
                           000B71  3739 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$775 ==.
                                   3740 ; genCall
      00AB80 CD 82 99         [ 4] 3741 	call	_assert_failed
      00AB83 5B 06            [ 2] 3742 	addw	sp, #6
                           000B76  3743 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$776 ==.
                                   3744 ; genLabel
      00AB85                       3745 00115$:
                           000B76  3746 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777 ==.
                                   3747 ;	../SPL/src/stm8s_tim1.c: 758: assert_param(IS_TIM1_IC_FILTER_OK(ICFilter));
                                   3748 ; genCmp
                                   3749 ; genCmpTop
      00AB85 7B 06            [ 1] 3750 	ld	a, (0x06, sp)
      00AB87 A1 0F            [ 1] 3751 	cp	a, #0x0f
      00AB89 22 03            [ 1] 3752 	jrugt	00170$
      00AB8B CC AB 9D         [ 2] 3753 	jp	00120$
      00AB8E                       3754 00170$:
                                   3755 ; skipping generated iCode
                                   3756 ; skipping iCode since result will be rematerialized
                                   3757 ; skipping iCode since result will be rematerialized
                                   3758 ; genIPush
      00AB8E 4B F6            [ 1] 3759 	push	#0xf6
                           000B81  3760 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$778 ==.
      00AB90 4B 02            [ 1] 3761 	push	#0x02
                           000B83  3762 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$779 ==.
      00AB92 5F               [ 1] 3763 	clrw	x
      00AB93 89               [ 2] 3764 	pushw	x
                           000B85  3765 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$780 ==.
                                   3766 ; genIPush
      00AB94 4B 1B            [ 1] 3767 	push	#<(___str_0+0)
                           000B87  3768 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$781 ==.
      00AB96 4B 81            [ 1] 3769 	push	#((___str_0+0) >> 8)
                           000B89  3770 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$782 ==.
                                   3771 ; genCall
      00AB98 CD 82 99         [ 4] 3772 	call	_assert_failed
      00AB9B 5B 06            [ 2] 3773 	addw	sp, #6
                           000B8E  3774 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$783 ==.
                                   3775 ; genLabel
      00AB9D                       3776 00120$:
                           000B8E  3777 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784 ==.
                                   3778 ;	../SPL/src/stm8s_tim1.c: 761: if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
                                   3779 ; genAssign
      00AB9D 7B 01            [ 1] 3780 	ld	a, (0x01, sp)
                                   3781 ; genIfx
      00AB9F 4D               [ 1] 3782 	tnz	a
      00ABA0 26 03            [ 1] 3783 	jrne	00171$
      00ABA2 CC AB B5         [ 2] 3784 	jp	00102$
      00ABA5                       3785 00171$:
                           000B96  3786 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$785 ==.
                           000B96  3787 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786 ==.
                                   3788 ;	../SPL/src/stm8s_tim1.c: 763: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3789 ; genIPush
      00ABA5 7B 06            [ 1] 3790 	ld	a, (0x06, sp)
      00ABA7 88               [ 1] 3791 	push	a
                           000B99  3792 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$787 ==.
                                   3793 ; genIPush
      00ABA8 4B 01            [ 1] 3794 	push	#0x01
                           000B9B  3795 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$788 ==.
                                   3796 ; genIPush
      00ABAA 7B 07            [ 1] 3797 	ld	a, (0x07, sp)
      00ABAC 88               [ 1] 3798 	push	a
                           000B9E  3799 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$789 ==.
                                   3800 ; genCall
      00ABAD CD B9 A0         [ 4] 3801 	call	_TI2_Config
      00ABB0 5B 03            [ 2] 3802 	addw	sp, #3
                           000BA3  3803 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$790 ==.
                           000BA3  3804 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$791 ==.
                                   3805 ; genGoto
      00ABB2 CC AB C2         [ 2] 3806 	jp	00103$
                                   3807 ; genLabel
      00ABB5                       3808 00102$:
                           000BA6  3809 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$792 ==.
                           000BA6  3810 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793 ==.
                                   3811 ;	../SPL/src/stm8s_tim1.c: 767: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3812 ; genIPush
      00ABB5 7B 06            [ 1] 3813 	ld	a, (0x06, sp)
      00ABB7 88               [ 1] 3814 	push	a
                           000BA9  3815 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$794 ==.
                                   3816 ; genIPush
      00ABB8 4B 01            [ 1] 3817 	push	#0x01
                           000BAB  3818 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$795 ==.
                                   3819 ; genIPush
      00ABBA 7B 07            [ 1] 3820 	ld	a, (0x07, sp)
      00ABBC 88               [ 1] 3821 	push	a
                           000BAE  3822 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$796 ==.
                                   3823 ; genCall
      00ABBD CD B9 63         [ 4] 3824 	call	_TI1_Config
      00ABC0 5B 03            [ 2] 3825 	addw	sp, #3
                           000BB3  3826 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$797 ==.
                           000BB3  3827 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$798 ==.
                                   3828 ; genLabel
      00ABC2                       3829 00103$:
                           000BB3  3830 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799 ==.
                                   3831 ;	../SPL/src/stm8s_tim1.c: 771: TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource);
                                   3832 ; genIPush
      00ABC2 7B 04            [ 1] 3833 	ld	a, (0x04, sp)
      00ABC4 88               [ 1] 3834 	push	a
                           000BB6  3835 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$800 ==.
                                   3836 ; genCall
      00ABC5 CD AB D3         [ 4] 3837 	call	_TIM1_SelectInputTrigger
      00ABC8 84               [ 1] 3838 	pop	a
                           000BBA  3839 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$801 ==.
                           000BBA  3840 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802 ==.
                                   3841 ;	../SPL/src/stm8s_tim1.c: 774: TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1);
                                   3842 ; genPointerGet
      00ABC9 C6 52 52         [ 1] 3843 	ld	a, 0x5252
                                   3844 ; genOr
      00ABCC AA 07            [ 1] 3845 	or	a, #0x07
                                   3846 ; genPointerSet
      00ABCE C7 52 52         [ 1] 3847 	ld	0x5252, a
                                   3848 ; genLabel
      00ABD1                       3849 00104$:
                           000BC2  3850 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803 ==.
                                   3851 ;	../SPL/src/stm8s_tim1.c: 775: }
                                   3852 ; genEndFunction
      00ABD1 84               [ 1] 3853 	pop	a
                           000BC3  3854 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$804 ==.
                           000BC3  3855 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$805 ==.
                           000BC3  3856 	XG$TIM1_TIxExternalClockConfig$0$0 ==.
      00ABD2 81               [ 4] 3857 	ret
                           000BC4  3858 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$806 ==.
                           000BC4  3859 	Sstm8s_tim1$TIM1_SelectInputTrigger$807 ==.
                                   3860 ;	../SPL/src/stm8s_tim1.c: 787: void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
                                   3861 ; genLabel
                                   3862 ;	-----------------------------------------
                                   3863 ;	 function TIM1_SelectInputTrigger
                                   3864 ;	-----------------------------------------
                                   3865 ;	Register assignment is optimal.
                                   3866 ;	Stack space usage: 0 bytes.
      00ABD3                       3867 _TIM1_SelectInputTrigger:
                           000BC4  3868 	Sstm8s_tim1$TIM1_SelectInputTrigger$808 ==.
                           000BC4  3869 	Sstm8s_tim1$TIM1_SelectInputTrigger$809 ==.
                                   3870 ;	../SPL/src/stm8s_tim1.c: 790: assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource));
                                   3871 ; genCmpEQorNE
      00ABD3 7B 03            [ 1] 3872 	ld	a, (0x03, sp)
      00ABD5 A1 40            [ 1] 3873 	cp	a, #0x40
      00ABD7 26 03            [ 1] 3874 	jrne	00151$
      00ABD9 CC AC 16         [ 2] 3875 	jp	00104$
      00ABDC                       3876 00151$:
                           000BCD  3877 	Sstm8s_tim1$TIM1_SelectInputTrigger$810 ==.
                                   3878 ; skipping generated iCode
                                   3879 ; genCmpEQorNE
      00ABDC 7B 03            [ 1] 3880 	ld	a, (0x03, sp)
      00ABDE A1 50            [ 1] 3881 	cp	a, #0x50
      00ABE0 26 03            [ 1] 3882 	jrne	00154$
      00ABE2 CC AC 16         [ 2] 3883 	jp	00104$
      00ABE5                       3884 00154$:
                           000BD6  3885 	Sstm8s_tim1$TIM1_SelectInputTrigger$811 ==.
                                   3886 ; skipping generated iCode
                                   3887 ; genCmpEQorNE
      00ABE5 7B 03            [ 1] 3888 	ld	a, (0x03, sp)
      00ABE7 A1 60            [ 1] 3889 	cp	a, #0x60
      00ABE9 26 03            [ 1] 3890 	jrne	00157$
      00ABEB CC AC 16         [ 2] 3891 	jp	00104$
      00ABEE                       3892 00157$:
                           000BDF  3893 	Sstm8s_tim1$TIM1_SelectInputTrigger$812 ==.
                                   3894 ; skipping generated iCode
                                   3895 ; genCmpEQorNE
      00ABEE 7B 03            [ 1] 3896 	ld	a, (0x03, sp)
      00ABF0 A1 70            [ 1] 3897 	cp	a, #0x70
      00ABF2 26 03            [ 1] 3898 	jrne	00160$
      00ABF4 CC AC 16         [ 2] 3899 	jp	00104$
      00ABF7                       3900 00160$:
                           000BE8  3901 	Sstm8s_tim1$TIM1_SelectInputTrigger$813 ==.
                                   3902 ; skipping generated iCode
                                   3903 ; genCmpEQorNE
      00ABF7 7B 03            [ 1] 3904 	ld	a, (0x03, sp)
      00ABF9 A1 30            [ 1] 3905 	cp	a, #0x30
      00ABFB 26 03            [ 1] 3906 	jrne	00163$
      00ABFD CC AC 16         [ 2] 3907 	jp	00104$
      00AC00                       3908 00163$:
                           000BF1  3909 	Sstm8s_tim1$TIM1_SelectInputTrigger$814 ==.
                                   3910 ; skipping generated iCode
                                   3911 ; genIfx
      00AC00 0D 03            [ 1] 3912 	tnz	(0x03, sp)
      00AC02 26 03            [ 1] 3913 	jrne	00165$
      00AC04 CC AC 16         [ 2] 3914 	jp	00104$
      00AC07                       3915 00165$:
                                   3916 ; skipping iCode since result will be rematerialized
                                   3917 ; skipping iCode since result will be rematerialized
                                   3918 ; genIPush
      00AC07 4B 16            [ 1] 3919 	push	#0x16
                           000BFA  3920 	Sstm8s_tim1$TIM1_SelectInputTrigger$815 ==.
      00AC09 4B 03            [ 1] 3921 	push	#0x03
                           000BFC  3922 	Sstm8s_tim1$TIM1_SelectInputTrigger$816 ==.
      00AC0B 5F               [ 1] 3923 	clrw	x
      00AC0C 89               [ 2] 3924 	pushw	x
                           000BFE  3925 	Sstm8s_tim1$TIM1_SelectInputTrigger$817 ==.
                                   3926 ; genIPush
      00AC0D 4B 1B            [ 1] 3927 	push	#<(___str_0+0)
                           000C00  3928 	Sstm8s_tim1$TIM1_SelectInputTrigger$818 ==.
      00AC0F 4B 81            [ 1] 3929 	push	#((___str_0+0) >> 8)
                           000C02  3930 	Sstm8s_tim1$TIM1_SelectInputTrigger$819 ==.
                                   3931 ; genCall
      00AC11 CD 82 99         [ 4] 3932 	call	_assert_failed
      00AC14 5B 06            [ 2] 3933 	addw	sp, #6
                           000C07  3934 	Sstm8s_tim1$TIM1_SelectInputTrigger$820 ==.
                                   3935 ; genLabel
      00AC16                       3936 00104$:
                           000C07  3937 	Sstm8s_tim1$TIM1_SelectInputTrigger$821 ==.
                                   3938 ;	../SPL/src/stm8s_tim1.c: 793: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource);
                                   3939 ; genPointerGet
      00AC16 C6 52 52         [ 1] 3940 	ld	a, 0x5252
                                   3941 ; genAnd
      00AC19 A4 8F            [ 1] 3942 	and	a, #0x8f
                                   3943 ; genOr
      00AC1B 1A 03            [ 1] 3944 	or	a, (0x03, sp)
                                   3945 ; genPointerSet
      00AC1D C7 52 52         [ 1] 3946 	ld	0x5252, a
                                   3947 ; genLabel
      00AC20                       3948 00101$:
                           000C11  3949 	Sstm8s_tim1$TIM1_SelectInputTrigger$822 ==.
                                   3950 ;	../SPL/src/stm8s_tim1.c: 794: }
                                   3951 ; genEndFunction
                           000C11  3952 	Sstm8s_tim1$TIM1_SelectInputTrigger$823 ==.
                           000C11  3953 	XG$TIM1_SelectInputTrigger$0$0 ==.
      00AC20 81               [ 4] 3954 	ret
                           000C12  3955 	Sstm8s_tim1$TIM1_SelectInputTrigger$824 ==.
                           000C12  3956 	Sstm8s_tim1$TIM1_UpdateDisableConfig$825 ==.
                                   3957 ;	../SPL/src/stm8s_tim1.c: 803: void TIM1_UpdateDisableConfig(FunctionalState NewState)
                                   3958 ; genLabel
                                   3959 ;	-----------------------------------------
                                   3960 ;	 function TIM1_UpdateDisableConfig
                                   3961 ;	-----------------------------------------
                                   3962 ;	Register assignment is optimal.
                                   3963 ;	Stack space usage: 0 bytes.
      00AC21                       3964 _TIM1_UpdateDisableConfig:
                           000C12  3965 	Sstm8s_tim1$TIM1_UpdateDisableConfig$826 ==.
                           000C12  3966 	Sstm8s_tim1$TIM1_UpdateDisableConfig$827 ==.
                                   3967 ;	../SPL/src/stm8s_tim1.c: 806: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3968 ; genIfx
      00AC21 0D 03            [ 1] 3969 	tnz	(0x03, sp)
      00AC23 26 03            [ 1] 3970 	jrne	00126$
      00AC25 CC AC 3F         [ 2] 3971 	jp	00107$
      00AC28                       3972 00126$:
                                   3973 ; genCmpEQorNE
      00AC28 7B 03            [ 1] 3974 	ld	a, (0x03, sp)
      00AC2A 4A               [ 1] 3975 	dec	a
      00AC2B 26 03            [ 1] 3976 	jrne	00128$
      00AC2D CC AC 3F         [ 2] 3977 	jp	00107$
      00AC30                       3978 00128$:
                           000C21  3979 	Sstm8s_tim1$TIM1_UpdateDisableConfig$828 ==.
                                   3980 ; skipping generated iCode
                                   3981 ; skipping iCode since result will be rematerialized
                                   3982 ; skipping iCode since result will be rematerialized
                                   3983 ; genIPush
      00AC30 4B 26            [ 1] 3984 	push	#0x26
                           000C23  3985 	Sstm8s_tim1$TIM1_UpdateDisableConfig$829 ==.
      00AC32 4B 03            [ 1] 3986 	push	#0x03
                           000C25  3987 	Sstm8s_tim1$TIM1_UpdateDisableConfig$830 ==.
      00AC34 5F               [ 1] 3988 	clrw	x
      00AC35 89               [ 2] 3989 	pushw	x
                           000C27  3990 	Sstm8s_tim1$TIM1_UpdateDisableConfig$831 ==.
                                   3991 ; genIPush
      00AC36 4B 1B            [ 1] 3992 	push	#<(___str_0+0)
                           000C29  3993 	Sstm8s_tim1$TIM1_UpdateDisableConfig$832 ==.
      00AC38 4B 81            [ 1] 3994 	push	#((___str_0+0) >> 8)
                           000C2B  3995 	Sstm8s_tim1$TIM1_UpdateDisableConfig$833 ==.
                                   3996 ; genCall
      00AC3A CD 82 99         [ 4] 3997 	call	_assert_failed
      00AC3D 5B 06            [ 2] 3998 	addw	sp, #6
                           000C30  3999 	Sstm8s_tim1$TIM1_UpdateDisableConfig$834 ==.
                                   4000 ; genLabel
      00AC3F                       4001 00107$:
                           000C30  4002 	Sstm8s_tim1$TIM1_UpdateDisableConfig$835 ==.
                                   4003 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4004 ; genPointerGet
      00AC3F C6 52 50         [ 1] 4005 	ld	a, 0x5250
                           000C33  4006 	Sstm8s_tim1$TIM1_UpdateDisableConfig$836 ==.
                                   4007 ;	../SPL/src/stm8s_tim1.c: 809: if (NewState != DISABLE)
                                   4008 ; genIfx
      00AC42 0D 03            [ 1] 4009 	tnz	(0x03, sp)
      00AC44 26 03            [ 1] 4010 	jrne	00130$
      00AC46 CC AC 51         [ 2] 4011 	jp	00102$
      00AC49                       4012 00130$:
                           000C3A  4013 	Sstm8s_tim1$TIM1_UpdateDisableConfig$837 ==.
                           000C3A  4014 	Sstm8s_tim1$TIM1_UpdateDisableConfig$838 ==.
                                   4015 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4016 ; genOr
      00AC49 AA 02            [ 1] 4017 	or	a, #0x02
                                   4018 ; genPointerSet
      00AC4B C7 52 50         [ 1] 4019 	ld	0x5250, a
                           000C3F  4020 	Sstm8s_tim1$TIM1_UpdateDisableConfig$839 ==.
                                   4021 ; genGoto
      00AC4E CC AC 56         [ 2] 4022 	jp	00104$
                                   4023 ; genLabel
      00AC51                       4024 00102$:
                           000C42  4025 	Sstm8s_tim1$TIM1_UpdateDisableConfig$840 ==.
                           000C42  4026 	Sstm8s_tim1$TIM1_UpdateDisableConfig$841 ==.
                                   4027 ;	../SPL/src/stm8s_tim1.c: 815: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS);
                                   4028 ; genAnd
      00AC51 A4 FD            [ 1] 4029 	and	a, #0xfd
                                   4030 ; genPointerSet
      00AC53 C7 52 50         [ 1] 4031 	ld	0x5250, a
                           000C47  4032 	Sstm8s_tim1$TIM1_UpdateDisableConfig$842 ==.
                                   4033 ; genLabel
      00AC56                       4034 00104$:
                           000C47  4035 	Sstm8s_tim1$TIM1_UpdateDisableConfig$843 ==.
                                   4036 ;	../SPL/src/stm8s_tim1.c: 817: }
                                   4037 ; genEndFunction
                           000C47  4038 	Sstm8s_tim1$TIM1_UpdateDisableConfig$844 ==.
                           000C47  4039 	XG$TIM1_UpdateDisableConfig$0$0 ==.
      00AC56 81               [ 4] 4040 	ret
                           000C48  4041 	Sstm8s_tim1$TIM1_UpdateDisableConfig$845 ==.
                           000C48  4042 	Sstm8s_tim1$TIM1_UpdateRequestConfig$846 ==.
                                   4043 ;	../SPL/src/stm8s_tim1.c: 827: void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
                                   4044 ; genLabel
                                   4045 ;	-----------------------------------------
                                   4046 ;	 function TIM1_UpdateRequestConfig
                                   4047 ;	-----------------------------------------
                                   4048 ;	Register assignment is optimal.
                                   4049 ;	Stack space usage: 0 bytes.
      00AC57                       4050 _TIM1_UpdateRequestConfig:
                           000C48  4051 	Sstm8s_tim1$TIM1_UpdateRequestConfig$847 ==.
                           000C48  4052 	Sstm8s_tim1$TIM1_UpdateRequestConfig$848 ==.
                                   4053 ;	../SPL/src/stm8s_tim1.c: 830: assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource));
                                   4054 ; genIfx
      00AC57 0D 03            [ 1] 4055 	tnz	(0x03, sp)
      00AC59 26 03            [ 1] 4056 	jrne	00126$
      00AC5B CC AC 75         [ 2] 4057 	jp	00107$
      00AC5E                       4058 00126$:
                                   4059 ; genCmpEQorNE
      00AC5E 7B 03            [ 1] 4060 	ld	a, (0x03, sp)
      00AC60 4A               [ 1] 4061 	dec	a
      00AC61 26 03            [ 1] 4062 	jrne	00128$
      00AC63 CC AC 75         [ 2] 4063 	jp	00107$
      00AC66                       4064 00128$:
                           000C57  4065 	Sstm8s_tim1$TIM1_UpdateRequestConfig$849 ==.
                                   4066 ; skipping generated iCode
                                   4067 ; skipping iCode since result will be rematerialized
                                   4068 ; skipping iCode since result will be rematerialized
                                   4069 ; genIPush
      00AC66 4B 3E            [ 1] 4070 	push	#0x3e
                           000C59  4071 	Sstm8s_tim1$TIM1_UpdateRequestConfig$850 ==.
      00AC68 4B 03            [ 1] 4072 	push	#0x03
                           000C5B  4073 	Sstm8s_tim1$TIM1_UpdateRequestConfig$851 ==.
      00AC6A 5F               [ 1] 4074 	clrw	x
      00AC6B 89               [ 2] 4075 	pushw	x
                           000C5D  4076 	Sstm8s_tim1$TIM1_UpdateRequestConfig$852 ==.
                                   4077 ; genIPush
      00AC6C 4B 1B            [ 1] 4078 	push	#<(___str_0+0)
                           000C5F  4079 	Sstm8s_tim1$TIM1_UpdateRequestConfig$853 ==.
      00AC6E 4B 81            [ 1] 4080 	push	#((___str_0+0) >> 8)
                           000C61  4081 	Sstm8s_tim1$TIM1_UpdateRequestConfig$854 ==.
                                   4082 ; genCall
      00AC70 CD 82 99         [ 4] 4083 	call	_assert_failed
      00AC73 5B 06            [ 2] 4084 	addw	sp, #6
                           000C66  4085 	Sstm8s_tim1$TIM1_UpdateRequestConfig$855 ==.
                                   4086 ; genLabel
      00AC75                       4087 00107$:
                           000C66  4088 	Sstm8s_tim1$TIM1_UpdateRequestConfig$856 ==.
                                   4089 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4090 ; genPointerGet
      00AC75 C6 52 50         [ 1] 4091 	ld	a, 0x5250
                           000C69  4092 	Sstm8s_tim1$TIM1_UpdateRequestConfig$857 ==.
                                   4093 ;	../SPL/src/stm8s_tim1.c: 833: if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
                                   4094 ; genIfx
      00AC78 0D 03            [ 1] 4095 	tnz	(0x03, sp)
      00AC7A 26 03            [ 1] 4096 	jrne	00130$
      00AC7C CC AC 87         [ 2] 4097 	jp	00102$
      00AC7F                       4098 00130$:
                           000C70  4099 	Sstm8s_tim1$TIM1_UpdateRequestConfig$858 ==.
                           000C70  4100 	Sstm8s_tim1$TIM1_UpdateRequestConfig$859 ==.
                                   4101 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4102 ; genOr
      00AC7F AA 04            [ 1] 4103 	or	a, #0x04
                                   4104 ; genPointerSet
      00AC81 C7 52 50         [ 1] 4105 	ld	0x5250, a
                           000C75  4106 	Sstm8s_tim1$TIM1_UpdateRequestConfig$860 ==.
                                   4107 ; genGoto
      00AC84 CC AC 8C         [ 2] 4108 	jp	00104$
                                   4109 ; genLabel
      00AC87                       4110 00102$:
                           000C78  4111 	Sstm8s_tim1$TIM1_UpdateRequestConfig$861 ==.
                           000C78  4112 	Sstm8s_tim1$TIM1_UpdateRequestConfig$862 ==.
                                   4113 ;	../SPL/src/stm8s_tim1.c: 839: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS);
                                   4114 ; genAnd
      00AC87 A4 FB            [ 1] 4115 	and	a, #0xfb
                                   4116 ; genPointerSet
      00AC89 C7 52 50         [ 1] 4117 	ld	0x5250, a
                           000C7D  4118 	Sstm8s_tim1$TIM1_UpdateRequestConfig$863 ==.
                                   4119 ; genLabel
      00AC8C                       4120 00104$:
                           000C7D  4121 	Sstm8s_tim1$TIM1_UpdateRequestConfig$864 ==.
                                   4122 ;	../SPL/src/stm8s_tim1.c: 841: }
                                   4123 ; genEndFunction
                           000C7D  4124 	Sstm8s_tim1$TIM1_UpdateRequestConfig$865 ==.
                           000C7D  4125 	XG$TIM1_UpdateRequestConfig$0$0 ==.
      00AC8C 81               [ 4] 4126 	ret
                           000C7E  4127 	Sstm8s_tim1$TIM1_UpdateRequestConfig$866 ==.
                           000C7E  4128 	Sstm8s_tim1$TIM1_SelectHallSensor$867 ==.
                                   4129 ;	../SPL/src/stm8s_tim1.c: 849: void TIM1_SelectHallSensor(FunctionalState NewState)
                                   4130 ; genLabel
                                   4131 ;	-----------------------------------------
                                   4132 ;	 function TIM1_SelectHallSensor
                                   4133 ;	-----------------------------------------
                                   4134 ;	Register assignment is optimal.
                                   4135 ;	Stack space usage: 0 bytes.
      00AC8D                       4136 _TIM1_SelectHallSensor:
                           000C7E  4137 	Sstm8s_tim1$TIM1_SelectHallSensor$868 ==.
                           000C7E  4138 	Sstm8s_tim1$TIM1_SelectHallSensor$869 ==.
                                   4139 ;	../SPL/src/stm8s_tim1.c: 852: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4140 ; genIfx
      00AC8D 0D 03            [ 1] 4141 	tnz	(0x03, sp)
      00AC8F 26 03            [ 1] 4142 	jrne	00126$
      00AC91 CC AC AB         [ 2] 4143 	jp	00107$
      00AC94                       4144 00126$:
                                   4145 ; genCmpEQorNE
      00AC94 7B 03            [ 1] 4146 	ld	a, (0x03, sp)
      00AC96 4A               [ 1] 4147 	dec	a
      00AC97 26 03            [ 1] 4148 	jrne	00128$
      00AC99 CC AC AB         [ 2] 4149 	jp	00107$
      00AC9C                       4150 00128$:
                           000C8D  4151 	Sstm8s_tim1$TIM1_SelectHallSensor$870 ==.
                                   4152 ; skipping generated iCode
                                   4153 ; skipping iCode since result will be rematerialized
                                   4154 ; skipping iCode since result will be rematerialized
                                   4155 ; genIPush
      00AC9C 4B 54            [ 1] 4156 	push	#0x54
                           000C8F  4157 	Sstm8s_tim1$TIM1_SelectHallSensor$871 ==.
      00AC9E 4B 03            [ 1] 4158 	push	#0x03
                           000C91  4159 	Sstm8s_tim1$TIM1_SelectHallSensor$872 ==.
      00ACA0 5F               [ 1] 4160 	clrw	x
      00ACA1 89               [ 2] 4161 	pushw	x
                           000C93  4162 	Sstm8s_tim1$TIM1_SelectHallSensor$873 ==.
                                   4163 ; genIPush
      00ACA2 4B 1B            [ 1] 4164 	push	#<(___str_0+0)
                           000C95  4165 	Sstm8s_tim1$TIM1_SelectHallSensor$874 ==.
      00ACA4 4B 81            [ 1] 4166 	push	#((___str_0+0) >> 8)
                           000C97  4167 	Sstm8s_tim1$TIM1_SelectHallSensor$875 ==.
                                   4168 ; genCall
      00ACA6 CD 82 99         [ 4] 4169 	call	_assert_failed
      00ACA9 5B 06            [ 2] 4170 	addw	sp, #6
                           000C9C  4171 	Sstm8s_tim1$TIM1_SelectHallSensor$876 ==.
                                   4172 ; genLabel
      00ACAB                       4173 00107$:
                           000C9C  4174 	Sstm8s_tim1$TIM1_SelectHallSensor$877 ==.
                                   4175 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4176 ; genPointerGet
      00ACAB C6 52 51         [ 1] 4177 	ld	a, 0x5251
                           000C9F  4178 	Sstm8s_tim1$TIM1_SelectHallSensor$878 ==.
                                   4179 ;	../SPL/src/stm8s_tim1.c: 855: if (NewState != DISABLE)
                                   4180 ; genIfx
      00ACAE 0D 03            [ 1] 4181 	tnz	(0x03, sp)
      00ACB0 26 03            [ 1] 4182 	jrne	00130$
      00ACB2 CC AC BD         [ 2] 4183 	jp	00102$
      00ACB5                       4184 00130$:
                           000CA6  4185 	Sstm8s_tim1$TIM1_SelectHallSensor$879 ==.
                           000CA6  4186 	Sstm8s_tim1$TIM1_SelectHallSensor$880 ==.
                                   4187 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4188 ; genOr
      00ACB5 AA 80            [ 1] 4189 	or	a, #0x80
                                   4190 ; genPointerSet
      00ACB7 C7 52 51         [ 1] 4191 	ld	0x5251, a
                           000CAB  4192 	Sstm8s_tim1$TIM1_SelectHallSensor$881 ==.
                                   4193 ; genGoto
      00ACBA CC AC C2         [ 2] 4194 	jp	00104$
                                   4195 ; genLabel
      00ACBD                       4196 00102$:
                           000CAE  4197 	Sstm8s_tim1$TIM1_SelectHallSensor$882 ==.
                           000CAE  4198 	Sstm8s_tim1$TIM1_SelectHallSensor$883 ==.
                                   4199 ;	../SPL/src/stm8s_tim1.c: 861: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S);
                                   4200 ; genAnd
      00ACBD A4 7F            [ 1] 4201 	and	a, #0x7f
                                   4202 ; genPointerSet
      00ACBF C7 52 51         [ 1] 4203 	ld	0x5251, a
                           000CB3  4204 	Sstm8s_tim1$TIM1_SelectHallSensor$884 ==.
                                   4205 ; genLabel
      00ACC2                       4206 00104$:
                           000CB3  4207 	Sstm8s_tim1$TIM1_SelectHallSensor$885 ==.
                                   4208 ;	../SPL/src/stm8s_tim1.c: 863: }
                                   4209 ; genEndFunction
                           000CB3  4210 	Sstm8s_tim1$TIM1_SelectHallSensor$886 ==.
                           000CB3  4211 	XG$TIM1_SelectHallSensor$0$0 ==.
      00ACC2 81               [ 4] 4212 	ret
                           000CB4  4213 	Sstm8s_tim1$TIM1_SelectHallSensor$887 ==.
                           000CB4  4214 	Sstm8s_tim1$TIM1_SelectOnePulseMode$888 ==.
                                   4215 ;	../SPL/src/stm8s_tim1.c: 873: void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
                                   4216 ; genLabel
                                   4217 ;	-----------------------------------------
                                   4218 ;	 function TIM1_SelectOnePulseMode
                                   4219 ;	-----------------------------------------
                                   4220 ;	Register assignment is optimal.
                                   4221 ;	Stack space usage: 0 bytes.
      00ACC3                       4222 _TIM1_SelectOnePulseMode:
                           000CB4  4223 	Sstm8s_tim1$TIM1_SelectOnePulseMode$889 ==.
                           000CB4  4224 	Sstm8s_tim1$TIM1_SelectOnePulseMode$890 ==.
                                   4225 ;	../SPL/src/stm8s_tim1.c: 876: assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode));
                                   4226 ; genCmpEQorNE
      00ACC3 7B 03            [ 1] 4227 	ld	a, (0x03, sp)
      00ACC5 4A               [ 1] 4228 	dec	a
      00ACC6 26 03            [ 1] 4229 	jrne	00127$
      00ACC8 CC AC E1         [ 2] 4230 	jp	00107$
      00ACCB                       4231 00127$:
                           000CBC  4232 	Sstm8s_tim1$TIM1_SelectOnePulseMode$891 ==.
                                   4233 ; skipping generated iCode
                                   4234 ; genIfx
      00ACCB 0D 03            [ 1] 4235 	tnz	(0x03, sp)
      00ACCD 26 03            [ 1] 4236 	jrne	00129$
      00ACCF CC AC E1         [ 2] 4237 	jp	00107$
      00ACD2                       4238 00129$:
                                   4239 ; skipping iCode since result will be rematerialized
                                   4240 ; skipping iCode since result will be rematerialized
                                   4241 ; genIPush
      00ACD2 4B 6C            [ 1] 4242 	push	#0x6c
                           000CC5  4243 	Sstm8s_tim1$TIM1_SelectOnePulseMode$892 ==.
      00ACD4 4B 03            [ 1] 4244 	push	#0x03
                           000CC7  4245 	Sstm8s_tim1$TIM1_SelectOnePulseMode$893 ==.
      00ACD6 5F               [ 1] 4246 	clrw	x
      00ACD7 89               [ 2] 4247 	pushw	x
                           000CC9  4248 	Sstm8s_tim1$TIM1_SelectOnePulseMode$894 ==.
                                   4249 ; genIPush
      00ACD8 4B 1B            [ 1] 4250 	push	#<(___str_0+0)
                           000CCB  4251 	Sstm8s_tim1$TIM1_SelectOnePulseMode$895 ==.
      00ACDA 4B 81            [ 1] 4252 	push	#((___str_0+0) >> 8)
                           000CCD  4253 	Sstm8s_tim1$TIM1_SelectOnePulseMode$896 ==.
                                   4254 ; genCall
      00ACDC CD 82 99         [ 4] 4255 	call	_assert_failed
      00ACDF 5B 06            [ 2] 4256 	addw	sp, #6
                           000CD2  4257 	Sstm8s_tim1$TIM1_SelectOnePulseMode$897 ==.
                                   4258 ; genLabel
      00ACE1                       4259 00107$:
                           000CD2  4260 	Sstm8s_tim1$TIM1_SelectOnePulseMode$898 ==.
                                   4261 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4262 ; genPointerGet
      00ACE1 C6 52 50         [ 1] 4263 	ld	a, 0x5250
                           000CD5  4264 	Sstm8s_tim1$TIM1_SelectOnePulseMode$899 ==.
                                   4265 ;	../SPL/src/stm8s_tim1.c: 879: if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
                                   4266 ; genIfx
      00ACE4 0D 03            [ 1] 4267 	tnz	(0x03, sp)
      00ACE6 26 03            [ 1] 4268 	jrne	00130$
      00ACE8 CC AC F3         [ 2] 4269 	jp	00102$
      00ACEB                       4270 00130$:
                           000CDC  4271 	Sstm8s_tim1$TIM1_SelectOnePulseMode$900 ==.
                           000CDC  4272 	Sstm8s_tim1$TIM1_SelectOnePulseMode$901 ==.
                                   4273 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4274 ; genOr
      00ACEB AA 08            [ 1] 4275 	or	a, #0x08
                                   4276 ; genPointerSet
      00ACED C7 52 50         [ 1] 4277 	ld	0x5250, a
                           000CE1  4278 	Sstm8s_tim1$TIM1_SelectOnePulseMode$902 ==.
                                   4279 ; genGoto
      00ACF0 CC AC F8         [ 2] 4280 	jp	00104$
                                   4281 ; genLabel
      00ACF3                       4282 00102$:
                           000CE4  4283 	Sstm8s_tim1$TIM1_SelectOnePulseMode$903 ==.
                           000CE4  4284 	Sstm8s_tim1$TIM1_SelectOnePulseMode$904 ==.
                                   4285 ;	../SPL/src/stm8s_tim1.c: 885: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM);
                                   4286 ; genAnd
      00ACF3 A4 F7            [ 1] 4287 	and	a, #0xf7
                                   4288 ; genPointerSet
      00ACF5 C7 52 50         [ 1] 4289 	ld	0x5250, a
                           000CE9  4290 	Sstm8s_tim1$TIM1_SelectOnePulseMode$905 ==.
                                   4291 ; genLabel
      00ACF8                       4292 00104$:
                           000CE9  4293 	Sstm8s_tim1$TIM1_SelectOnePulseMode$906 ==.
                                   4294 ;	../SPL/src/stm8s_tim1.c: 888: }
                                   4295 ; genEndFunction
                           000CE9  4296 	Sstm8s_tim1$TIM1_SelectOnePulseMode$907 ==.
                           000CE9  4297 	XG$TIM1_SelectOnePulseMode$0$0 ==.
      00ACF8 81               [ 4] 4298 	ret
                           000CEA  4299 	Sstm8s_tim1$TIM1_SelectOnePulseMode$908 ==.
                           000CEA  4300 	Sstm8s_tim1$TIM1_SelectOutputTrigger$909 ==.
                                   4301 ;	../SPL/src/stm8s_tim1.c: 903: void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
                                   4302 ; genLabel
                                   4303 ;	-----------------------------------------
                                   4304 ;	 function TIM1_SelectOutputTrigger
                                   4305 ;	-----------------------------------------
                                   4306 ;	Register assignment is optimal.
                                   4307 ;	Stack space usage: 0 bytes.
      00ACF9                       4308 _TIM1_SelectOutputTrigger:
                           000CEA  4309 	Sstm8s_tim1$TIM1_SelectOutputTrigger$910 ==.
                           000CEA  4310 	Sstm8s_tim1$TIM1_SelectOutputTrigger$911 ==.
                                   4311 ;	../SPL/src/stm8s_tim1.c: 906: assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource));
                                   4312 ; genIfx
      00ACF9 0D 03            [ 1] 4313 	tnz	(0x03, sp)
      00ACFB 26 03            [ 1] 4314 	jrne	00158$
      00ACFD CC AD 45         [ 2] 4315 	jp	00104$
      00AD00                       4316 00158$:
                                   4317 ; genCmpEQorNE
      00AD00 7B 03            [ 1] 4318 	ld	a, (0x03, sp)
      00AD02 A1 10            [ 1] 4319 	cp	a, #0x10
      00AD04 26 03            [ 1] 4320 	jrne	00160$
      00AD06 CC AD 45         [ 2] 4321 	jp	00104$
      00AD09                       4322 00160$:
                           000CFA  4323 	Sstm8s_tim1$TIM1_SelectOutputTrigger$912 ==.
                                   4324 ; skipping generated iCode
                                   4325 ; genCmpEQorNE
      00AD09 7B 03            [ 1] 4326 	ld	a, (0x03, sp)
      00AD0B A1 20            [ 1] 4327 	cp	a, #0x20
      00AD0D 26 03            [ 1] 4328 	jrne	00163$
      00AD0F CC AD 45         [ 2] 4329 	jp	00104$
      00AD12                       4330 00163$:
                           000D03  4331 	Sstm8s_tim1$TIM1_SelectOutputTrigger$913 ==.
                                   4332 ; skipping generated iCode
                                   4333 ; genCmpEQorNE
      00AD12 7B 03            [ 1] 4334 	ld	a, (0x03, sp)
      00AD14 A1 30            [ 1] 4335 	cp	a, #0x30
      00AD16 26 03            [ 1] 4336 	jrne	00166$
      00AD18 CC AD 45         [ 2] 4337 	jp	00104$
      00AD1B                       4338 00166$:
                           000D0C  4339 	Sstm8s_tim1$TIM1_SelectOutputTrigger$914 ==.
                                   4340 ; skipping generated iCode
                                   4341 ; genCmpEQorNE
      00AD1B 7B 03            [ 1] 4342 	ld	a, (0x03, sp)
      00AD1D A1 40            [ 1] 4343 	cp	a, #0x40
      00AD1F 26 03            [ 1] 4344 	jrne	00169$
      00AD21 CC AD 45         [ 2] 4345 	jp	00104$
      00AD24                       4346 00169$:
                           000D15  4347 	Sstm8s_tim1$TIM1_SelectOutputTrigger$915 ==.
                                   4348 ; skipping generated iCode
                                   4349 ; genCmpEQorNE
      00AD24 7B 03            [ 1] 4350 	ld	a, (0x03, sp)
      00AD26 A1 50            [ 1] 4351 	cp	a, #0x50
      00AD28 26 03            [ 1] 4352 	jrne	00172$
      00AD2A CC AD 45         [ 2] 4353 	jp	00104$
      00AD2D                       4354 00172$:
                           000D1E  4355 	Sstm8s_tim1$TIM1_SelectOutputTrigger$916 ==.
                                   4356 ; skipping generated iCode
                                   4357 ; genCmpEQorNE
      00AD2D 7B 03            [ 1] 4358 	ld	a, (0x03, sp)
      00AD2F A1 60            [ 1] 4359 	cp	a, #0x60
      00AD31 26 03            [ 1] 4360 	jrne	00175$
      00AD33 CC AD 45         [ 2] 4361 	jp	00104$
      00AD36                       4362 00175$:
                           000D27  4363 	Sstm8s_tim1$TIM1_SelectOutputTrigger$917 ==.
                                   4364 ; skipping generated iCode
                                   4365 ; skipping iCode since result will be rematerialized
                                   4366 ; skipping iCode since result will be rematerialized
                                   4367 ; genIPush
      00AD36 4B 8A            [ 1] 4368 	push	#0x8a
                           000D29  4369 	Sstm8s_tim1$TIM1_SelectOutputTrigger$918 ==.
      00AD38 4B 03            [ 1] 4370 	push	#0x03
                           000D2B  4371 	Sstm8s_tim1$TIM1_SelectOutputTrigger$919 ==.
      00AD3A 5F               [ 1] 4372 	clrw	x
      00AD3B 89               [ 2] 4373 	pushw	x
                           000D2D  4374 	Sstm8s_tim1$TIM1_SelectOutputTrigger$920 ==.
                                   4375 ; genIPush
      00AD3C 4B 1B            [ 1] 4376 	push	#<(___str_0+0)
                           000D2F  4377 	Sstm8s_tim1$TIM1_SelectOutputTrigger$921 ==.
      00AD3E 4B 81            [ 1] 4378 	push	#((___str_0+0) >> 8)
                           000D31  4379 	Sstm8s_tim1$TIM1_SelectOutputTrigger$922 ==.
                                   4380 ; genCall
      00AD40 CD 82 99         [ 4] 4381 	call	_assert_failed
      00AD43 5B 06            [ 2] 4382 	addw	sp, #6
                           000D36  4383 	Sstm8s_tim1$TIM1_SelectOutputTrigger$923 ==.
                                   4384 ; genLabel
      00AD45                       4385 00104$:
                           000D36  4386 	Sstm8s_tim1$TIM1_SelectOutputTrigger$924 ==.
                                   4387 ;	../SPL/src/stm8s_tim1.c: 909: TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | 
                                   4388 ; genPointerGet
      00AD45 C6 52 51         [ 1] 4389 	ld	a, 0x5251
                                   4390 ; genAnd
      00AD48 A4 8F            [ 1] 4391 	and	a, #0x8f
                           000D3B  4392 	Sstm8s_tim1$TIM1_SelectOutputTrigger$925 ==.
                                   4393 ;	../SPL/src/stm8s_tim1.c: 910: (uint8_t) TIM1_TRGOSource);
                                   4394 ; genOr
      00AD4A 1A 03            [ 1] 4395 	or	a, (0x03, sp)
                                   4396 ; genPointerSet
      00AD4C C7 52 51         [ 1] 4397 	ld	0x5251, a
                                   4398 ; genLabel
      00AD4F                       4399 00101$:
                           000D40  4400 	Sstm8s_tim1$TIM1_SelectOutputTrigger$926 ==.
                                   4401 ;	../SPL/src/stm8s_tim1.c: 911: }
                                   4402 ; genEndFunction
                           000D40  4403 	Sstm8s_tim1$TIM1_SelectOutputTrigger$927 ==.
                           000D40  4404 	XG$TIM1_SelectOutputTrigger$0$0 ==.
      00AD4F 81               [ 4] 4405 	ret
                           000D41  4406 	Sstm8s_tim1$TIM1_SelectOutputTrigger$928 ==.
                           000D41  4407 	Sstm8s_tim1$TIM1_SelectSlaveMode$929 ==.
                                   4408 ;	../SPL/src/stm8s_tim1.c: 923: void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
                                   4409 ; genLabel
                                   4410 ;	-----------------------------------------
                                   4411 ;	 function TIM1_SelectSlaveMode
                                   4412 ;	-----------------------------------------
                                   4413 ;	Register assignment is optimal.
                                   4414 ;	Stack space usage: 0 bytes.
      00AD50                       4415 _TIM1_SelectSlaveMode:
                           000D41  4416 	Sstm8s_tim1$TIM1_SelectSlaveMode$930 ==.
                           000D41  4417 	Sstm8s_tim1$TIM1_SelectSlaveMode$931 ==.
                                   4418 ;	../SPL/src/stm8s_tim1.c: 926: assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode));
                                   4419 ; genCmpEQorNE
      00AD50 7B 03            [ 1] 4420 	ld	a, (0x03, sp)
      00AD52 A1 04            [ 1] 4421 	cp	a, #0x04
      00AD54 26 03            [ 1] 4422 	jrne	00135$
      00AD56 CC AD 83         [ 2] 4423 	jp	00104$
      00AD59                       4424 00135$:
                           000D4A  4425 	Sstm8s_tim1$TIM1_SelectSlaveMode$932 ==.
                                   4426 ; skipping generated iCode
                                   4427 ; genCmpEQorNE
      00AD59 7B 03            [ 1] 4428 	ld	a, (0x03, sp)
      00AD5B A1 05            [ 1] 4429 	cp	a, #0x05
      00AD5D 26 03            [ 1] 4430 	jrne	00138$
      00AD5F CC AD 83         [ 2] 4431 	jp	00104$
      00AD62                       4432 00138$:
                           000D53  4433 	Sstm8s_tim1$TIM1_SelectSlaveMode$933 ==.
                                   4434 ; skipping generated iCode
                                   4435 ; genCmpEQorNE
      00AD62 7B 03            [ 1] 4436 	ld	a, (0x03, sp)
      00AD64 A1 06            [ 1] 4437 	cp	a, #0x06
      00AD66 26 03            [ 1] 4438 	jrne	00141$
      00AD68 CC AD 83         [ 2] 4439 	jp	00104$
      00AD6B                       4440 00141$:
                           000D5C  4441 	Sstm8s_tim1$TIM1_SelectSlaveMode$934 ==.
                                   4442 ; skipping generated iCode
                                   4443 ; genCmpEQorNE
      00AD6B 7B 03            [ 1] 4444 	ld	a, (0x03, sp)
      00AD6D A1 07            [ 1] 4445 	cp	a, #0x07
      00AD6F 26 03            [ 1] 4446 	jrne	00144$
      00AD71 CC AD 83         [ 2] 4447 	jp	00104$
      00AD74                       4448 00144$:
                           000D65  4449 	Sstm8s_tim1$TIM1_SelectSlaveMode$935 ==.
                                   4450 ; skipping generated iCode
                                   4451 ; skipping iCode since result will be rematerialized
                                   4452 ; skipping iCode since result will be rematerialized
                                   4453 ; genIPush
      00AD74 4B 9E            [ 1] 4454 	push	#0x9e
                           000D67  4455 	Sstm8s_tim1$TIM1_SelectSlaveMode$936 ==.
      00AD76 4B 03            [ 1] 4456 	push	#0x03
                           000D69  4457 	Sstm8s_tim1$TIM1_SelectSlaveMode$937 ==.
      00AD78 5F               [ 1] 4458 	clrw	x
      00AD79 89               [ 2] 4459 	pushw	x
                           000D6B  4460 	Sstm8s_tim1$TIM1_SelectSlaveMode$938 ==.
                                   4461 ; genIPush
      00AD7A 4B 1B            [ 1] 4462 	push	#<(___str_0+0)
                           000D6D  4463 	Sstm8s_tim1$TIM1_SelectSlaveMode$939 ==.
      00AD7C 4B 81            [ 1] 4464 	push	#((___str_0+0) >> 8)
                           000D6F  4465 	Sstm8s_tim1$TIM1_SelectSlaveMode$940 ==.
                                   4466 ; genCall
      00AD7E CD 82 99         [ 4] 4467 	call	_assert_failed
      00AD81 5B 06            [ 2] 4468 	addw	sp, #6
                           000D74  4469 	Sstm8s_tim1$TIM1_SelectSlaveMode$941 ==.
                                   4470 ; genLabel
      00AD83                       4471 00104$:
                           000D74  4472 	Sstm8s_tim1$TIM1_SelectSlaveMode$942 ==.
                                   4473 ;	../SPL/src/stm8s_tim1.c: 929: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) |
                                   4474 ; genPointerGet
      00AD83 C6 52 52         [ 1] 4475 	ld	a, 0x5252
                                   4476 ; genAnd
      00AD86 A4 F8            [ 1] 4477 	and	a, #0xf8
                           000D79  4478 	Sstm8s_tim1$TIM1_SelectSlaveMode$943 ==.
                                   4479 ;	../SPL/src/stm8s_tim1.c: 930: (uint8_t)TIM1_SlaveMode);
                                   4480 ; genOr
      00AD88 1A 03            [ 1] 4481 	or	a, (0x03, sp)
                                   4482 ; genPointerSet
      00AD8A C7 52 52         [ 1] 4483 	ld	0x5252, a
                                   4484 ; genLabel
      00AD8D                       4485 00101$:
                           000D7E  4486 	Sstm8s_tim1$TIM1_SelectSlaveMode$944 ==.
                                   4487 ;	../SPL/src/stm8s_tim1.c: 931: }
                                   4488 ; genEndFunction
                           000D7E  4489 	Sstm8s_tim1$TIM1_SelectSlaveMode$945 ==.
                           000D7E  4490 	XG$TIM1_SelectSlaveMode$0$0 ==.
      00AD8D 81               [ 4] 4491 	ret
                           000D7F  4492 	Sstm8s_tim1$TIM1_SelectSlaveMode$946 ==.
                           000D7F  4493 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947 ==.
                                   4494 ;	../SPL/src/stm8s_tim1.c: 939: void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
                                   4495 ; genLabel
                                   4496 ;	-----------------------------------------
                                   4497 ;	 function TIM1_SelectMasterSlaveMode
                                   4498 ;	-----------------------------------------
                                   4499 ;	Register assignment is optimal.
                                   4500 ;	Stack space usage: 0 bytes.
      00AD8E                       4501 _TIM1_SelectMasterSlaveMode:
                           000D7F  4502 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948 ==.
                           000D7F  4503 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949 ==.
                                   4504 ;	../SPL/src/stm8s_tim1.c: 942: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4505 ; genIfx
      00AD8E 0D 03            [ 1] 4506 	tnz	(0x03, sp)
      00AD90 26 03            [ 1] 4507 	jrne	00126$
      00AD92 CC AD AC         [ 2] 4508 	jp	00107$
      00AD95                       4509 00126$:
                                   4510 ; genCmpEQorNE
      00AD95 7B 03            [ 1] 4511 	ld	a, (0x03, sp)
      00AD97 4A               [ 1] 4512 	dec	a
      00AD98 26 03            [ 1] 4513 	jrne	00128$
      00AD9A CC AD AC         [ 2] 4514 	jp	00107$
      00AD9D                       4515 00128$:
                           000D8E  4516 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950 ==.
                                   4517 ; skipping generated iCode
                                   4518 ; skipping iCode since result will be rematerialized
                                   4519 ; skipping iCode since result will be rematerialized
                                   4520 ; genIPush
      00AD9D 4B AE            [ 1] 4521 	push	#0xae
                           000D90  4522 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951 ==.
      00AD9F 4B 03            [ 1] 4523 	push	#0x03
                           000D92  4524 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952 ==.
      00ADA1 5F               [ 1] 4525 	clrw	x
      00ADA2 89               [ 2] 4526 	pushw	x
                           000D94  4527 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953 ==.
                                   4528 ; genIPush
      00ADA3 4B 1B            [ 1] 4529 	push	#<(___str_0+0)
                           000D96  4530 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954 ==.
      00ADA5 4B 81            [ 1] 4531 	push	#((___str_0+0) >> 8)
                           000D98  4532 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955 ==.
                                   4533 ; genCall
      00ADA7 CD 82 99         [ 4] 4534 	call	_assert_failed
      00ADAA 5B 06            [ 2] 4535 	addw	sp, #6
                           000D9D  4536 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956 ==.
                                   4537 ; genLabel
      00ADAC                       4538 00107$:
                           000D9D  4539 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957 ==.
                                   4540 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4541 ; genPointerGet
      00ADAC C6 52 52         [ 1] 4542 	ld	a, 0x5252
                           000DA0  4543 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958 ==.
                                   4544 ;	../SPL/src/stm8s_tim1.c: 945: if (NewState != DISABLE)
                                   4545 ; genIfx
      00ADAF 0D 03            [ 1] 4546 	tnz	(0x03, sp)
      00ADB1 26 03            [ 1] 4547 	jrne	00130$
      00ADB3 CC AD BE         [ 2] 4548 	jp	00102$
      00ADB6                       4549 00130$:
                           000DA7  4550 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959 ==.
                           000DA7  4551 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960 ==.
                                   4552 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4553 ; genOr
      00ADB6 AA 80            [ 1] 4554 	or	a, #0x80
                                   4555 ; genPointerSet
      00ADB8 C7 52 52         [ 1] 4556 	ld	0x5252, a
                           000DAC  4557 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961 ==.
                                   4558 ; genGoto
      00ADBB CC AD C3         [ 2] 4559 	jp	00104$
                                   4560 ; genLabel
      00ADBE                       4561 00102$:
                           000DAF  4562 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962 ==.
                           000DAF  4563 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963 ==.
                                   4564 ;	../SPL/src/stm8s_tim1.c: 951: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM);
                                   4565 ; genAnd
      00ADBE A4 7F            [ 1] 4566 	and	a, #0x7f
                                   4567 ; genPointerSet
      00ADC0 C7 52 52         [ 1] 4568 	ld	0x5252, a
                           000DB4  4569 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964 ==.
                                   4570 ; genLabel
      00ADC3                       4571 00104$:
                           000DB4  4572 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965 ==.
                                   4573 ;	../SPL/src/stm8s_tim1.c: 953: }
                                   4574 ; genEndFunction
                           000DB4  4575 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966 ==.
                           000DB4  4576 	XG$TIM1_SelectMasterSlaveMode$0$0 ==.
      00ADC3 81               [ 4] 4577 	ret
                           000DB5  4578 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967 ==.
                           000DB5  4579 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968 ==.
                                   4580 ;	../SPL/src/stm8s_tim1.c: 975: void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
                                   4581 ; genLabel
                                   4582 ;	-----------------------------------------
                                   4583 ;	 function TIM1_EncoderInterfaceConfig
                                   4584 ;	-----------------------------------------
                                   4585 ;	Register assignment is optimal.
                                   4586 ;	Stack space usage: 0 bytes.
      00ADC4                       4587 _TIM1_EncoderInterfaceConfig:
                           000DB5  4588 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969 ==.
                           000DB5  4589 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970 ==.
                                   4590 ;	../SPL/src/stm8s_tim1.c: 980: assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode));
                                   4591 ; genCmpEQorNE
      00ADC4 7B 03            [ 1] 4592 	ld	a, (0x03, sp)
      00ADC6 4A               [ 1] 4593 	dec	a
      00ADC7 26 03            [ 1] 4594 	jrne	00173$
      00ADC9 CC AD ED         [ 2] 4595 	jp	00110$
      00ADCC                       4596 00173$:
                           000DBD  4597 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971 ==.
                                   4598 ; skipping generated iCode
                                   4599 ; genCmpEQorNE
      00ADCC 7B 03            [ 1] 4600 	ld	a, (0x03, sp)
      00ADCE A1 02            [ 1] 4601 	cp	a, #0x02
      00ADD0 26 03            [ 1] 4602 	jrne	00176$
      00ADD2 CC AD ED         [ 2] 4603 	jp	00110$
      00ADD5                       4604 00176$:
                           000DC6  4605 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972 ==.
                                   4606 ; skipping generated iCode
                                   4607 ; genCmpEQorNE
      00ADD5 7B 03            [ 1] 4608 	ld	a, (0x03, sp)
      00ADD7 A1 03            [ 1] 4609 	cp	a, #0x03
      00ADD9 26 03            [ 1] 4610 	jrne	00179$
      00ADDB CC AD ED         [ 2] 4611 	jp	00110$
      00ADDE                       4612 00179$:
                           000DCF  4613 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973 ==.
                                   4614 ; skipping generated iCode
                                   4615 ; skipping iCode since result will be rematerialized
                                   4616 ; skipping iCode since result will be rematerialized
                                   4617 ; genIPush
      00ADDE 4B D4            [ 1] 4618 	push	#0xd4
                           000DD1  4619 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974 ==.
      00ADE0 4B 03            [ 1] 4620 	push	#0x03
                           000DD3  4621 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975 ==.
      00ADE2 5F               [ 1] 4622 	clrw	x
      00ADE3 89               [ 2] 4623 	pushw	x
                           000DD5  4624 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976 ==.
                                   4625 ; genIPush
      00ADE4 4B 1B            [ 1] 4626 	push	#<(___str_0+0)
                           000DD7  4627 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977 ==.
      00ADE6 4B 81            [ 1] 4628 	push	#((___str_0+0) >> 8)
                           000DD9  4629 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978 ==.
                                   4630 ; genCall
      00ADE8 CD 82 99         [ 4] 4631 	call	_assert_failed
      00ADEB 5B 06            [ 2] 4632 	addw	sp, #6
                           000DDE  4633 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979 ==.
                                   4634 ; genLabel
      00ADED                       4635 00110$:
                           000DDE  4636 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980 ==.
                                   4637 ;	../SPL/src/stm8s_tim1.c: 981: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity));
                                   4638 ; genIfx
      00ADED 0D 04            [ 1] 4639 	tnz	(0x04, sp)
      00ADEF 26 03            [ 1] 4640 	jrne	00181$
      00ADF1 CC AE 0B         [ 2] 4641 	jp	00118$
      00ADF4                       4642 00181$:
                                   4643 ; genCmpEQorNE
      00ADF4 7B 04            [ 1] 4644 	ld	a, (0x04, sp)
      00ADF6 4A               [ 1] 4645 	dec	a
      00ADF7 26 03            [ 1] 4646 	jrne	00183$
      00ADF9 CC AE 0B         [ 2] 4647 	jp	00118$
      00ADFC                       4648 00183$:
                           000DED  4649 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981 ==.
                                   4650 ; skipping generated iCode
                                   4651 ; skipping iCode since result will be rematerialized
                                   4652 ; skipping iCode since result will be rematerialized
                                   4653 ; genIPush
      00ADFC 4B D5            [ 1] 4654 	push	#0xd5
                           000DEF  4655 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982 ==.
      00ADFE 4B 03            [ 1] 4656 	push	#0x03
                           000DF1  4657 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983 ==.
      00AE00 5F               [ 1] 4658 	clrw	x
      00AE01 89               [ 2] 4659 	pushw	x
                           000DF3  4660 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984 ==.
                                   4661 ; genIPush
      00AE02 4B 1B            [ 1] 4662 	push	#<(___str_0+0)
                           000DF5  4663 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985 ==.
      00AE04 4B 81            [ 1] 4664 	push	#((___str_0+0) >> 8)
                           000DF7  4665 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986 ==.
                                   4666 ; genCall
      00AE06 CD 82 99         [ 4] 4667 	call	_assert_failed
      00AE09 5B 06            [ 2] 4668 	addw	sp, #6
                           000DFC  4669 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987 ==.
                                   4670 ; genLabel
      00AE0B                       4671 00118$:
                           000DFC  4672 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988 ==.
                                   4673 ;	../SPL/src/stm8s_tim1.c: 982: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity));
                                   4674 ; genIfx
      00AE0B 0D 05            [ 1] 4675 	tnz	(0x05, sp)
      00AE0D 26 03            [ 1] 4676 	jrne	00185$
      00AE0F CC AE 29         [ 2] 4677 	jp	00123$
      00AE12                       4678 00185$:
                                   4679 ; genCmpEQorNE
      00AE12 7B 05            [ 1] 4680 	ld	a, (0x05, sp)
      00AE14 4A               [ 1] 4681 	dec	a
      00AE15 26 03            [ 1] 4682 	jrne	00187$
      00AE17 CC AE 29         [ 2] 4683 	jp	00123$
      00AE1A                       4684 00187$:
                           000E0B  4685 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989 ==.
                                   4686 ; skipping generated iCode
                                   4687 ; skipping iCode since result will be rematerialized
                                   4688 ; skipping iCode since result will be rematerialized
                                   4689 ; genIPush
      00AE1A 4B D6            [ 1] 4690 	push	#0xd6
                           000E0D  4691 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990 ==.
      00AE1C 4B 03            [ 1] 4692 	push	#0x03
                           000E0F  4693 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991 ==.
      00AE1E 5F               [ 1] 4694 	clrw	x
      00AE1F 89               [ 2] 4695 	pushw	x
                           000E11  4696 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992 ==.
                                   4697 ; genIPush
      00AE20 4B 1B            [ 1] 4698 	push	#<(___str_0+0)
                           000E13  4699 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993 ==.
      00AE22 4B 81            [ 1] 4700 	push	#((___str_0+0) >> 8)
                           000E15  4701 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994 ==.
                                   4702 ; genCall
      00AE24 CD 82 99         [ 4] 4703 	call	_assert_failed
      00AE27 5B 06            [ 2] 4704 	addw	sp, #6
                           000E1A  4705 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995 ==.
                                   4706 ; genLabel
      00AE29                       4707 00123$:
                           000E1A  4708 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996 ==.
                                   4709 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4710 ; genPointerGet
      00AE29 C6 52 5C         [ 1] 4711 	ld	a, 0x525c
                           000E1D  4712 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997 ==.
                                   4713 ;	../SPL/src/stm8s_tim1.c: 985: if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
                                   4714 ; genIfx
      00AE2C 0D 04            [ 1] 4715 	tnz	(0x04, sp)
      00AE2E 26 03            [ 1] 4716 	jrne	00189$
      00AE30 CC AE 3B         [ 2] 4717 	jp	00102$
      00AE33                       4718 00189$:
                           000E24  4719 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998 ==.
                           000E24  4720 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999 ==.
                                   4721 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4722 ; genOr
      00AE33 AA 02            [ 1] 4723 	or	a, #0x02
                                   4724 ; genPointerSet
      00AE35 C7 52 5C         [ 1] 4725 	ld	0x525c, a
                           000E29  4726 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000 ==.
                                   4727 ; genGoto
      00AE38 CC AE 40         [ 2] 4728 	jp	00103$
                                   4729 ; genLabel
      00AE3B                       4730 00102$:
                           000E2C  4731 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001 ==.
                           000E2C  4732 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002 ==.
                                   4733 ;	../SPL/src/stm8s_tim1.c: 991: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   4734 ; genAnd
      00AE3B A4 FD            [ 1] 4735 	and	a, #0xfd
                                   4736 ; genPointerSet
      00AE3D C7 52 5C         [ 1] 4737 	ld	0x525c, a
                           000E31  4738 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003 ==.
                                   4739 ; genLabel
      00AE40                       4740 00103$:
                           000E31  4741 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004 ==.
                                   4742 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4743 ; genPointerGet
      00AE40 C6 52 5C         [ 1] 4744 	ld	a, 0x525c
                           000E34  4745 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005 ==.
                                   4746 ;	../SPL/src/stm8s_tim1.c: 994: if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
                                   4747 ; genIfx
      00AE43 0D 05            [ 1] 4748 	tnz	(0x05, sp)
      00AE45 26 03            [ 1] 4749 	jrne	00190$
      00AE47 CC AE 52         [ 2] 4750 	jp	00105$
      00AE4A                       4751 00190$:
                           000E3B  4752 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006 ==.
                           000E3B  4753 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007 ==.
                                   4754 ;	../SPL/src/stm8s_tim1.c: 996: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   4755 ; genOr
      00AE4A AA 20            [ 1] 4756 	or	a, #0x20
                                   4757 ; genPointerSet
      00AE4C C7 52 5C         [ 1] 4758 	ld	0x525c, a
                           000E40  4759 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008 ==.
                                   4760 ; genGoto
      00AE4F CC AE 57         [ 2] 4761 	jp	00106$
                                   4762 ; genLabel
      00AE52                       4763 00105$:
                           000E43  4764 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009 ==.
                           000E43  4765 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010 ==.
                                   4766 ;	../SPL/src/stm8s_tim1.c: 1000: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   4767 ; genAnd
      00AE52 A4 DF            [ 1] 4768 	and	a, #0xdf
                                   4769 ; genPointerSet
      00AE54 C7 52 5C         [ 1] 4770 	ld	0x525c, a
                           000E48  4771 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011 ==.
                                   4772 ; genLabel
      00AE57                       4773 00106$:
                           000E48  4774 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012 ==.
                                   4775 ;	../SPL/src/stm8s_tim1.c: 1003: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS))
                                   4776 ; genPointerGet
      00AE57 C6 52 52         [ 1] 4777 	ld	a, 0x5252
                                   4778 ; genAnd
      00AE5A A4 F0            [ 1] 4779 	and	a, #0xf0
                           000E4D  4780 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013 ==.
                                   4781 ;	../SPL/src/stm8s_tim1.c: 1004: | (uint8_t) TIM1_EncoderMode);
                                   4782 ; genOr
      00AE5C 1A 03            [ 1] 4783 	or	a, (0x03, sp)
                                   4784 ; genPointerSet
      00AE5E C7 52 52         [ 1] 4785 	ld	0x5252, a
                           000E52  4786 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014 ==.
                                   4787 ;	../SPL/src/stm8s_tim1.c: 1007: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) 
                                   4788 ; genPointerGet
      00AE61 C6 52 58         [ 1] 4789 	ld	a, 0x5258
                                   4790 ; genAnd
      00AE64 A4 FC            [ 1] 4791 	and	a, #0xfc
                                   4792 ; genOr
      00AE66 AA 01            [ 1] 4793 	or	a, #0x01
                                   4794 ; genPointerSet
      00AE68 C7 52 58         [ 1] 4795 	ld	0x5258, a
                           000E5C  4796 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015 ==.
                                   4797 ;	../SPL/src/stm8s_tim1.c: 1009: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS))
                                   4798 ; genPointerGet
      00AE6B C6 52 59         [ 1] 4799 	ld	a, 0x5259
                                   4800 ; genAnd
      00AE6E A4 FC            [ 1] 4801 	and	a, #0xfc
                                   4802 ; genOr
      00AE70 AA 01            [ 1] 4803 	or	a, #0x01
                                   4804 ; genPointerSet
      00AE72 C7 52 59         [ 1] 4805 	ld	0x5259, a
                                   4806 ; genLabel
      00AE75                       4807 00107$:
                           000E66  4808 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016 ==.
                                   4809 ;	../SPL/src/stm8s_tim1.c: 1011: }
                                   4810 ; genEndFunction
                           000E66  4811 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017 ==.
                           000E66  4812 	XG$TIM1_EncoderInterfaceConfig$0$0 ==.
      00AE75 81               [ 4] 4813 	ret
                           000E67  4814 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018 ==.
                           000E67  4815 	Sstm8s_tim1$TIM1_PrescalerConfig$1019 ==.
                                   4816 ;	../SPL/src/stm8s_tim1.c: 1023: void TIM1_PrescalerConfig(uint16_t Prescaler,
                                   4817 ; genLabel
                                   4818 ;	-----------------------------------------
                                   4819 ;	 function TIM1_PrescalerConfig
                                   4820 ;	-----------------------------------------
                                   4821 ;	Register assignment is optimal.
                                   4822 ;	Stack space usage: 0 bytes.
      00AE76                       4823 _TIM1_PrescalerConfig:
                           000E67  4824 	Sstm8s_tim1$TIM1_PrescalerConfig$1020 ==.
                           000E67  4825 	Sstm8s_tim1$TIM1_PrescalerConfig$1021 ==.
                                   4826 ;	../SPL/src/stm8s_tim1.c: 1027: assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode));
                                   4827 ; genIfx
      00AE76 0D 05            [ 1] 4828 	tnz	(0x05, sp)
      00AE78 26 03            [ 1] 4829 	jrne	00118$
      00AE7A CC AE 94         [ 2] 4830 	jp	00104$
      00AE7D                       4831 00118$:
                                   4832 ; genCmpEQorNE
      00AE7D 7B 05            [ 1] 4833 	ld	a, (0x05, sp)
      00AE7F 4A               [ 1] 4834 	dec	a
      00AE80 26 03            [ 1] 4835 	jrne	00120$
      00AE82 CC AE 94         [ 2] 4836 	jp	00104$
      00AE85                       4837 00120$:
                           000E76  4838 	Sstm8s_tim1$TIM1_PrescalerConfig$1022 ==.
                                   4839 ; skipping generated iCode
                                   4840 ; skipping iCode since result will be rematerialized
                                   4841 ; skipping iCode since result will be rematerialized
                                   4842 ; genIPush
      00AE85 4B 03            [ 1] 4843 	push	#0x03
                           000E78  4844 	Sstm8s_tim1$TIM1_PrescalerConfig$1023 ==.
      00AE87 4B 04            [ 1] 4845 	push	#0x04
                           000E7A  4846 	Sstm8s_tim1$TIM1_PrescalerConfig$1024 ==.
      00AE89 5F               [ 1] 4847 	clrw	x
      00AE8A 89               [ 2] 4848 	pushw	x
                           000E7C  4849 	Sstm8s_tim1$TIM1_PrescalerConfig$1025 ==.
                                   4850 ; genIPush
      00AE8B 4B 1B            [ 1] 4851 	push	#<(___str_0+0)
                           000E7E  4852 	Sstm8s_tim1$TIM1_PrescalerConfig$1026 ==.
      00AE8D 4B 81            [ 1] 4853 	push	#((___str_0+0) >> 8)
                           000E80  4854 	Sstm8s_tim1$TIM1_PrescalerConfig$1027 ==.
                                   4855 ; genCall
      00AE8F CD 82 99         [ 4] 4856 	call	_assert_failed
      00AE92 5B 06            [ 2] 4857 	addw	sp, #6
                           000E85  4858 	Sstm8s_tim1$TIM1_PrescalerConfig$1028 ==.
                                   4859 ; genLabel
      00AE94                       4860 00104$:
                           000E85  4861 	Sstm8s_tim1$TIM1_PrescalerConfig$1029 ==.
                                   4862 ;	../SPL/src/stm8s_tim1.c: 1030: TIM1->PSCRH = (uint8_t)(Prescaler >> 8);
                                   4863 ; genRightShiftLiteral
      00AE94 7B 03            [ 1] 4864 	ld	a, (0x03, sp)
      00AE96 5F               [ 1] 4865 	clrw	x
                                   4866 ; genCast
                                   4867 ; genAssign
                                   4868 ; genPointerSet
      00AE97 C7 52 60         [ 1] 4869 	ld	0x5260, a
                           000E8B  4870 	Sstm8s_tim1$TIM1_PrescalerConfig$1030 ==.
                                   4871 ;	../SPL/src/stm8s_tim1.c: 1031: TIM1->PSCRL = (uint8_t)(Prescaler);
                                   4872 ; genCast
                                   4873 ; genAssign
      00AE9A 7B 04            [ 1] 4874 	ld	a, (0x04, sp)
                                   4875 ; genPointerSet
      00AE9C C7 52 61         [ 1] 4876 	ld	0x5261, a
                           000E90  4877 	Sstm8s_tim1$TIM1_PrescalerConfig$1031 ==.
                                   4878 ;	../SPL/src/stm8s_tim1.c: 1034: TIM1->EGR = (uint8_t)TIM1_PSCReloadMode;
                                   4879 ; genPointerSet
      00AE9F AE 52 57         [ 2] 4880 	ldw	x, #0x5257
      00AEA2 7B 05            [ 1] 4881 	ld	a, (0x05, sp)
      00AEA4 F7               [ 1] 4882 	ld	(x), a
                                   4883 ; genLabel
      00AEA5                       4884 00101$:
                           000E96  4885 	Sstm8s_tim1$TIM1_PrescalerConfig$1032 ==.
                                   4886 ;	../SPL/src/stm8s_tim1.c: 1035: }
                                   4887 ; genEndFunction
                           000E96  4888 	Sstm8s_tim1$TIM1_PrescalerConfig$1033 ==.
                           000E96  4889 	XG$TIM1_PrescalerConfig$0$0 ==.
      00AEA5 81               [ 4] 4890 	ret
                           000E97  4891 	Sstm8s_tim1$TIM1_PrescalerConfig$1034 ==.
                           000E97  4892 	Sstm8s_tim1$TIM1_CounterModeConfig$1035 ==.
                                   4893 ;	../SPL/src/stm8s_tim1.c: 1048: void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
                                   4894 ; genLabel
                                   4895 ;	-----------------------------------------
                                   4896 ;	 function TIM1_CounterModeConfig
                                   4897 ;	-----------------------------------------
                                   4898 ;	Register assignment is optimal.
                                   4899 ;	Stack space usage: 0 bytes.
      00AEA6                       4900 _TIM1_CounterModeConfig:
                           000E97  4901 	Sstm8s_tim1$TIM1_CounterModeConfig$1036 ==.
                           000E97  4902 	Sstm8s_tim1$TIM1_CounterModeConfig$1037 ==.
                                   4903 ;	../SPL/src/stm8s_tim1.c: 1051: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                   4904 ; genIfx
      00AEA6 0D 03            [ 1] 4905 	tnz	(0x03, sp)
      00AEA8 26 03            [ 1] 4906 	jrne	00142$
      00AEAA CC AE E0         [ 2] 4907 	jp	00104$
      00AEAD                       4908 00142$:
                                   4909 ; genCmpEQorNE
      00AEAD 7B 03            [ 1] 4910 	ld	a, (0x03, sp)
      00AEAF A1 10            [ 1] 4911 	cp	a, #0x10
      00AEB1 26 03            [ 1] 4912 	jrne	00144$
      00AEB3 CC AE E0         [ 2] 4913 	jp	00104$
      00AEB6                       4914 00144$:
                           000EA7  4915 	Sstm8s_tim1$TIM1_CounterModeConfig$1038 ==.
                                   4916 ; skipping generated iCode
                                   4917 ; genCmpEQorNE
      00AEB6 7B 03            [ 1] 4918 	ld	a, (0x03, sp)
      00AEB8 A1 20            [ 1] 4919 	cp	a, #0x20
      00AEBA 26 03            [ 1] 4920 	jrne	00147$
      00AEBC CC AE E0         [ 2] 4921 	jp	00104$
      00AEBF                       4922 00147$:
                           000EB0  4923 	Sstm8s_tim1$TIM1_CounterModeConfig$1039 ==.
                                   4924 ; skipping generated iCode
                                   4925 ; genCmpEQorNE
      00AEBF 7B 03            [ 1] 4926 	ld	a, (0x03, sp)
      00AEC1 A1 40            [ 1] 4927 	cp	a, #0x40
      00AEC3 26 03            [ 1] 4928 	jrne	00150$
      00AEC5 CC AE E0         [ 2] 4929 	jp	00104$
      00AEC8                       4930 00150$:
                           000EB9  4931 	Sstm8s_tim1$TIM1_CounterModeConfig$1040 ==.
                                   4932 ; skipping generated iCode
                                   4933 ; genCmpEQorNE
      00AEC8 7B 03            [ 1] 4934 	ld	a, (0x03, sp)
      00AECA A1 60            [ 1] 4935 	cp	a, #0x60
      00AECC 26 03            [ 1] 4936 	jrne	00153$
      00AECE CC AE E0         [ 2] 4937 	jp	00104$
      00AED1                       4938 00153$:
                           000EC2  4939 	Sstm8s_tim1$TIM1_CounterModeConfig$1041 ==.
                                   4940 ; skipping generated iCode
                                   4941 ; skipping iCode since result will be rematerialized
                                   4942 ; skipping iCode since result will be rematerialized
                                   4943 ; genIPush
      00AED1 4B 1B            [ 1] 4944 	push	#0x1b
                           000EC4  4945 	Sstm8s_tim1$TIM1_CounterModeConfig$1042 ==.
      00AED3 4B 04            [ 1] 4946 	push	#0x04
                           000EC6  4947 	Sstm8s_tim1$TIM1_CounterModeConfig$1043 ==.
      00AED5 5F               [ 1] 4948 	clrw	x
      00AED6 89               [ 2] 4949 	pushw	x
                           000EC8  4950 	Sstm8s_tim1$TIM1_CounterModeConfig$1044 ==.
                                   4951 ; genIPush
      00AED7 4B 1B            [ 1] 4952 	push	#<(___str_0+0)
                           000ECA  4953 	Sstm8s_tim1$TIM1_CounterModeConfig$1045 ==.
      00AED9 4B 81            [ 1] 4954 	push	#((___str_0+0) >> 8)
                           000ECC  4955 	Sstm8s_tim1$TIM1_CounterModeConfig$1046 ==.
                                   4956 ; genCall
      00AEDB CD 82 99         [ 4] 4957 	call	_assert_failed
      00AEDE 5B 06            [ 2] 4958 	addw	sp, #6
                           000ED1  4959 	Sstm8s_tim1$TIM1_CounterModeConfig$1047 ==.
                                   4960 ; genLabel
      00AEE0                       4961 00104$:
                           000ED1  4962 	Sstm8s_tim1$TIM1_CounterModeConfig$1048 ==.
                                   4963 ;	../SPL/src/stm8s_tim1.c: 1055: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR)))
                                   4964 ; genPointerGet
      00AEE0 C6 52 50         [ 1] 4965 	ld	a, 0x5250
                                   4966 ; genAnd
      00AEE3 A4 8F            [ 1] 4967 	and	a, #0x8f
                           000ED6  4968 	Sstm8s_tim1$TIM1_CounterModeConfig$1049 ==.
                                   4969 ;	../SPL/src/stm8s_tim1.c: 1056: | (uint8_t)TIM1_CounterMode);
                                   4970 ; genOr
      00AEE5 1A 03            [ 1] 4971 	or	a, (0x03, sp)
                                   4972 ; genPointerSet
      00AEE7 C7 52 50         [ 1] 4973 	ld	0x5250, a
                                   4974 ; genLabel
      00AEEA                       4975 00101$:
                           000EDB  4976 	Sstm8s_tim1$TIM1_CounterModeConfig$1050 ==.
                                   4977 ;	../SPL/src/stm8s_tim1.c: 1057: }
                                   4978 ; genEndFunction
                           000EDB  4979 	Sstm8s_tim1$TIM1_CounterModeConfig$1051 ==.
                           000EDB  4980 	XG$TIM1_CounterModeConfig$0$0 ==.
      00AEEA 81               [ 4] 4981 	ret
                           000EDC  4982 	Sstm8s_tim1$TIM1_CounterModeConfig$1052 ==.
                           000EDC  4983 	Sstm8s_tim1$TIM1_ForcedOC1Config$1053 ==.
                                   4984 ;	../SPL/src/stm8s_tim1.c: 1067: void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   4985 ; genLabel
                                   4986 ;	-----------------------------------------
                                   4987 ;	 function TIM1_ForcedOC1Config
                                   4988 ;	-----------------------------------------
                                   4989 ;	Register assignment is optimal.
                                   4990 ;	Stack space usage: 0 bytes.
      00AEEB                       4991 _TIM1_ForcedOC1Config:
                           000EDC  4992 	Sstm8s_tim1$TIM1_ForcedOC1Config$1054 ==.
                           000EDC  4993 	Sstm8s_tim1$TIM1_ForcedOC1Config$1055 ==.
                                   4994 ;	../SPL/src/stm8s_tim1.c: 1070: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   4995 ; genCmpEQorNE
      00AEEB 7B 03            [ 1] 4996 	ld	a, (0x03, sp)
      00AEED A1 50            [ 1] 4997 	cp	a, #0x50
      00AEEF 26 03            [ 1] 4998 	jrne	00119$
      00AEF1 CC AF 0C         [ 2] 4999 	jp	00104$
      00AEF4                       5000 00119$:
                           000EE5  5001 	Sstm8s_tim1$TIM1_ForcedOC1Config$1056 ==.
                                   5002 ; skipping generated iCode
                                   5003 ; genCmpEQorNE
      00AEF4 7B 03            [ 1] 5004 	ld	a, (0x03, sp)
      00AEF6 A1 40            [ 1] 5005 	cp	a, #0x40
      00AEF8 26 03            [ 1] 5006 	jrne	00122$
      00AEFA CC AF 0C         [ 2] 5007 	jp	00104$
      00AEFD                       5008 00122$:
                           000EEE  5009 	Sstm8s_tim1$TIM1_ForcedOC1Config$1057 ==.
                                   5010 ; skipping generated iCode
                                   5011 ; skipping iCode since result will be rematerialized
                                   5012 ; skipping iCode since result will be rematerialized
                                   5013 ; genIPush
      00AEFD 4B 2E            [ 1] 5014 	push	#0x2e
                           000EF0  5015 	Sstm8s_tim1$TIM1_ForcedOC1Config$1058 ==.
      00AEFF 4B 04            [ 1] 5016 	push	#0x04
                           000EF2  5017 	Sstm8s_tim1$TIM1_ForcedOC1Config$1059 ==.
      00AF01 5F               [ 1] 5018 	clrw	x
      00AF02 89               [ 2] 5019 	pushw	x
                           000EF4  5020 	Sstm8s_tim1$TIM1_ForcedOC1Config$1060 ==.
                                   5021 ; genIPush
      00AF03 4B 1B            [ 1] 5022 	push	#<(___str_0+0)
                           000EF6  5023 	Sstm8s_tim1$TIM1_ForcedOC1Config$1061 ==.
      00AF05 4B 81            [ 1] 5024 	push	#((___str_0+0) >> 8)
                           000EF8  5025 	Sstm8s_tim1$TIM1_ForcedOC1Config$1062 ==.
                                   5026 ; genCall
      00AF07 CD 82 99         [ 4] 5027 	call	_assert_failed
      00AF0A 5B 06            [ 2] 5028 	addw	sp, #6
                           000EFD  5029 	Sstm8s_tim1$TIM1_ForcedOC1Config$1063 ==.
                                   5030 ; genLabel
      00AF0C                       5031 00104$:
                           000EFD  5032 	Sstm8s_tim1$TIM1_ForcedOC1Config$1064 ==.
                                   5033 ;	../SPL/src/stm8s_tim1.c: 1073: TIM1->CCMR1 =  (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))|
                                   5034 ; genPointerGet
      00AF0C C6 52 58         [ 1] 5035 	ld	a, 0x5258
                                   5036 ; genAnd
      00AF0F A4 8F            [ 1] 5037 	and	a, #0x8f
                           000F02  5038 	Sstm8s_tim1$TIM1_ForcedOC1Config$1065 ==.
                                   5039 ;	../SPL/src/stm8s_tim1.c: 1074: (uint8_t)TIM1_ForcedAction);
                                   5040 ; genOr
      00AF11 1A 03            [ 1] 5041 	or	a, (0x03, sp)
                                   5042 ; genPointerSet
      00AF13 C7 52 58         [ 1] 5043 	ld	0x5258, a
                                   5044 ; genLabel
      00AF16                       5045 00101$:
                           000F07  5046 	Sstm8s_tim1$TIM1_ForcedOC1Config$1066 ==.
                                   5047 ;	../SPL/src/stm8s_tim1.c: 1075: }
                                   5048 ; genEndFunction
                           000F07  5049 	Sstm8s_tim1$TIM1_ForcedOC1Config$1067 ==.
                           000F07  5050 	XG$TIM1_ForcedOC1Config$0$0 ==.
      00AF16 81               [ 4] 5051 	ret
                           000F08  5052 	Sstm8s_tim1$TIM1_ForcedOC1Config$1068 ==.
                           000F08  5053 	Sstm8s_tim1$TIM1_ForcedOC2Config$1069 ==.
                                   5054 ;	../SPL/src/stm8s_tim1.c: 1085: void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5055 ; genLabel
                                   5056 ;	-----------------------------------------
                                   5057 ;	 function TIM1_ForcedOC2Config
                                   5058 ;	-----------------------------------------
                                   5059 ;	Register assignment is optimal.
                                   5060 ;	Stack space usage: 0 bytes.
      00AF17                       5061 _TIM1_ForcedOC2Config:
                           000F08  5062 	Sstm8s_tim1$TIM1_ForcedOC2Config$1070 ==.
                           000F08  5063 	Sstm8s_tim1$TIM1_ForcedOC2Config$1071 ==.
                                   5064 ;	../SPL/src/stm8s_tim1.c: 1088: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5065 ; genCmpEQorNE
      00AF17 7B 03            [ 1] 5066 	ld	a, (0x03, sp)
      00AF19 A1 50            [ 1] 5067 	cp	a, #0x50
      00AF1B 26 03            [ 1] 5068 	jrne	00119$
      00AF1D CC AF 38         [ 2] 5069 	jp	00104$
      00AF20                       5070 00119$:
                           000F11  5071 	Sstm8s_tim1$TIM1_ForcedOC2Config$1072 ==.
                                   5072 ; skipping generated iCode
                                   5073 ; genCmpEQorNE
      00AF20 7B 03            [ 1] 5074 	ld	a, (0x03, sp)
      00AF22 A1 40            [ 1] 5075 	cp	a, #0x40
      00AF24 26 03            [ 1] 5076 	jrne	00122$
      00AF26 CC AF 38         [ 2] 5077 	jp	00104$
      00AF29                       5078 00122$:
                           000F1A  5079 	Sstm8s_tim1$TIM1_ForcedOC2Config$1073 ==.
                                   5080 ; skipping generated iCode
                                   5081 ; skipping iCode since result will be rematerialized
                                   5082 ; skipping iCode since result will be rematerialized
                                   5083 ; genIPush
      00AF29 4B 40            [ 1] 5084 	push	#0x40
                           000F1C  5085 	Sstm8s_tim1$TIM1_ForcedOC2Config$1074 ==.
      00AF2B 4B 04            [ 1] 5086 	push	#0x04
                           000F1E  5087 	Sstm8s_tim1$TIM1_ForcedOC2Config$1075 ==.
      00AF2D 5F               [ 1] 5088 	clrw	x
      00AF2E 89               [ 2] 5089 	pushw	x
                           000F20  5090 	Sstm8s_tim1$TIM1_ForcedOC2Config$1076 ==.
                                   5091 ; genIPush
      00AF2F 4B 1B            [ 1] 5092 	push	#<(___str_0+0)
                           000F22  5093 	Sstm8s_tim1$TIM1_ForcedOC2Config$1077 ==.
      00AF31 4B 81            [ 1] 5094 	push	#((___str_0+0) >> 8)
                           000F24  5095 	Sstm8s_tim1$TIM1_ForcedOC2Config$1078 ==.
                                   5096 ; genCall
      00AF33 CD 82 99         [ 4] 5097 	call	_assert_failed
      00AF36 5B 06            [ 2] 5098 	addw	sp, #6
                           000F29  5099 	Sstm8s_tim1$TIM1_ForcedOC2Config$1079 ==.
                                   5100 ; genLabel
      00AF38                       5101 00104$:
                           000F29  5102 	Sstm8s_tim1$TIM1_ForcedOC2Config$1080 ==.
                                   5103 ;	../SPL/src/stm8s_tim1.c: 1091: TIM1->CCMR2  =  (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   5104 ; genPointerGet
      00AF38 C6 52 59         [ 1] 5105 	ld	a, 0x5259
                                   5106 ; genAnd
      00AF3B A4 8F            [ 1] 5107 	and	a, #0x8f
                           000F2E  5108 	Sstm8s_tim1$TIM1_ForcedOC2Config$1081 ==.
                                   5109 ;	../SPL/src/stm8s_tim1.c: 1092: | (uint8_t)TIM1_ForcedAction);
                                   5110 ; genOr
      00AF3D 1A 03            [ 1] 5111 	or	a, (0x03, sp)
                                   5112 ; genPointerSet
      00AF3F C7 52 59         [ 1] 5113 	ld	0x5259, a
                                   5114 ; genLabel
      00AF42                       5115 00101$:
                           000F33  5116 	Sstm8s_tim1$TIM1_ForcedOC2Config$1082 ==.
                                   5117 ;	../SPL/src/stm8s_tim1.c: 1093: }
                                   5118 ; genEndFunction
                           000F33  5119 	Sstm8s_tim1$TIM1_ForcedOC2Config$1083 ==.
                           000F33  5120 	XG$TIM1_ForcedOC2Config$0$0 ==.
      00AF42 81               [ 4] 5121 	ret
                           000F34  5122 	Sstm8s_tim1$TIM1_ForcedOC2Config$1084 ==.
                           000F34  5123 	Sstm8s_tim1$TIM1_ForcedOC3Config$1085 ==.
                                   5124 ;	../SPL/src/stm8s_tim1.c: 1104: void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5125 ; genLabel
                                   5126 ;	-----------------------------------------
                                   5127 ;	 function TIM1_ForcedOC3Config
                                   5128 ;	-----------------------------------------
                                   5129 ;	Register assignment is optimal.
                                   5130 ;	Stack space usage: 0 bytes.
      00AF43                       5131 _TIM1_ForcedOC3Config:
                           000F34  5132 	Sstm8s_tim1$TIM1_ForcedOC3Config$1086 ==.
                           000F34  5133 	Sstm8s_tim1$TIM1_ForcedOC3Config$1087 ==.
                                   5134 ;	../SPL/src/stm8s_tim1.c: 1107: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5135 ; genCmpEQorNE
      00AF43 7B 03            [ 1] 5136 	ld	a, (0x03, sp)
      00AF45 A1 50            [ 1] 5137 	cp	a, #0x50
      00AF47 26 03            [ 1] 5138 	jrne	00119$
      00AF49 CC AF 64         [ 2] 5139 	jp	00104$
      00AF4C                       5140 00119$:
                           000F3D  5141 	Sstm8s_tim1$TIM1_ForcedOC3Config$1088 ==.
                                   5142 ; skipping generated iCode
                                   5143 ; genCmpEQorNE
      00AF4C 7B 03            [ 1] 5144 	ld	a, (0x03, sp)
      00AF4E A1 40            [ 1] 5145 	cp	a, #0x40
      00AF50 26 03            [ 1] 5146 	jrne	00122$
      00AF52 CC AF 64         [ 2] 5147 	jp	00104$
      00AF55                       5148 00122$:
                           000F46  5149 	Sstm8s_tim1$TIM1_ForcedOC3Config$1089 ==.
                                   5150 ; skipping generated iCode
                                   5151 ; skipping iCode since result will be rematerialized
                                   5152 ; skipping iCode since result will be rematerialized
                                   5153 ; genIPush
      00AF55 4B 53            [ 1] 5154 	push	#0x53
                           000F48  5155 	Sstm8s_tim1$TIM1_ForcedOC3Config$1090 ==.
      00AF57 4B 04            [ 1] 5156 	push	#0x04
                           000F4A  5157 	Sstm8s_tim1$TIM1_ForcedOC3Config$1091 ==.
      00AF59 5F               [ 1] 5158 	clrw	x
      00AF5A 89               [ 2] 5159 	pushw	x
                           000F4C  5160 	Sstm8s_tim1$TIM1_ForcedOC3Config$1092 ==.
                                   5161 ; genIPush
      00AF5B 4B 1B            [ 1] 5162 	push	#<(___str_0+0)
                           000F4E  5163 	Sstm8s_tim1$TIM1_ForcedOC3Config$1093 ==.
      00AF5D 4B 81            [ 1] 5164 	push	#((___str_0+0) >> 8)
                           000F50  5165 	Sstm8s_tim1$TIM1_ForcedOC3Config$1094 ==.
                                   5166 ; genCall
      00AF5F CD 82 99         [ 4] 5167 	call	_assert_failed
      00AF62 5B 06            [ 2] 5168 	addw	sp, #6
                           000F55  5169 	Sstm8s_tim1$TIM1_ForcedOC3Config$1095 ==.
                                   5170 ; genLabel
      00AF64                       5171 00104$:
                           000F55  5172 	Sstm8s_tim1$TIM1_ForcedOC3Config$1096 ==.
                                   5173 ;	../SPL/src/stm8s_tim1.c: 1110: TIM1->CCMR3  =  (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM))  
                                   5174 ; genPointerGet
      00AF64 C6 52 5A         [ 1] 5175 	ld	a, 0x525a
                                   5176 ; genAnd
      00AF67 A4 8F            [ 1] 5177 	and	a, #0x8f
                           000F5A  5178 	Sstm8s_tim1$TIM1_ForcedOC3Config$1097 ==.
                                   5179 ;	../SPL/src/stm8s_tim1.c: 1111: | (uint8_t)TIM1_ForcedAction);
                                   5180 ; genOr
      00AF69 1A 03            [ 1] 5181 	or	a, (0x03, sp)
                                   5182 ; genPointerSet
      00AF6B C7 52 5A         [ 1] 5183 	ld	0x525a, a
                                   5184 ; genLabel
      00AF6E                       5185 00101$:
                           000F5F  5186 	Sstm8s_tim1$TIM1_ForcedOC3Config$1098 ==.
                                   5187 ;	../SPL/src/stm8s_tim1.c: 1112: }
                                   5188 ; genEndFunction
                           000F5F  5189 	Sstm8s_tim1$TIM1_ForcedOC3Config$1099 ==.
                           000F5F  5190 	XG$TIM1_ForcedOC3Config$0$0 ==.
      00AF6E 81               [ 4] 5191 	ret
                           000F60  5192 	Sstm8s_tim1$TIM1_ForcedOC3Config$1100 ==.
                           000F60  5193 	Sstm8s_tim1$TIM1_ForcedOC4Config$1101 ==.
                                   5194 ;	../SPL/src/stm8s_tim1.c: 1123: void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5195 ; genLabel
                                   5196 ;	-----------------------------------------
                                   5197 ;	 function TIM1_ForcedOC4Config
                                   5198 ;	-----------------------------------------
                                   5199 ;	Register assignment is optimal.
                                   5200 ;	Stack space usage: 0 bytes.
      00AF6F                       5201 _TIM1_ForcedOC4Config:
                           000F60  5202 	Sstm8s_tim1$TIM1_ForcedOC4Config$1102 ==.
                           000F60  5203 	Sstm8s_tim1$TIM1_ForcedOC4Config$1103 ==.
                                   5204 ;	../SPL/src/stm8s_tim1.c: 1126: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5205 ; genCmpEQorNE
      00AF6F 7B 03            [ 1] 5206 	ld	a, (0x03, sp)
      00AF71 A1 50            [ 1] 5207 	cp	a, #0x50
      00AF73 26 03            [ 1] 5208 	jrne	00119$
      00AF75 CC AF 90         [ 2] 5209 	jp	00104$
      00AF78                       5210 00119$:
                           000F69  5211 	Sstm8s_tim1$TIM1_ForcedOC4Config$1104 ==.
                                   5212 ; skipping generated iCode
                                   5213 ; genCmpEQorNE
      00AF78 7B 03            [ 1] 5214 	ld	a, (0x03, sp)
      00AF7A A1 40            [ 1] 5215 	cp	a, #0x40
      00AF7C 26 03            [ 1] 5216 	jrne	00122$
      00AF7E CC AF 90         [ 2] 5217 	jp	00104$
      00AF81                       5218 00122$:
                           000F72  5219 	Sstm8s_tim1$TIM1_ForcedOC4Config$1105 ==.
                                   5220 ; skipping generated iCode
                                   5221 ; skipping iCode since result will be rematerialized
                                   5222 ; skipping iCode since result will be rematerialized
                                   5223 ; genIPush
      00AF81 4B 66            [ 1] 5224 	push	#0x66
                           000F74  5225 	Sstm8s_tim1$TIM1_ForcedOC4Config$1106 ==.
      00AF83 4B 04            [ 1] 5226 	push	#0x04
                           000F76  5227 	Sstm8s_tim1$TIM1_ForcedOC4Config$1107 ==.
      00AF85 5F               [ 1] 5228 	clrw	x
      00AF86 89               [ 2] 5229 	pushw	x
                           000F78  5230 	Sstm8s_tim1$TIM1_ForcedOC4Config$1108 ==.
                                   5231 ; genIPush
      00AF87 4B 1B            [ 1] 5232 	push	#<(___str_0+0)
                           000F7A  5233 	Sstm8s_tim1$TIM1_ForcedOC4Config$1109 ==.
      00AF89 4B 81            [ 1] 5234 	push	#((___str_0+0) >> 8)
                           000F7C  5235 	Sstm8s_tim1$TIM1_ForcedOC4Config$1110 ==.
                                   5236 ; genCall
      00AF8B CD 82 99         [ 4] 5237 	call	_assert_failed
      00AF8E 5B 06            [ 2] 5238 	addw	sp, #6
                           000F81  5239 	Sstm8s_tim1$TIM1_ForcedOC4Config$1111 ==.
                                   5240 ; genLabel
      00AF90                       5241 00104$:
                           000F81  5242 	Sstm8s_tim1$TIM1_ForcedOC4Config$1112 ==.
                                   5243 ;	../SPL/src/stm8s_tim1.c: 1129: TIM1->CCMR4  =  (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   5244 ; genPointerGet
      00AF90 C6 52 5B         [ 1] 5245 	ld	a, 0x525b
                                   5246 ; genAnd
      00AF93 A4 8F            [ 1] 5247 	and	a, #0x8f
                           000F86  5248 	Sstm8s_tim1$TIM1_ForcedOC4Config$1113 ==.
                                   5249 ;	../SPL/src/stm8s_tim1.c: 1130: | (uint8_t)TIM1_ForcedAction);
                                   5250 ; genOr
      00AF95 1A 03            [ 1] 5251 	or	a, (0x03, sp)
                                   5252 ; genPointerSet
      00AF97 C7 52 5B         [ 1] 5253 	ld	0x525b, a
                                   5254 ; genLabel
      00AF9A                       5255 00101$:
                           000F8B  5256 	Sstm8s_tim1$TIM1_ForcedOC4Config$1114 ==.
                                   5257 ;	../SPL/src/stm8s_tim1.c: 1131: }
                                   5258 ; genEndFunction
                           000F8B  5259 	Sstm8s_tim1$TIM1_ForcedOC4Config$1115 ==.
                           000F8B  5260 	XG$TIM1_ForcedOC4Config$0$0 ==.
      00AF9A 81               [ 4] 5261 	ret
                           000F8C  5262 	Sstm8s_tim1$TIM1_ForcedOC4Config$1116 ==.
                           000F8C  5263 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1117 ==.
                                   5264 ;	../SPL/src/stm8s_tim1.c: 1139: void TIM1_ARRPreloadConfig(FunctionalState NewState)
                                   5265 ; genLabel
                                   5266 ;	-----------------------------------------
                                   5267 ;	 function TIM1_ARRPreloadConfig
                                   5268 ;	-----------------------------------------
                                   5269 ;	Register assignment is optimal.
                                   5270 ;	Stack space usage: 0 bytes.
      00AF9B                       5271 _TIM1_ARRPreloadConfig:
                           000F8C  5272 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1118 ==.
                           000F8C  5273 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119 ==.
                                   5274 ;	../SPL/src/stm8s_tim1.c: 1142: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5275 ; genIfx
      00AF9B 0D 03            [ 1] 5276 	tnz	(0x03, sp)
      00AF9D 26 03            [ 1] 5277 	jrne	00126$
      00AF9F CC AF B9         [ 2] 5278 	jp	00107$
      00AFA2                       5279 00126$:
                                   5280 ; genCmpEQorNE
      00AFA2 7B 03            [ 1] 5281 	ld	a, (0x03, sp)
      00AFA4 4A               [ 1] 5282 	dec	a
      00AFA5 26 03            [ 1] 5283 	jrne	00128$
      00AFA7 CC AF B9         [ 2] 5284 	jp	00107$
      00AFAA                       5285 00128$:
                           000F9B  5286 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1120 ==.
                                   5287 ; skipping generated iCode
                                   5288 ; skipping iCode since result will be rematerialized
                                   5289 ; skipping iCode since result will be rematerialized
                                   5290 ; genIPush
      00AFAA 4B 76            [ 1] 5291 	push	#0x76
                           000F9D  5292 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1121 ==.
      00AFAC 4B 04            [ 1] 5293 	push	#0x04
                           000F9F  5294 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1122 ==.
      00AFAE 5F               [ 1] 5295 	clrw	x
      00AFAF 89               [ 2] 5296 	pushw	x
                           000FA1  5297 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1123 ==.
                                   5298 ; genIPush
      00AFB0 4B 1B            [ 1] 5299 	push	#<(___str_0+0)
                           000FA3  5300 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1124 ==.
      00AFB2 4B 81            [ 1] 5301 	push	#((___str_0+0) >> 8)
                           000FA5  5302 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1125 ==.
                                   5303 ; genCall
      00AFB4 CD 82 99         [ 4] 5304 	call	_assert_failed
      00AFB7 5B 06            [ 2] 5305 	addw	sp, #6
                           000FAA  5306 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1126 ==.
                                   5307 ; genLabel
      00AFB9                       5308 00107$:
                           000FAA  5309 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127 ==.
                                   5310 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5311 ; genPointerGet
      00AFB9 C6 52 50         [ 1] 5312 	ld	a, 0x5250
                           000FAD  5313 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128 ==.
                                   5314 ;	../SPL/src/stm8s_tim1.c: 1145: if (NewState != DISABLE)
                                   5315 ; genIfx
      00AFBC 0D 03            [ 1] 5316 	tnz	(0x03, sp)
      00AFBE 26 03            [ 1] 5317 	jrne	00130$
      00AFC0 CC AF CB         [ 2] 5318 	jp	00102$
      00AFC3                       5319 00130$:
                           000FB4  5320 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1129 ==.
                           000FB4  5321 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130 ==.
                                   5322 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5323 ; genOr
      00AFC3 AA 80            [ 1] 5324 	or	a, #0x80
                                   5325 ; genPointerSet
      00AFC5 C7 52 50         [ 1] 5326 	ld	0x5250, a
                           000FB9  5327 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1131 ==.
                                   5328 ; genGoto
      00AFC8 CC AF D0         [ 2] 5329 	jp	00104$
                                   5330 ; genLabel
      00AFCB                       5331 00102$:
                           000FBC  5332 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1132 ==.
                           000FBC  5333 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133 ==.
                                   5334 ;	../SPL/src/stm8s_tim1.c: 1151: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE);
                                   5335 ; genAnd
      00AFCB A4 7F            [ 1] 5336 	and	a, #0x7f
                                   5337 ; genPointerSet
      00AFCD C7 52 50         [ 1] 5338 	ld	0x5250, a
                           000FC1  5339 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1134 ==.
                                   5340 ; genLabel
      00AFD0                       5341 00104$:
                           000FC1  5342 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135 ==.
                                   5343 ;	../SPL/src/stm8s_tim1.c: 1153: }
                                   5344 ; genEndFunction
                           000FC1  5345 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1136 ==.
                           000FC1  5346 	XG$TIM1_ARRPreloadConfig$0$0 ==.
      00AFD0 81               [ 4] 5347 	ret
                           000FC2  5348 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1137 ==.
                           000FC2  5349 	Sstm8s_tim1$TIM1_SelectCOM$1138 ==.
                                   5350 ;	../SPL/src/stm8s_tim1.c: 1161: void TIM1_SelectCOM(FunctionalState NewState)
                                   5351 ; genLabel
                                   5352 ;	-----------------------------------------
                                   5353 ;	 function TIM1_SelectCOM
                                   5354 ;	-----------------------------------------
                                   5355 ;	Register assignment is optimal.
                                   5356 ;	Stack space usage: 0 bytes.
      00AFD1                       5357 _TIM1_SelectCOM:
                           000FC2  5358 	Sstm8s_tim1$TIM1_SelectCOM$1139 ==.
                           000FC2  5359 	Sstm8s_tim1$TIM1_SelectCOM$1140 ==.
                                   5360 ;	../SPL/src/stm8s_tim1.c: 1164: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5361 ; genIfx
      00AFD1 0D 03            [ 1] 5362 	tnz	(0x03, sp)
      00AFD3 26 03            [ 1] 5363 	jrne	00126$
      00AFD5 CC AF EF         [ 2] 5364 	jp	00107$
      00AFD8                       5365 00126$:
                                   5366 ; genCmpEQorNE
      00AFD8 7B 03            [ 1] 5367 	ld	a, (0x03, sp)
      00AFDA 4A               [ 1] 5368 	dec	a
      00AFDB 26 03            [ 1] 5369 	jrne	00128$
      00AFDD CC AF EF         [ 2] 5370 	jp	00107$
      00AFE0                       5371 00128$:
                           000FD1  5372 	Sstm8s_tim1$TIM1_SelectCOM$1141 ==.
                                   5373 ; skipping generated iCode
                                   5374 ; skipping iCode since result will be rematerialized
                                   5375 ; skipping iCode since result will be rematerialized
                                   5376 ; genIPush
      00AFE0 4B 8C            [ 1] 5377 	push	#0x8c
                           000FD3  5378 	Sstm8s_tim1$TIM1_SelectCOM$1142 ==.
      00AFE2 4B 04            [ 1] 5379 	push	#0x04
                           000FD5  5380 	Sstm8s_tim1$TIM1_SelectCOM$1143 ==.
      00AFE4 5F               [ 1] 5381 	clrw	x
      00AFE5 89               [ 2] 5382 	pushw	x
                           000FD7  5383 	Sstm8s_tim1$TIM1_SelectCOM$1144 ==.
                                   5384 ; genIPush
      00AFE6 4B 1B            [ 1] 5385 	push	#<(___str_0+0)
                           000FD9  5386 	Sstm8s_tim1$TIM1_SelectCOM$1145 ==.
      00AFE8 4B 81            [ 1] 5387 	push	#((___str_0+0) >> 8)
                           000FDB  5388 	Sstm8s_tim1$TIM1_SelectCOM$1146 ==.
                                   5389 ; genCall
      00AFEA CD 82 99         [ 4] 5390 	call	_assert_failed
      00AFED 5B 06            [ 2] 5391 	addw	sp, #6
                           000FE0  5392 	Sstm8s_tim1$TIM1_SelectCOM$1147 ==.
                                   5393 ; genLabel
      00AFEF                       5394 00107$:
                           000FE0  5395 	Sstm8s_tim1$TIM1_SelectCOM$1148 ==.
                                   5396 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5397 ; genPointerGet
      00AFEF C6 52 51         [ 1] 5398 	ld	a, 0x5251
                           000FE3  5399 	Sstm8s_tim1$TIM1_SelectCOM$1149 ==.
                                   5400 ;	../SPL/src/stm8s_tim1.c: 1167: if (NewState != DISABLE)
                                   5401 ; genIfx
      00AFF2 0D 03            [ 1] 5402 	tnz	(0x03, sp)
      00AFF4 26 03            [ 1] 5403 	jrne	00130$
      00AFF6 CC B0 01         [ 2] 5404 	jp	00102$
      00AFF9                       5405 00130$:
                           000FEA  5406 	Sstm8s_tim1$TIM1_SelectCOM$1150 ==.
                           000FEA  5407 	Sstm8s_tim1$TIM1_SelectCOM$1151 ==.
                                   5408 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5409 ; genOr
      00AFF9 AA 04            [ 1] 5410 	or	a, #0x04
                                   5411 ; genPointerSet
      00AFFB C7 52 51         [ 1] 5412 	ld	0x5251, a
                           000FEF  5413 	Sstm8s_tim1$TIM1_SelectCOM$1152 ==.
                                   5414 ; genGoto
      00AFFE CC B0 06         [ 2] 5415 	jp	00104$
                                   5416 ; genLabel
      00B001                       5417 00102$:
                           000FF2  5418 	Sstm8s_tim1$TIM1_SelectCOM$1153 ==.
                           000FF2  5419 	Sstm8s_tim1$TIM1_SelectCOM$1154 ==.
                                   5420 ;	../SPL/src/stm8s_tim1.c: 1173: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS);
                                   5421 ; genAnd
      00B001 A4 FB            [ 1] 5422 	and	a, #0xfb
                                   5423 ; genPointerSet
      00B003 C7 52 51         [ 1] 5424 	ld	0x5251, a
                           000FF7  5425 	Sstm8s_tim1$TIM1_SelectCOM$1155 ==.
                                   5426 ; genLabel
      00B006                       5427 00104$:
                           000FF7  5428 	Sstm8s_tim1$TIM1_SelectCOM$1156 ==.
                                   5429 ;	../SPL/src/stm8s_tim1.c: 1175: }
                                   5430 ; genEndFunction
                           000FF7  5431 	Sstm8s_tim1$TIM1_SelectCOM$1157 ==.
                           000FF7  5432 	XG$TIM1_SelectCOM$0$0 ==.
      00B006 81               [ 4] 5433 	ret
                           000FF8  5434 	Sstm8s_tim1$TIM1_SelectCOM$1158 ==.
                           000FF8  5435 	Sstm8s_tim1$TIM1_CCPreloadControl$1159 ==.
                                   5436 ;	../SPL/src/stm8s_tim1.c: 1183: void TIM1_CCPreloadControl(FunctionalState NewState)
                                   5437 ; genLabel
                                   5438 ;	-----------------------------------------
                                   5439 ;	 function TIM1_CCPreloadControl
                                   5440 ;	-----------------------------------------
                                   5441 ;	Register assignment is optimal.
                                   5442 ;	Stack space usage: 0 bytes.
      00B007                       5443 _TIM1_CCPreloadControl:
                           000FF8  5444 	Sstm8s_tim1$TIM1_CCPreloadControl$1160 ==.
                           000FF8  5445 	Sstm8s_tim1$TIM1_CCPreloadControl$1161 ==.
                                   5446 ;	../SPL/src/stm8s_tim1.c: 1186: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5447 ; genIfx
      00B007 0D 03            [ 1] 5448 	tnz	(0x03, sp)
      00B009 26 03            [ 1] 5449 	jrne	00126$
      00B00B CC B0 25         [ 2] 5450 	jp	00107$
      00B00E                       5451 00126$:
                                   5452 ; genCmpEQorNE
      00B00E 7B 03            [ 1] 5453 	ld	a, (0x03, sp)
      00B010 4A               [ 1] 5454 	dec	a
      00B011 26 03            [ 1] 5455 	jrne	00128$
      00B013 CC B0 25         [ 2] 5456 	jp	00107$
      00B016                       5457 00128$:
                           001007  5458 	Sstm8s_tim1$TIM1_CCPreloadControl$1162 ==.
                                   5459 ; skipping generated iCode
                                   5460 ; skipping iCode since result will be rematerialized
                                   5461 ; skipping iCode since result will be rematerialized
                                   5462 ; genIPush
      00B016 4B A2            [ 1] 5463 	push	#0xa2
                           001009  5464 	Sstm8s_tim1$TIM1_CCPreloadControl$1163 ==.
      00B018 4B 04            [ 1] 5465 	push	#0x04
                           00100B  5466 	Sstm8s_tim1$TIM1_CCPreloadControl$1164 ==.
      00B01A 5F               [ 1] 5467 	clrw	x
      00B01B 89               [ 2] 5468 	pushw	x
                           00100D  5469 	Sstm8s_tim1$TIM1_CCPreloadControl$1165 ==.
                                   5470 ; genIPush
      00B01C 4B 1B            [ 1] 5471 	push	#<(___str_0+0)
                           00100F  5472 	Sstm8s_tim1$TIM1_CCPreloadControl$1166 ==.
      00B01E 4B 81            [ 1] 5473 	push	#((___str_0+0) >> 8)
                           001011  5474 	Sstm8s_tim1$TIM1_CCPreloadControl$1167 ==.
                                   5475 ; genCall
      00B020 CD 82 99         [ 4] 5476 	call	_assert_failed
      00B023 5B 06            [ 2] 5477 	addw	sp, #6
                           001016  5478 	Sstm8s_tim1$TIM1_CCPreloadControl$1168 ==.
                                   5479 ; genLabel
      00B025                       5480 00107$:
                           001016  5481 	Sstm8s_tim1$TIM1_CCPreloadControl$1169 ==.
                                   5482 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5483 ; genPointerGet
      00B025 C6 52 51         [ 1] 5484 	ld	a, 0x5251
                           001019  5485 	Sstm8s_tim1$TIM1_CCPreloadControl$1170 ==.
                                   5486 ;	../SPL/src/stm8s_tim1.c: 1189: if (NewState != DISABLE)
                                   5487 ; genIfx
      00B028 0D 03            [ 1] 5488 	tnz	(0x03, sp)
      00B02A 26 03            [ 1] 5489 	jrne	00130$
      00B02C CC B0 37         [ 2] 5490 	jp	00102$
      00B02F                       5491 00130$:
                           001020  5492 	Sstm8s_tim1$TIM1_CCPreloadControl$1171 ==.
                           001020  5493 	Sstm8s_tim1$TIM1_CCPreloadControl$1172 ==.
                                   5494 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5495 ; genOr
      00B02F AA 01            [ 1] 5496 	or	a, #0x01
                                   5497 ; genPointerSet
      00B031 C7 52 51         [ 1] 5498 	ld	0x5251, a
                           001025  5499 	Sstm8s_tim1$TIM1_CCPreloadControl$1173 ==.
                                   5500 ; genGoto
      00B034 CC B0 3C         [ 2] 5501 	jp	00104$
                                   5502 ; genLabel
      00B037                       5503 00102$:
                           001028  5504 	Sstm8s_tim1$TIM1_CCPreloadControl$1174 ==.
                           001028  5505 	Sstm8s_tim1$TIM1_CCPreloadControl$1175 ==.
                                   5506 ;	../SPL/src/stm8s_tim1.c: 1195: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC);
                                   5507 ; genAnd
      00B037 A4 FE            [ 1] 5508 	and	a, #0xfe
                                   5509 ; genPointerSet
      00B039 C7 52 51         [ 1] 5510 	ld	0x5251, a
                           00102D  5511 	Sstm8s_tim1$TIM1_CCPreloadControl$1176 ==.
                                   5512 ; genLabel
      00B03C                       5513 00104$:
                           00102D  5514 	Sstm8s_tim1$TIM1_CCPreloadControl$1177 ==.
                                   5515 ;	../SPL/src/stm8s_tim1.c: 1197: }
                                   5516 ; genEndFunction
                           00102D  5517 	Sstm8s_tim1$TIM1_CCPreloadControl$1178 ==.
                           00102D  5518 	XG$TIM1_CCPreloadControl$0$0 ==.
      00B03C 81               [ 4] 5519 	ret
                           00102E  5520 	Sstm8s_tim1$TIM1_CCPreloadControl$1179 ==.
                           00102E  5521 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1180 ==.
                                   5522 ;	../SPL/src/stm8s_tim1.c: 1205: void TIM1_OC1PreloadConfig(FunctionalState NewState)
                                   5523 ; genLabel
                                   5524 ;	-----------------------------------------
                                   5525 ;	 function TIM1_OC1PreloadConfig
                                   5526 ;	-----------------------------------------
                                   5527 ;	Register assignment is optimal.
                                   5528 ;	Stack space usage: 0 bytes.
      00B03D                       5529 _TIM1_OC1PreloadConfig:
                           00102E  5530 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1181 ==.
                           00102E  5531 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182 ==.
                                   5532 ;	../SPL/src/stm8s_tim1.c: 1208: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5533 ; genIfx
      00B03D 0D 03            [ 1] 5534 	tnz	(0x03, sp)
      00B03F 26 03            [ 1] 5535 	jrne	00126$
      00B041 CC B0 5B         [ 2] 5536 	jp	00107$
      00B044                       5537 00126$:
                                   5538 ; genCmpEQorNE
      00B044 7B 03            [ 1] 5539 	ld	a, (0x03, sp)
      00B046 4A               [ 1] 5540 	dec	a
      00B047 26 03            [ 1] 5541 	jrne	00128$
      00B049 CC B0 5B         [ 2] 5542 	jp	00107$
      00B04C                       5543 00128$:
                           00103D  5544 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1183 ==.
                                   5545 ; skipping generated iCode
                                   5546 ; skipping iCode since result will be rematerialized
                                   5547 ; skipping iCode since result will be rematerialized
                                   5548 ; genIPush
      00B04C 4B B8            [ 1] 5549 	push	#0xb8
                           00103F  5550 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1184 ==.
      00B04E 4B 04            [ 1] 5551 	push	#0x04
                           001041  5552 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1185 ==.
      00B050 5F               [ 1] 5553 	clrw	x
      00B051 89               [ 2] 5554 	pushw	x
                           001043  5555 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1186 ==.
                                   5556 ; genIPush
      00B052 4B 1B            [ 1] 5557 	push	#<(___str_0+0)
                           001045  5558 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1187 ==.
      00B054 4B 81            [ 1] 5559 	push	#((___str_0+0) >> 8)
                           001047  5560 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1188 ==.
                                   5561 ; genCall
      00B056 CD 82 99         [ 4] 5562 	call	_assert_failed
      00B059 5B 06            [ 2] 5563 	addw	sp, #6
                           00104C  5564 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1189 ==.
                                   5565 ; genLabel
      00B05B                       5566 00107$:
                           00104C  5567 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190 ==.
                                   5568 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5569 ; genPointerGet
      00B05B C6 52 58         [ 1] 5570 	ld	a, 0x5258
                           00104F  5571 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191 ==.
                                   5572 ;	../SPL/src/stm8s_tim1.c: 1211: if (NewState != DISABLE)
                                   5573 ; genIfx
      00B05E 0D 03            [ 1] 5574 	tnz	(0x03, sp)
      00B060 26 03            [ 1] 5575 	jrne	00130$
      00B062 CC B0 6D         [ 2] 5576 	jp	00102$
      00B065                       5577 00130$:
                           001056  5578 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1192 ==.
                           001056  5579 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193 ==.
                                   5580 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5581 ; genOr
      00B065 AA 08            [ 1] 5582 	or	a, #0x08
                                   5583 ; genPointerSet
      00B067 C7 52 58         [ 1] 5584 	ld	0x5258, a
                           00105B  5585 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1194 ==.
                                   5586 ; genGoto
      00B06A CC B0 72         [ 2] 5587 	jp	00104$
                                   5588 ; genLabel
      00B06D                       5589 00102$:
                           00105E  5590 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1195 ==.
                           00105E  5591 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196 ==.
                                   5592 ;	../SPL/src/stm8s_tim1.c: 1217: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5593 ; genAnd
      00B06D A4 F7            [ 1] 5594 	and	a, #0xf7
                                   5595 ; genPointerSet
      00B06F C7 52 58         [ 1] 5596 	ld	0x5258, a
                           001063  5597 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1197 ==.
                                   5598 ; genLabel
      00B072                       5599 00104$:
                           001063  5600 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198 ==.
                                   5601 ;	../SPL/src/stm8s_tim1.c: 1219: }
                                   5602 ; genEndFunction
                           001063  5603 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1199 ==.
                           001063  5604 	XG$TIM1_OC1PreloadConfig$0$0 ==.
      00B072 81               [ 4] 5605 	ret
                           001064  5606 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1200 ==.
                           001064  5607 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1201 ==.
                                   5608 ;	../SPL/src/stm8s_tim1.c: 1227: void TIM1_OC2PreloadConfig(FunctionalState NewState)
                                   5609 ; genLabel
                                   5610 ;	-----------------------------------------
                                   5611 ;	 function TIM1_OC2PreloadConfig
                                   5612 ;	-----------------------------------------
                                   5613 ;	Register assignment is optimal.
                                   5614 ;	Stack space usage: 0 bytes.
      00B073                       5615 _TIM1_OC2PreloadConfig:
                           001064  5616 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1202 ==.
                           001064  5617 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203 ==.
                                   5618 ;	../SPL/src/stm8s_tim1.c: 1230: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5619 ; genIfx
      00B073 0D 03            [ 1] 5620 	tnz	(0x03, sp)
      00B075 26 03            [ 1] 5621 	jrne	00126$
      00B077 CC B0 91         [ 2] 5622 	jp	00107$
      00B07A                       5623 00126$:
                                   5624 ; genCmpEQorNE
      00B07A 7B 03            [ 1] 5625 	ld	a, (0x03, sp)
      00B07C 4A               [ 1] 5626 	dec	a
      00B07D 26 03            [ 1] 5627 	jrne	00128$
      00B07F CC B0 91         [ 2] 5628 	jp	00107$
      00B082                       5629 00128$:
                           001073  5630 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1204 ==.
                                   5631 ; skipping generated iCode
                                   5632 ; skipping iCode since result will be rematerialized
                                   5633 ; skipping iCode since result will be rematerialized
                                   5634 ; genIPush
      00B082 4B CE            [ 1] 5635 	push	#0xce
                           001075  5636 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1205 ==.
      00B084 4B 04            [ 1] 5637 	push	#0x04
                           001077  5638 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1206 ==.
      00B086 5F               [ 1] 5639 	clrw	x
      00B087 89               [ 2] 5640 	pushw	x
                           001079  5641 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1207 ==.
                                   5642 ; genIPush
      00B088 4B 1B            [ 1] 5643 	push	#<(___str_0+0)
                           00107B  5644 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1208 ==.
      00B08A 4B 81            [ 1] 5645 	push	#((___str_0+0) >> 8)
                           00107D  5646 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1209 ==.
                                   5647 ; genCall
      00B08C CD 82 99         [ 4] 5648 	call	_assert_failed
      00B08F 5B 06            [ 2] 5649 	addw	sp, #6
                           001082  5650 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1210 ==.
                                   5651 ; genLabel
      00B091                       5652 00107$:
                           001082  5653 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211 ==.
                                   5654 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5655 ; genPointerGet
      00B091 C6 52 59         [ 1] 5656 	ld	a, 0x5259
                           001085  5657 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212 ==.
                                   5658 ;	../SPL/src/stm8s_tim1.c: 1233: if (NewState != DISABLE)
                                   5659 ; genIfx
      00B094 0D 03            [ 1] 5660 	tnz	(0x03, sp)
      00B096 26 03            [ 1] 5661 	jrne	00130$
      00B098 CC B0 A3         [ 2] 5662 	jp	00102$
      00B09B                       5663 00130$:
                           00108C  5664 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1213 ==.
                           00108C  5665 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214 ==.
                                   5666 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5667 ; genOr
      00B09B AA 08            [ 1] 5668 	or	a, #0x08
                                   5669 ; genPointerSet
      00B09D C7 52 59         [ 1] 5670 	ld	0x5259, a
                           001091  5671 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1215 ==.
                                   5672 ; genGoto
      00B0A0 CC B0 A8         [ 2] 5673 	jp	00104$
                                   5674 ; genLabel
      00B0A3                       5675 00102$:
                           001094  5676 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1216 ==.
                           001094  5677 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217 ==.
                                   5678 ;	../SPL/src/stm8s_tim1.c: 1239: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5679 ; genAnd
      00B0A3 A4 F7            [ 1] 5680 	and	a, #0xf7
                                   5681 ; genPointerSet
      00B0A5 C7 52 59         [ 1] 5682 	ld	0x5259, a
                           001099  5683 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1218 ==.
                                   5684 ; genLabel
      00B0A8                       5685 00104$:
                           001099  5686 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219 ==.
                                   5687 ;	../SPL/src/stm8s_tim1.c: 1241: }
                                   5688 ; genEndFunction
                           001099  5689 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1220 ==.
                           001099  5690 	XG$TIM1_OC2PreloadConfig$0$0 ==.
      00B0A8 81               [ 4] 5691 	ret
                           00109A  5692 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1221 ==.
                           00109A  5693 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1222 ==.
                                   5694 ;	../SPL/src/stm8s_tim1.c: 1249: void TIM1_OC3PreloadConfig(FunctionalState NewState)
                                   5695 ; genLabel
                                   5696 ;	-----------------------------------------
                                   5697 ;	 function TIM1_OC3PreloadConfig
                                   5698 ;	-----------------------------------------
                                   5699 ;	Register assignment is optimal.
                                   5700 ;	Stack space usage: 0 bytes.
      00B0A9                       5701 _TIM1_OC3PreloadConfig:
                           00109A  5702 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1223 ==.
                           00109A  5703 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224 ==.
                                   5704 ;	../SPL/src/stm8s_tim1.c: 1252: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5705 ; genIfx
      00B0A9 0D 03            [ 1] 5706 	tnz	(0x03, sp)
      00B0AB 26 03            [ 1] 5707 	jrne	00126$
      00B0AD CC B0 C7         [ 2] 5708 	jp	00107$
      00B0B0                       5709 00126$:
                                   5710 ; genCmpEQorNE
      00B0B0 7B 03            [ 1] 5711 	ld	a, (0x03, sp)
      00B0B2 4A               [ 1] 5712 	dec	a
      00B0B3 26 03            [ 1] 5713 	jrne	00128$
      00B0B5 CC B0 C7         [ 2] 5714 	jp	00107$
      00B0B8                       5715 00128$:
                           0010A9  5716 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1225 ==.
                                   5717 ; skipping generated iCode
                                   5718 ; skipping iCode since result will be rematerialized
                                   5719 ; skipping iCode since result will be rematerialized
                                   5720 ; genIPush
      00B0B8 4B E4            [ 1] 5721 	push	#0xe4
                           0010AB  5722 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1226 ==.
      00B0BA 4B 04            [ 1] 5723 	push	#0x04
                           0010AD  5724 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1227 ==.
      00B0BC 5F               [ 1] 5725 	clrw	x
      00B0BD 89               [ 2] 5726 	pushw	x
                           0010AF  5727 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1228 ==.
                                   5728 ; genIPush
      00B0BE 4B 1B            [ 1] 5729 	push	#<(___str_0+0)
                           0010B1  5730 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1229 ==.
      00B0C0 4B 81            [ 1] 5731 	push	#((___str_0+0) >> 8)
                           0010B3  5732 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1230 ==.
                                   5733 ; genCall
      00B0C2 CD 82 99         [ 4] 5734 	call	_assert_failed
      00B0C5 5B 06            [ 2] 5735 	addw	sp, #6
                           0010B8  5736 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1231 ==.
                                   5737 ; genLabel
      00B0C7                       5738 00107$:
                           0010B8  5739 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232 ==.
                                   5740 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5741 ; genPointerGet
      00B0C7 C6 52 5A         [ 1] 5742 	ld	a, 0x525a
                           0010BB  5743 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233 ==.
                                   5744 ;	../SPL/src/stm8s_tim1.c: 1255: if (NewState != DISABLE)
                                   5745 ; genIfx
      00B0CA 0D 03            [ 1] 5746 	tnz	(0x03, sp)
      00B0CC 26 03            [ 1] 5747 	jrne	00130$
      00B0CE CC B0 D9         [ 2] 5748 	jp	00102$
      00B0D1                       5749 00130$:
                           0010C2  5750 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1234 ==.
                           0010C2  5751 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235 ==.
                                   5752 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5753 ; genOr
      00B0D1 AA 08            [ 1] 5754 	or	a, #0x08
                                   5755 ; genPointerSet
      00B0D3 C7 52 5A         [ 1] 5756 	ld	0x525a, a
                           0010C7  5757 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1236 ==.
                                   5758 ; genGoto
      00B0D6 CC B0 DE         [ 2] 5759 	jp	00104$
                                   5760 ; genLabel
      00B0D9                       5761 00102$:
                           0010CA  5762 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1237 ==.
                           0010CA  5763 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238 ==.
                                   5764 ;	../SPL/src/stm8s_tim1.c: 1261: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5765 ; genAnd
      00B0D9 A4 F7            [ 1] 5766 	and	a, #0xf7
                                   5767 ; genPointerSet
      00B0DB C7 52 5A         [ 1] 5768 	ld	0x525a, a
                           0010CF  5769 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1239 ==.
                                   5770 ; genLabel
      00B0DE                       5771 00104$:
                           0010CF  5772 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240 ==.
                                   5773 ;	../SPL/src/stm8s_tim1.c: 1263: }
                                   5774 ; genEndFunction
                           0010CF  5775 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1241 ==.
                           0010CF  5776 	XG$TIM1_OC3PreloadConfig$0$0 ==.
      00B0DE 81               [ 4] 5777 	ret
                           0010D0  5778 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1242 ==.
                           0010D0  5779 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1243 ==.
                                   5780 ;	../SPL/src/stm8s_tim1.c: 1271: void TIM1_OC4PreloadConfig(FunctionalState NewState)
                                   5781 ; genLabel
                                   5782 ;	-----------------------------------------
                                   5783 ;	 function TIM1_OC4PreloadConfig
                                   5784 ;	-----------------------------------------
                                   5785 ;	Register assignment is optimal.
                                   5786 ;	Stack space usage: 0 bytes.
      00B0DF                       5787 _TIM1_OC4PreloadConfig:
                           0010D0  5788 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1244 ==.
                           0010D0  5789 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245 ==.
                                   5790 ;	../SPL/src/stm8s_tim1.c: 1274: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5791 ; genIfx
      00B0DF 0D 03            [ 1] 5792 	tnz	(0x03, sp)
      00B0E1 26 03            [ 1] 5793 	jrne	00126$
      00B0E3 CC B0 FD         [ 2] 5794 	jp	00107$
      00B0E6                       5795 00126$:
                                   5796 ; genCmpEQorNE
      00B0E6 7B 03            [ 1] 5797 	ld	a, (0x03, sp)
      00B0E8 4A               [ 1] 5798 	dec	a
      00B0E9 26 03            [ 1] 5799 	jrne	00128$
      00B0EB CC B0 FD         [ 2] 5800 	jp	00107$
      00B0EE                       5801 00128$:
                           0010DF  5802 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1246 ==.
                                   5803 ; skipping generated iCode
                                   5804 ; skipping iCode since result will be rematerialized
                                   5805 ; skipping iCode since result will be rematerialized
                                   5806 ; genIPush
      00B0EE 4B FA            [ 1] 5807 	push	#0xfa
                           0010E1  5808 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1247 ==.
      00B0F0 4B 04            [ 1] 5809 	push	#0x04
                           0010E3  5810 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1248 ==.
      00B0F2 5F               [ 1] 5811 	clrw	x
      00B0F3 89               [ 2] 5812 	pushw	x
                           0010E5  5813 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1249 ==.
                                   5814 ; genIPush
      00B0F4 4B 1B            [ 1] 5815 	push	#<(___str_0+0)
                           0010E7  5816 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1250 ==.
      00B0F6 4B 81            [ 1] 5817 	push	#((___str_0+0) >> 8)
                           0010E9  5818 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1251 ==.
                                   5819 ; genCall
      00B0F8 CD 82 99         [ 4] 5820 	call	_assert_failed
      00B0FB 5B 06            [ 2] 5821 	addw	sp, #6
                           0010EE  5822 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1252 ==.
                                   5823 ; genLabel
      00B0FD                       5824 00107$:
                           0010EE  5825 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253 ==.
                                   5826 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5827 ; genPointerGet
      00B0FD C6 52 5B         [ 1] 5828 	ld	a, 0x525b
                           0010F1  5829 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254 ==.
                                   5830 ;	../SPL/src/stm8s_tim1.c: 1277: if (NewState != DISABLE)
                                   5831 ; genIfx
      00B100 0D 03            [ 1] 5832 	tnz	(0x03, sp)
      00B102 26 03            [ 1] 5833 	jrne	00130$
      00B104 CC B1 0F         [ 2] 5834 	jp	00102$
      00B107                       5835 00130$:
                           0010F8  5836 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1255 ==.
                           0010F8  5837 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256 ==.
                                   5838 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5839 ; genOr
      00B107 AA 08            [ 1] 5840 	or	a, #0x08
                                   5841 ; genPointerSet
      00B109 C7 52 5B         [ 1] 5842 	ld	0x525b, a
                           0010FD  5843 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1257 ==.
                                   5844 ; genGoto
      00B10C CC B1 14         [ 2] 5845 	jp	00104$
                                   5846 ; genLabel
      00B10F                       5847 00102$:
                           001100  5848 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1258 ==.
                           001100  5849 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259 ==.
                                   5850 ;	../SPL/src/stm8s_tim1.c: 1283: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5851 ; genAnd
      00B10F A4 F7            [ 1] 5852 	and	a, #0xf7
                                   5853 ; genPointerSet
      00B111 C7 52 5B         [ 1] 5854 	ld	0x525b, a
                           001105  5855 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1260 ==.
                                   5856 ; genLabel
      00B114                       5857 00104$:
                           001105  5858 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261 ==.
                                   5859 ;	../SPL/src/stm8s_tim1.c: 1285: }
                                   5860 ; genEndFunction
                           001105  5861 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1262 ==.
                           001105  5862 	XG$TIM1_OC4PreloadConfig$0$0 ==.
      00B114 81               [ 4] 5863 	ret
                           001106  5864 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1263 ==.
                           001106  5865 	Sstm8s_tim1$TIM1_OC1FastConfig$1264 ==.
                                   5866 ;	../SPL/src/stm8s_tim1.c: 1293: void TIM1_OC1FastConfig(FunctionalState NewState)
                                   5867 ; genLabel
                                   5868 ;	-----------------------------------------
                                   5869 ;	 function TIM1_OC1FastConfig
                                   5870 ;	-----------------------------------------
                                   5871 ;	Register assignment is optimal.
                                   5872 ;	Stack space usage: 0 bytes.
      00B115                       5873 _TIM1_OC1FastConfig:
                           001106  5874 	Sstm8s_tim1$TIM1_OC1FastConfig$1265 ==.
                           001106  5875 	Sstm8s_tim1$TIM1_OC1FastConfig$1266 ==.
                                   5876 ;	../SPL/src/stm8s_tim1.c: 1296: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5877 ; genIfx
      00B115 0D 03            [ 1] 5878 	tnz	(0x03, sp)
      00B117 26 03            [ 1] 5879 	jrne	00126$
      00B119 CC B1 33         [ 2] 5880 	jp	00107$
      00B11C                       5881 00126$:
                                   5882 ; genCmpEQorNE
      00B11C 7B 03            [ 1] 5883 	ld	a, (0x03, sp)
      00B11E 4A               [ 1] 5884 	dec	a
      00B11F 26 03            [ 1] 5885 	jrne	00128$
      00B121 CC B1 33         [ 2] 5886 	jp	00107$
      00B124                       5887 00128$:
                           001115  5888 	Sstm8s_tim1$TIM1_OC1FastConfig$1267 ==.
                                   5889 ; skipping generated iCode
                                   5890 ; skipping iCode since result will be rematerialized
                                   5891 ; skipping iCode since result will be rematerialized
                                   5892 ; genIPush
      00B124 4B 10            [ 1] 5893 	push	#0x10
                           001117  5894 	Sstm8s_tim1$TIM1_OC1FastConfig$1268 ==.
      00B126 4B 05            [ 1] 5895 	push	#0x05
                           001119  5896 	Sstm8s_tim1$TIM1_OC1FastConfig$1269 ==.
      00B128 5F               [ 1] 5897 	clrw	x
      00B129 89               [ 2] 5898 	pushw	x
                           00111B  5899 	Sstm8s_tim1$TIM1_OC1FastConfig$1270 ==.
                                   5900 ; genIPush
      00B12A 4B 1B            [ 1] 5901 	push	#<(___str_0+0)
                           00111D  5902 	Sstm8s_tim1$TIM1_OC1FastConfig$1271 ==.
      00B12C 4B 81            [ 1] 5903 	push	#((___str_0+0) >> 8)
                           00111F  5904 	Sstm8s_tim1$TIM1_OC1FastConfig$1272 ==.
                                   5905 ; genCall
      00B12E CD 82 99         [ 4] 5906 	call	_assert_failed
      00B131 5B 06            [ 2] 5907 	addw	sp, #6
                           001124  5908 	Sstm8s_tim1$TIM1_OC1FastConfig$1273 ==.
                                   5909 ; genLabel
      00B133                       5910 00107$:
                           001124  5911 	Sstm8s_tim1$TIM1_OC1FastConfig$1274 ==.
                                   5912 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5913 ; genPointerGet
      00B133 C6 52 58         [ 1] 5914 	ld	a, 0x5258
                           001127  5915 	Sstm8s_tim1$TIM1_OC1FastConfig$1275 ==.
                                   5916 ;	../SPL/src/stm8s_tim1.c: 1299: if (NewState != DISABLE)
                                   5917 ; genIfx
      00B136 0D 03            [ 1] 5918 	tnz	(0x03, sp)
      00B138 26 03            [ 1] 5919 	jrne	00130$
      00B13A CC B1 45         [ 2] 5920 	jp	00102$
      00B13D                       5921 00130$:
                           00112E  5922 	Sstm8s_tim1$TIM1_OC1FastConfig$1276 ==.
                           00112E  5923 	Sstm8s_tim1$TIM1_OC1FastConfig$1277 ==.
                                   5924 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5925 ; genOr
      00B13D AA 04            [ 1] 5926 	or	a, #0x04
                                   5927 ; genPointerSet
      00B13F C7 52 58         [ 1] 5928 	ld	0x5258, a
                           001133  5929 	Sstm8s_tim1$TIM1_OC1FastConfig$1278 ==.
                                   5930 ; genGoto
      00B142 CC B1 4A         [ 2] 5931 	jp	00104$
                                   5932 ; genLabel
      00B145                       5933 00102$:
                           001136  5934 	Sstm8s_tim1$TIM1_OC1FastConfig$1279 ==.
                           001136  5935 	Sstm8s_tim1$TIM1_OC1FastConfig$1280 ==.
                                   5936 ;	../SPL/src/stm8s_tim1.c: 1305: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   5937 ; genAnd
      00B145 A4 FB            [ 1] 5938 	and	a, #0xfb
                                   5939 ; genPointerSet
      00B147 C7 52 58         [ 1] 5940 	ld	0x5258, a
                           00113B  5941 	Sstm8s_tim1$TIM1_OC1FastConfig$1281 ==.
                                   5942 ; genLabel
      00B14A                       5943 00104$:
                           00113B  5944 	Sstm8s_tim1$TIM1_OC1FastConfig$1282 ==.
                                   5945 ;	../SPL/src/stm8s_tim1.c: 1307: }
                                   5946 ; genEndFunction
                           00113B  5947 	Sstm8s_tim1$TIM1_OC1FastConfig$1283 ==.
                           00113B  5948 	XG$TIM1_OC1FastConfig$0$0 ==.
      00B14A 81               [ 4] 5949 	ret
                           00113C  5950 	Sstm8s_tim1$TIM1_OC1FastConfig$1284 ==.
                           00113C  5951 	Sstm8s_tim1$TIM1_OC2FastConfig$1285 ==.
                                   5952 ;	../SPL/src/stm8s_tim1.c: 1315: void TIM1_OC2FastConfig(FunctionalState NewState)
                                   5953 ; genLabel
                                   5954 ;	-----------------------------------------
                                   5955 ;	 function TIM1_OC2FastConfig
                                   5956 ;	-----------------------------------------
                                   5957 ;	Register assignment is optimal.
                                   5958 ;	Stack space usage: 0 bytes.
      00B14B                       5959 _TIM1_OC2FastConfig:
                           00113C  5960 	Sstm8s_tim1$TIM1_OC2FastConfig$1286 ==.
                           00113C  5961 	Sstm8s_tim1$TIM1_OC2FastConfig$1287 ==.
                                   5962 ;	../SPL/src/stm8s_tim1.c: 1318: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5963 ; genIfx
      00B14B 0D 03            [ 1] 5964 	tnz	(0x03, sp)
      00B14D 26 03            [ 1] 5965 	jrne	00126$
      00B14F CC B1 69         [ 2] 5966 	jp	00107$
      00B152                       5967 00126$:
                                   5968 ; genCmpEQorNE
      00B152 7B 03            [ 1] 5969 	ld	a, (0x03, sp)
      00B154 4A               [ 1] 5970 	dec	a
      00B155 26 03            [ 1] 5971 	jrne	00128$
      00B157 CC B1 69         [ 2] 5972 	jp	00107$
      00B15A                       5973 00128$:
                           00114B  5974 	Sstm8s_tim1$TIM1_OC2FastConfig$1288 ==.
                                   5975 ; skipping generated iCode
                                   5976 ; skipping iCode since result will be rematerialized
                                   5977 ; skipping iCode since result will be rematerialized
                                   5978 ; genIPush
      00B15A 4B 26            [ 1] 5979 	push	#0x26
                           00114D  5980 	Sstm8s_tim1$TIM1_OC2FastConfig$1289 ==.
      00B15C 4B 05            [ 1] 5981 	push	#0x05
                           00114F  5982 	Sstm8s_tim1$TIM1_OC2FastConfig$1290 ==.
      00B15E 5F               [ 1] 5983 	clrw	x
      00B15F 89               [ 2] 5984 	pushw	x
                           001151  5985 	Sstm8s_tim1$TIM1_OC2FastConfig$1291 ==.
                                   5986 ; genIPush
      00B160 4B 1B            [ 1] 5987 	push	#<(___str_0+0)
                           001153  5988 	Sstm8s_tim1$TIM1_OC2FastConfig$1292 ==.
      00B162 4B 81            [ 1] 5989 	push	#((___str_0+0) >> 8)
                           001155  5990 	Sstm8s_tim1$TIM1_OC2FastConfig$1293 ==.
                                   5991 ; genCall
      00B164 CD 82 99         [ 4] 5992 	call	_assert_failed
      00B167 5B 06            [ 2] 5993 	addw	sp, #6
                           00115A  5994 	Sstm8s_tim1$TIM1_OC2FastConfig$1294 ==.
                                   5995 ; genLabel
      00B169                       5996 00107$:
                           00115A  5997 	Sstm8s_tim1$TIM1_OC2FastConfig$1295 ==.
                                   5998 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   5999 ; genPointerGet
      00B169 C6 52 59         [ 1] 6000 	ld	a, 0x5259
                           00115D  6001 	Sstm8s_tim1$TIM1_OC2FastConfig$1296 ==.
                                   6002 ;	../SPL/src/stm8s_tim1.c: 1321: if (NewState != DISABLE)
                                   6003 ; genIfx
      00B16C 0D 03            [ 1] 6004 	tnz	(0x03, sp)
      00B16E 26 03            [ 1] 6005 	jrne	00130$
      00B170 CC B1 7B         [ 2] 6006 	jp	00102$
      00B173                       6007 00130$:
                           001164  6008 	Sstm8s_tim1$TIM1_OC2FastConfig$1297 ==.
                           001164  6009 	Sstm8s_tim1$TIM1_OC2FastConfig$1298 ==.
                                   6010 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   6011 ; genOr
      00B173 AA 04            [ 1] 6012 	or	a, #0x04
                                   6013 ; genPointerSet
      00B175 C7 52 59         [ 1] 6014 	ld	0x5259, a
                           001169  6015 	Sstm8s_tim1$TIM1_OC2FastConfig$1299 ==.
                                   6016 ; genGoto
      00B178 CC B1 80         [ 2] 6017 	jp	00104$
                                   6018 ; genLabel
      00B17B                       6019 00102$:
                           00116C  6020 	Sstm8s_tim1$TIM1_OC2FastConfig$1300 ==.
                           00116C  6021 	Sstm8s_tim1$TIM1_OC2FastConfig$1301 ==.
                                   6022 ;	../SPL/src/stm8s_tim1.c: 1327: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6023 ; genAnd
      00B17B A4 FB            [ 1] 6024 	and	a, #0xfb
                                   6025 ; genPointerSet
      00B17D C7 52 59         [ 1] 6026 	ld	0x5259, a
                           001171  6027 	Sstm8s_tim1$TIM1_OC2FastConfig$1302 ==.
                                   6028 ; genLabel
      00B180                       6029 00104$:
                           001171  6030 	Sstm8s_tim1$TIM1_OC2FastConfig$1303 ==.
                                   6031 ;	../SPL/src/stm8s_tim1.c: 1329: }
                                   6032 ; genEndFunction
                           001171  6033 	Sstm8s_tim1$TIM1_OC2FastConfig$1304 ==.
                           001171  6034 	XG$TIM1_OC2FastConfig$0$0 ==.
      00B180 81               [ 4] 6035 	ret
                           001172  6036 	Sstm8s_tim1$TIM1_OC2FastConfig$1305 ==.
                           001172  6037 	Sstm8s_tim1$TIM1_OC3FastConfig$1306 ==.
                                   6038 ;	../SPL/src/stm8s_tim1.c: 1337: void TIM1_OC3FastConfig(FunctionalState NewState)
                                   6039 ; genLabel
                                   6040 ;	-----------------------------------------
                                   6041 ;	 function TIM1_OC3FastConfig
                                   6042 ;	-----------------------------------------
                                   6043 ;	Register assignment is optimal.
                                   6044 ;	Stack space usage: 0 bytes.
      00B181                       6045 _TIM1_OC3FastConfig:
                           001172  6046 	Sstm8s_tim1$TIM1_OC3FastConfig$1307 ==.
                           001172  6047 	Sstm8s_tim1$TIM1_OC3FastConfig$1308 ==.
                                   6048 ;	../SPL/src/stm8s_tim1.c: 1340: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6049 ; genIfx
      00B181 0D 03            [ 1] 6050 	tnz	(0x03, sp)
      00B183 26 03            [ 1] 6051 	jrne	00126$
      00B185 CC B1 9F         [ 2] 6052 	jp	00107$
      00B188                       6053 00126$:
                                   6054 ; genCmpEQorNE
      00B188 7B 03            [ 1] 6055 	ld	a, (0x03, sp)
      00B18A 4A               [ 1] 6056 	dec	a
      00B18B 26 03            [ 1] 6057 	jrne	00128$
      00B18D CC B1 9F         [ 2] 6058 	jp	00107$
      00B190                       6059 00128$:
                           001181  6060 	Sstm8s_tim1$TIM1_OC3FastConfig$1309 ==.
                                   6061 ; skipping generated iCode
                                   6062 ; skipping iCode since result will be rematerialized
                                   6063 ; skipping iCode since result will be rematerialized
                                   6064 ; genIPush
      00B190 4B 3C            [ 1] 6065 	push	#0x3c
                           001183  6066 	Sstm8s_tim1$TIM1_OC3FastConfig$1310 ==.
      00B192 4B 05            [ 1] 6067 	push	#0x05
                           001185  6068 	Sstm8s_tim1$TIM1_OC3FastConfig$1311 ==.
      00B194 5F               [ 1] 6069 	clrw	x
      00B195 89               [ 2] 6070 	pushw	x
                           001187  6071 	Sstm8s_tim1$TIM1_OC3FastConfig$1312 ==.
                                   6072 ; genIPush
      00B196 4B 1B            [ 1] 6073 	push	#<(___str_0+0)
                           001189  6074 	Sstm8s_tim1$TIM1_OC3FastConfig$1313 ==.
      00B198 4B 81            [ 1] 6075 	push	#((___str_0+0) >> 8)
                           00118B  6076 	Sstm8s_tim1$TIM1_OC3FastConfig$1314 ==.
                                   6077 ; genCall
      00B19A CD 82 99         [ 4] 6078 	call	_assert_failed
      00B19D 5B 06            [ 2] 6079 	addw	sp, #6
                           001190  6080 	Sstm8s_tim1$TIM1_OC3FastConfig$1315 ==.
                                   6081 ; genLabel
      00B19F                       6082 00107$:
                           001190  6083 	Sstm8s_tim1$TIM1_OC3FastConfig$1316 ==.
                                   6084 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6085 ; genPointerGet
      00B19F C6 52 5A         [ 1] 6086 	ld	a, 0x525a
                           001193  6087 	Sstm8s_tim1$TIM1_OC3FastConfig$1317 ==.
                                   6088 ;	../SPL/src/stm8s_tim1.c: 1343: if (NewState != DISABLE)
                                   6089 ; genIfx
      00B1A2 0D 03            [ 1] 6090 	tnz	(0x03, sp)
      00B1A4 26 03            [ 1] 6091 	jrne	00130$
      00B1A6 CC B1 B1         [ 2] 6092 	jp	00102$
      00B1A9                       6093 00130$:
                           00119A  6094 	Sstm8s_tim1$TIM1_OC3FastConfig$1318 ==.
                           00119A  6095 	Sstm8s_tim1$TIM1_OC3FastConfig$1319 ==.
                                   6096 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6097 ; genOr
      00B1A9 AA 04            [ 1] 6098 	or	a, #0x04
                                   6099 ; genPointerSet
      00B1AB C7 52 5A         [ 1] 6100 	ld	0x525a, a
                           00119F  6101 	Sstm8s_tim1$TIM1_OC3FastConfig$1320 ==.
                                   6102 ; genGoto
      00B1AE CC B1 B6         [ 2] 6103 	jp	00104$
                                   6104 ; genLabel
      00B1B1                       6105 00102$:
                           0011A2  6106 	Sstm8s_tim1$TIM1_OC3FastConfig$1321 ==.
                           0011A2  6107 	Sstm8s_tim1$TIM1_OC3FastConfig$1322 ==.
                                   6108 ;	../SPL/src/stm8s_tim1.c: 1349: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6109 ; genAnd
      00B1B1 A4 FB            [ 1] 6110 	and	a, #0xfb
                                   6111 ; genPointerSet
      00B1B3 C7 52 5A         [ 1] 6112 	ld	0x525a, a
                           0011A7  6113 	Sstm8s_tim1$TIM1_OC3FastConfig$1323 ==.
                                   6114 ; genLabel
      00B1B6                       6115 00104$:
                           0011A7  6116 	Sstm8s_tim1$TIM1_OC3FastConfig$1324 ==.
                                   6117 ;	../SPL/src/stm8s_tim1.c: 1351: }
                                   6118 ; genEndFunction
                           0011A7  6119 	Sstm8s_tim1$TIM1_OC3FastConfig$1325 ==.
                           0011A7  6120 	XG$TIM1_OC3FastConfig$0$0 ==.
      00B1B6 81               [ 4] 6121 	ret
                           0011A8  6122 	Sstm8s_tim1$TIM1_OC3FastConfig$1326 ==.
                           0011A8  6123 	Sstm8s_tim1$TIM1_OC4FastConfig$1327 ==.
                                   6124 ;	../SPL/src/stm8s_tim1.c: 1359: void TIM1_OC4FastConfig(FunctionalState NewState)
                                   6125 ; genLabel
                                   6126 ;	-----------------------------------------
                                   6127 ;	 function TIM1_OC4FastConfig
                                   6128 ;	-----------------------------------------
                                   6129 ;	Register assignment is optimal.
                                   6130 ;	Stack space usage: 0 bytes.
      00B1B7                       6131 _TIM1_OC4FastConfig:
                           0011A8  6132 	Sstm8s_tim1$TIM1_OC4FastConfig$1328 ==.
                           0011A8  6133 	Sstm8s_tim1$TIM1_OC4FastConfig$1329 ==.
                                   6134 ;	../SPL/src/stm8s_tim1.c: 1362: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6135 ; genIfx
      00B1B7 0D 03            [ 1] 6136 	tnz	(0x03, sp)
      00B1B9 26 03            [ 1] 6137 	jrne	00126$
      00B1BB CC B1 D5         [ 2] 6138 	jp	00107$
      00B1BE                       6139 00126$:
                                   6140 ; genCmpEQorNE
      00B1BE 7B 03            [ 1] 6141 	ld	a, (0x03, sp)
      00B1C0 4A               [ 1] 6142 	dec	a
      00B1C1 26 03            [ 1] 6143 	jrne	00128$
      00B1C3 CC B1 D5         [ 2] 6144 	jp	00107$
      00B1C6                       6145 00128$:
                           0011B7  6146 	Sstm8s_tim1$TIM1_OC4FastConfig$1330 ==.
                                   6147 ; skipping generated iCode
                                   6148 ; skipping iCode since result will be rematerialized
                                   6149 ; skipping iCode since result will be rematerialized
                                   6150 ; genIPush
      00B1C6 4B 52            [ 1] 6151 	push	#0x52
                           0011B9  6152 	Sstm8s_tim1$TIM1_OC4FastConfig$1331 ==.
      00B1C8 4B 05            [ 1] 6153 	push	#0x05
                           0011BB  6154 	Sstm8s_tim1$TIM1_OC4FastConfig$1332 ==.
      00B1CA 5F               [ 1] 6155 	clrw	x
      00B1CB 89               [ 2] 6156 	pushw	x
                           0011BD  6157 	Sstm8s_tim1$TIM1_OC4FastConfig$1333 ==.
                                   6158 ; genIPush
      00B1CC 4B 1B            [ 1] 6159 	push	#<(___str_0+0)
                           0011BF  6160 	Sstm8s_tim1$TIM1_OC4FastConfig$1334 ==.
      00B1CE 4B 81            [ 1] 6161 	push	#((___str_0+0) >> 8)
                           0011C1  6162 	Sstm8s_tim1$TIM1_OC4FastConfig$1335 ==.
                                   6163 ; genCall
      00B1D0 CD 82 99         [ 4] 6164 	call	_assert_failed
      00B1D3 5B 06            [ 2] 6165 	addw	sp, #6
                           0011C6  6166 	Sstm8s_tim1$TIM1_OC4FastConfig$1336 ==.
                                   6167 ; genLabel
      00B1D5                       6168 00107$:
                           0011C6  6169 	Sstm8s_tim1$TIM1_OC4FastConfig$1337 ==.
                                   6170 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6171 ; genPointerGet
      00B1D5 C6 52 5B         [ 1] 6172 	ld	a, 0x525b
                           0011C9  6173 	Sstm8s_tim1$TIM1_OC4FastConfig$1338 ==.
                                   6174 ;	../SPL/src/stm8s_tim1.c: 1365: if (NewState != DISABLE)
                                   6175 ; genIfx
      00B1D8 0D 03            [ 1] 6176 	tnz	(0x03, sp)
      00B1DA 26 03            [ 1] 6177 	jrne	00130$
      00B1DC CC B1 E7         [ 2] 6178 	jp	00102$
      00B1DF                       6179 00130$:
                           0011D0  6180 	Sstm8s_tim1$TIM1_OC4FastConfig$1339 ==.
                           0011D0  6181 	Sstm8s_tim1$TIM1_OC4FastConfig$1340 ==.
                                   6182 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6183 ; genOr
      00B1DF AA 04            [ 1] 6184 	or	a, #0x04
                                   6185 ; genPointerSet
      00B1E1 C7 52 5B         [ 1] 6186 	ld	0x525b, a
                           0011D5  6187 	Sstm8s_tim1$TIM1_OC4FastConfig$1341 ==.
                                   6188 ; genGoto
      00B1E4 CC B1 EC         [ 2] 6189 	jp	00104$
                                   6190 ; genLabel
      00B1E7                       6191 00102$:
                           0011D8  6192 	Sstm8s_tim1$TIM1_OC4FastConfig$1342 ==.
                           0011D8  6193 	Sstm8s_tim1$TIM1_OC4FastConfig$1343 ==.
                                   6194 ;	../SPL/src/stm8s_tim1.c: 1371: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6195 ; genAnd
      00B1E7 A4 FB            [ 1] 6196 	and	a, #0xfb
                                   6197 ; genPointerSet
      00B1E9 C7 52 5B         [ 1] 6198 	ld	0x525b, a
                           0011DD  6199 	Sstm8s_tim1$TIM1_OC4FastConfig$1344 ==.
                                   6200 ; genLabel
      00B1EC                       6201 00104$:
                           0011DD  6202 	Sstm8s_tim1$TIM1_OC4FastConfig$1345 ==.
                                   6203 ;	../SPL/src/stm8s_tim1.c: 1373: }
                                   6204 ; genEndFunction
                           0011DD  6205 	Sstm8s_tim1$TIM1_OC4FastConfig$1346 ==.
                           0011DD  6206 	XG$TIM1_OC4FastConfig$0$0 ==.
      00B1EC 81               [ 4] 6207 	ret
                           0011DE  6208 	Sstm8s_tim1$TIM1_OC4FastConfig$1347 ==.
                           0011DE  6209 	Sstm8s_tim1$TIM1_GenerateEvent$1348 ==.
                                   6210 ;	../SPL/src/stm8s_tim1.c: 1389: void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
                                   6211 ; genLabel
                                   6212 ;	-----------------------------------------
                                   6213 ;	 function TIM1_GenerateEvent
                                   6214 ;	-----------------------------------------
                                   6215 ;	Register assignment is optimal.
                                   6216 ;	Stack space usage: 0 bytes.
      00B1ED                       6217 _TIM1_GenerateEvent:
                           0011DE  6218 	Sstm8s_tim1$TIM1_GenerateEvent$1349 ==.
                           0011DE  6219 	Sstm8s_tim1$TIM1_GenerateEvent$1350 ==.
                                   6220 ;	../SPL/src/stm8s_tim1.c: 1392: assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource));
                                   6221 ; genIfx
      00B1ED 0D 03            [ 1] 6222 	tnz	(0x03, sp)
      00B1EF 27 03            [ 1] 6223 	jreq	00110$
      00B1F1 CC B2 03         [ 2] 6224 	jp	00104$
      00B1F4                       6225 00110$:
                                   6226 ; skipping iCode since result will be rematerialized
                                   6227 ; skipping iCode since result will be rematerialized
                                   6228 ; genIPush
      00B1F4 4B 70            [ 1] 6229 	push	#0x70
                           0011E7  6230 	Sstm8s_tim1$TIM1_GenerateEvent$1351 ==.
      00B1F6 4B 05            [ 1] 6231 	push	#0x05
                           0011E9  6232 	Sstm8s_tim1$TIM1_GenerateEvent$1352 ==.
      00B1F8 5F               [ 1] 6233 	clrw	x
      00B1F9 89               [ 2] 6234 	pushw	x
                           0011EB  6235 	Sstm8s_tim1$TIM1_GenerateEvent$1353 ==.
                                   6236 ; genIPush
      00B1FA 4B 1B            [ 1] 6237 	push	#<(___str_0+0)
                           0011ED  6238 	Sstm8s_tim1$TIM1_GenerateEvent$1354 ==.
      00B1FC 4B 81            [ 1] 6239 	push	#((___str_0+0) >> 8)
                           0011EF  6240 	Sstm8s_tim1$TIM1_GenerateEvent$1355 ==.
                                   6241 ; genCall
      00B1FE CD 82 99         [ 4] 6242 	call	_assert_failed
      00B201 5B 06            [ 2] 6243 	addw	sp, #6
                           0011F4  6244 	Sstm8s_tim1$TIM1_GenerateEvent$1356 ==.
                                   6245 ; genLabel
      00B203                       6246 00104$:
                           0011F4  6247 	Sstm8s_tim1$TIM1_GenerateEvent$1357 ==.
                                   6248 ;	../SPL/src/stm8s_tim1.c: 1395: TIM1->EGR = (uint8_t)TIM1_EventSource;
                                   6249 ; genPointerSet
      00B203 AE 52 57         [ 2] 6250 	ldw	x, #0x5257
      00B206 7B 03            [ 1] 6251 	ld	a, (0x03, sp)
      00B208 F7               [ 1] 6252 	ld	(x), a
                                   6253 ; genLabel
      00B209                       6254 00101$:
                           0011FA  6255 	Sstm8s_tim1$TIM1_GenerateEvent$1358 ==.
                                   6256 ;	../SPL/src/stm8s_tim1.c: 1396: }
                                   6257 ; genEndFunction
                           0011FA  6258 	Sstm8s_tim1$TIM1_GenerateEvent$1359 ==.
                           0011FA  6259 	XG$TIM1_GenerateEvent$0$0 ==.
      00B209 81               [ 4] 6260 	ret
                           0011FB  6261 	Sstm8s_tim1$TIM1_GenerateEvent$1360 ==.
                           0011FB  6262 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1361 ==.
                                   6263 ;	../SPL/src/stm8s_tim1.c: 1406: void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6264 ; genLabel
                                   6265 ;	-----------------------------------------
                                   6266 ;	 function TIM1_OC1PolarityConfig
                                   6267 ;	-----------------------------------------
                                   6268 ;	Register assignment is optimal.
                                   6269 ;	Stack space usage: 0 bytes.
      00B20A                       6270 _TIM1_OC1PolarityConfig:
                           0011FB  6271 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1362 ==.
                           0011FB  6272 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363 ==.
                                   6273 ;	../SPL/src/stm8s_tim1.c: 1409: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6274 ; genIfx
      00B20A 0D 03            [ 1] 6275 	tnz	(0x03, sp)
      00B20C 26 03            [ 1] 6276 	jrne	00126$
      00B20E CC B2 29         [ 2] 6277 	jp	00107$
      00B211                       6278 00126$:
                                   6279 ; genCmpEQorNE
      00B211 7B 03            [ 1] 6280 	ld	a, (0x03, sp)
      00B213 A1 22            [ 1] 6281 	cp	a, #0x22
      00B215 26 03            [ 1] 6282 	jrne	00128$
      00B217 CC B2 29         [ 2] 6283 	jp	00107$
      00B21A                       6284 00128$:
                           00120B  6285 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1364 ==.
                                   6286 ; skipping generated iCode
                                   6287 ; skipping iCode since result will be rematerialized
                                   6288 ; skipping iCode since result will be rematerialized
                                   6289 ; genIPush
      00B21A 4B 81            [ 1] 6290 	push	#0x81
                           00120D  6291 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1365 ==.
      00B21C 4B 05            [ 1] 6292 	push	#0x05
                           00120F  6293 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1366 ==.
      00B21E 5F               [ 1] 6294 	clrw	x
      00B21F 89               [ 2] 6295 	pushw	x
                           001211  6296 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1367 ==.
                                   6297 ; genIPush
      00B220 4B 1B            [ 1] 6298 	push	#<(___str_0+0)
                           001213  6299 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1368 ==.
      00B222 4B 81            [ 1] 6300 	push	#((___str_0+0) >> 8)
                           001215  6301 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1369 ==.
                                   6302 ; genCall
      00B224 CD 82 99         [ 4] 6303 	call	_assert_failed
      00B227 5B 06            [ 2] 6304 	addw	sp, #6
                           00121A  6305 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1370 ==.
                                   6306 ; genLabel
      00B229                       6307 00107$:
                           00121A  6308 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371 ==.
                                   6309 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6310 ; genPointerGet
      00B229 C6 52 5C         [ 1] 6311 	ld	a, 0x525c
                           00121D  6312 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372 ==.
                                   6313 ;	../SPL/src/stm8s_tim1.c: 1412: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6314 ; genIfx
      00B22C 0D 03            [ 1] 6315 	tnz	(0x03, sp)
      00B22E 26 03            [ 1] 6316 	jrne	00130$
      00B230 CC B2 3B         [ 2] 6317 	jp	00102$
      00B233                       6318 00130$:
                           001224  6319 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1373 ==.
                           001224  6320 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374 ==.
                                   6321 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6322 ; genOr
      00B233 AA 02            [ 1] 6323 	or	a, #0x02
                                   6324 ; genPointerSet
      00B235 C7 52 5C         [ 1] 6325 	ld	0x525c, a
                           001229  6326 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1375 ==.
                                   6327 ; genGoto
      00B238 CC B2 40         [ 2] 6328 	jp	00104$
                                   6329 ; genLabel
      00B23B                       6330 00102$:
                           00122C  6331 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1376 ==.
                           00122C  6332 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377 ==.
                                   6333 ;	../SPL/src/stm8s_tim1.c: 1418: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   6334 ; genAnd
      00B23B A4 FD            [ 1] 6335 	and	a, #0xfd
                                   6336 ; genPointerSet
      00B23D C7 52 5C         [ 1] 6337 	ld	0x525c, a
                           001231  6338 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1378 ==.
                                   6339 ; genLabel
      00B240                       6340 00104$:
                           001231  6341 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379 ==.
                                   6342 ;	../SPL/src/stm8s_tim1.c: 1420: }
                                   6343 ; genEndFunction
                           001231  6344 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1380 ==.
                           001231  6345 	XG$TIM1_OC1PolarityConfig$0$0 ==.
      00B240 81               [ 4] 6346 	ret
                           001232  6347 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1381 ==.
                           001232  6348 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382 ==.
                                   6349 ;	../SPL/src/stm8s_tim1.c: 1430: void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6350 ; genLabel
                                   6351 ;	-----------------------------------------
                                   6352 ;	 function TIM1_OC1NPolarityConfig
                                   6353 ;	-----------------------------------------
                                   6354 ;	Register assignment is optimal.
                                   6355 ;	Stack space usage: 0 bytes.
      00B241                       6356 _TIM1_OC1NPolarityConfig:
                           001232  6357 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383 ==.
                           001232  6358 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384 ==.
                                   6359 ;	../SPL/src/stm8s_tim1.c: 1433: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6360 ; genIfx
      00B241 0D 03            [ 1] 6361 	tnz	(0x03, sp)
      00B243 26 03            [ 1] 6362 	jrne	00126$
      00B245 CC B2 60         [ 2] 6363 	jp	00107$
      00B248                       6364 00126$:
                                   6365 ; genCmpEQorNE
      00B248 7B 03            [ 1] 6366 	ld	a, (0x03, sp)
      00B24A A1 88            [ 1] 6367 	cp	a, #0x88
      00B24C 26 03            [ 1] 6368 	jrne	00128$
      00B24E CC B2 60         [ 2] 6369 	jp	00107$
      00B251                       6370 00128$:
                           001242  6371 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385 ==.
                                   6372 ; skipping generated iCode
                                   6373 ; skipping iCode since result will be rematerialized
                                   6374 ; skipping iCode since result will be rematerialized
                                   6375 ; genIPush
      00B251 4B 99            [ 1] 6376 	push	#0x99
                           001244  6377 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386 ==.
      00B253 4B 05            [ 1] 6378 	push	#0x05
                           001246  6379 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387 ==.
      00B255 5F               [ 1] 6380 	clrw	x
      00B256 89               [ 2] 6381 	pushw	x
                           001248  6382 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388 ==.
                                   6383 ; genIPush
      00B257 4B 1B            [ 1] 6384 	push	#<(___str_0+0)
                           00124A  6385 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389 ==.
      00B259 4B 81            [ 1] 6386 	push	#((___str_0+0) >> 8)
                           00124C  6387 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390 ==.
                                   6388 ; genCall
      00B25B CD 82 99         [ 4] 6389 	call	_assert_failed
      00B25E 5B 06            [ 2] 6390 	addw	sp, #6
                           001251  6391 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391 ==.
                                   6392 ; genLabel
      00B260                       6393 00107$:
                           001251  6394 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392 ==.
                                   6395 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6396 ; genPointerGet
      00B260 C6 52 5C         [ 1] 6397 	ld	a, 0x525c
                           001254  6398 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393 ==.
                                   6399 ;	../SPL/src/stm8s_tim1.c: 1436: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6400 ; genIfx
      00B263 0D 03            [ 1] 6401 	tnz	(0x03, sp)
      00B265 26 03            [ 1] 6402 	jrne	00130$
      00B267 CC B2 72         [ 2] 6403 	jp	00102$
      00B26A                       6404 00130$:
                           00125B  6405 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394 ==.
                           00125B  6406 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395 ==.
                                   6407 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6408 ; genOr
      00B26A AA 08            [ 1] 6409 	or	a, #0x08
                                   6410 ; genPointerSet
      00B26C C7 52 5C         [ 1] 6411 	ld	0x525c, a
                           001260  6412 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396 ==.
                                   6413 ; genGoto
      00B26F CC B2 77         [ 2] 6414 	jp	00104$
                                   6415 ; genLabel
      00B272                       6416 00102$:
                           001263  6417 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397 ==.
                           001263  6418 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398 ==.
                                   6419 ;	../SPL/src/stm8s_tim1.c: 1442: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP);
                                   6420 ; genAnd
      00B272 A4 F7            [ 1] 6421 	and	a, #0xf7
                                   6422 ; genPointerSet
      00B274 C7 52 5C         [ 1] 6423 	ld	0x525c, a
                           001268  6424 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399 ==.
                                   6425 ; genLabel
      00B277                       6426 00104$:
                           001268  6427 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400 ==.
                                   6428 ;	../SPL/src/stm8s_tim1.c: 1444: }
                                   6429 ; genEndFunction
                           001268  6430 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401 ==.
                           001268  6431 	XG$TIM1_OC1NPolarityConfig$0$0 ==.
      00B277 81               [ 4] 6432 	ret
                           001269  6433 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402 ==.
                           001269  6434 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1403 ==.
                                   6435 ;	../SPL/src/stm8s_tim1.c: 1454: void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6436 ; genLabel
                                   6437 ;	-----------------------------------------
                                   6438 ;	 function TIM1_OC2PolarityConfig
                                   6439 ;	-----------------------------------------
                                   6440 ;	Register assignment is optimal.
                                   6441 ;	Stack space usage: 0 bytes.
      00B278                       6442 _TIM1_OC2PolarityConfig:
                           001269  6443 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1404 ==.
                           001269  6444 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405 ==.
                                   6445 ;	../SPL/src/stm8s_tim1.c: 1457: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6446 ; genIfx
      00B278 0D 03            [ 1] 6447 	tnz	(0x03, sp)
      00B27A 26 03            [ 1] 6448 	jrne	00126$
      00B27C CC B2 97         [ 2] 6449 	jp	00107$
      00B27F                       6450 00126$:
                                   6451 ; genCmpEQorNE
      00B27F 7B 03            [ 1] 6452 	ld	a, (0x03, sp)
      00B281 A1 22            [ 1] 6453 	cp	a, #0x22
      00B283 26 03            [ 1] 6454 	jrne	00128$
      00B285 CC B2 97         [ 2] 6455 	jp	00107$
      00B288                       6456 00128$:
                           001279  6457 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1406 ==.
                                   6458 ; skipping generated iCode
                                   6459 ; skipping iCode since result will be rematerialized
                                   6460 ; skipping iCode since result will be rematerialized
                                   6461 ; genIPush
      00B288 4B B1            [ 1] 6462 	push	#0xb1
                           00127B  6463 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1407 ==.
      00B28A 4B 05            [ 1] 6464 	push	#0x05
                           00127D  6465 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1408 ==.
      00B28C 5F               [ 1] 6466 	clrw	x
      00B28D 89               [ 2] 6467 	pushw	x
                           00127F  6468 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1409 ==.
                                   6469 ; genIPush
      00B28E 4B 1B            [ 1] 6470 	push	#<(___str_0+0)
                           001281  6471 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1410 ==.
      00B290 4B 81            [ 1] 6472 	push	#((___str_0+0) >> 8)
                           001283  6473 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1411 ==.
                                   6474 ; genCall
      00B292 CD 82 99         [ 4] 6475 	call	_assert_failed
      00B295 5B 06            [ 2] 6476 	addw	sp, #6
                           001288  6477 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1412 ==.
                                   6478 ; genLabel
      00B297                       6479 00107$:
                           001288  6480 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413 ==.
                                   6481 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6482 ; genPointerGet
      00B297 C6 52 5C         [ 1] 6483 	ld	a, 0x525c
                           00128B  6484 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414 ==.
                                   6485 ;	../SPL/src/stm8s_tim1.c: 1460: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6486 ; genIfx
      00B29A 0D 03            [ 1] 6487 	tnz	(0x03, sp)
      00B29C 26 03            [ 1] 6488 	jrne	00130$
      00B29E CC B2 A9         [ 2] 6489 	jp	00102$
      00B2A1                       6490 00130$:
                           001292  6491 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1415 ==.
                           001292  6492 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416 ==.
                                   6493 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6494 ; genOr
      00B2A1 AA 20            [ 1] 6495 	or	a, #0x20
                                   6496 ; genPointerSet
      00B2A3 C7 52 5C         [ 1] 6497 	ld	0x525c, a
                           001297  6498 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1417 ==.
                                   6499 ; genGoto
      00B2A6 CC B2 AE         [ 2] 6500 	jp	00104$
                                   6501 ; genLabel
      00B2A9                       6502 00102$:
                           00129A  6503 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1418 ==.
                           00129A  6504 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419 ==.
                                   6505 ;	../SPL/src/stm8s_tim1.c: 1466: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   6506 ; genAnd
      00B2A9 A4 DF            [ 1] 6507 	and	a, #0xdf
                                   6508 ; genPointerSet
      00B2AB C7 52 5C         [ 1] 6509 	ld	0x525c, a
                           00129F  6510 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1420 ==.
                                   6511 ; genLabel
      00B2AE                       6512 00104$:
                           00129F  6513 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421 ==.
                                   6514 ;	../SPL/src/stm8s_tim1.c: 1468: }
                                   6515 ; genEndFunction
                           00129F  6516 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1422 ==.
                           00129F  6517 	XG$TIM1_OC2PolarityConfig$0$0 ==.
      00B2AE 81               [ 4] 6518 	ret
                           0012A0  6519 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1423 ==.
                           0012A0  6520 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424 ==.
                                   6521 ;	../SPL/src/stm8s_tim1.c: 1478: void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6522 ; genLabel
                                   6523 ;	-----------------------------------------
                                   6524 ;	 function TIM1_OC2NPolarityConfig
                                   6525 ;	-----------------------------------------
                                   6526 ;	Register assignment is optimal.
                                   6527 ;	Stack space usage: 0 bytes.
      00B2AF                       6528 _TIM1_OC2NPolarityConfig:
                           0012A0  6529 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425 ==.
                           0012A0  6530 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426 ==.
                                   6531 ;	../SPL/src/stm8s_tim1.c: 1481: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6532 ; genIfx
      00B2AF 0D 03            [ 1] 6533 	tnz	(0x03, sp)
      00B2B1 26 03            [ 1] 6534 	jrne	00126$
      00B2B3 CC B2 CE         [ 2] 6535 	jp	00107$
      00B2B6                       6536 00126$:
                                   6537 ; genCmpEQorNE
      00B2B6 7B 03            [ 1] 6538 	ld	a, (0x03, sp)
      00B2B8 A1 88            [ 1] 6539 	cp	a, #0x88
      00B2BA 26 03            [ 1] 6540 	jrne	00128$
      00B2BC CC B2 CE         [ 2] 6541 	jp	00107$
      00B2BF                       6542 00128$:
                           0012B0  6543 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427 ==.
                                   6544 ; skipping generated iCode
                                   6545 ; skipping iCode since result will be rematerialized
                                   6546 ; skipping iCode since result will be rematerialized
                                   6547 ; genIPush
      00B2BF 4B C9            [ 1] 6548 	push	#0xc9
                           0012B2  6549 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428 ==.
      00B2C1 4B 05            [ 1] 6550 	push	#0x05
                           0012B4  6551 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429 ==.
      00B2C3 5F               [ 1] 6552 	clrw	x
      00B2C4 89               [ 2] 6553 	pushw	x
                           0012B6  6554 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430 ==.
                                   6555 ; genIPush
      00B2C5 4B 1B            [ 1] 6556 	push	#<(___str_0+0)
                           0012B8  6557 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431 ==.
      00B2C7 4B 81            [ 1] 6558 	push	#((___str_0+0) >> 8)
                           0012BA  6559 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432 ==.
                                   6560 ; genCall
      00B2C9 CD 82 99         [ 4] 6561 	call	_assert_failed
      00B2CC 5B 06            [ 2] 6562 	addw	sp, #6
                           0012BF  6563 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433 ==.
                                   6564 ; genLabel
      00B2CE                       6565 00107$:
                           0012BF  6566 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434 ==.
                                   6567 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6568 ; genPointerGet
      00B2CE C6 52 5C         [ 1] 6569 	ld	a, 0x525c
                           0012C2  6570 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435 ==.
                                   6571 ;	../SPL/src/stm8s_tim1.c: 1484: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6572 ; genIfx
      00B2D1 0D 03            [ 1] 6573 	tnz	(0x03, sp)
      00B2D3 26 03            [ 1] 6574 	jrne	00130$
      00B2D5 CC B2 E0         [ 2] 6575 	jp	00102$
      00B2D8                       6576 00130$:
                           0012C9  6577 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436 ==.
                           0012C9  6578 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437 ==.
                                   6579 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6580 ; genOr
      00B2D8 AA 80            [ 1] 6581 	or	a, #0x80
                                   6582 ; genPointerSet
      00B2DA C7 52 5C         [ 1] 6583 	ld	0x525c, a
                           0012CE  6584 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438 ==.
                                   6585 ; genGoto
      00B2DD CC B2 E5         [ 2] 6586 	jp	00104$
                                   6587 ; genLabel
      00B2E0                       6588 00102$:
                           0012D1  6589 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439 ==.
                           0012D1  6590 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440 ==.
                                   6591 ;	../SPL/src/stm8s_tim1.c: 1490: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP);
                                   6592 ; genAnd
      00B2E0 A4 7F            [ 1] 6593 	and	a, #0x7f
                                   6594 ; genPointerSet
      00B2E2 C7 52 5C         [ 1] 6595 	ld	0x525c, a
                           0012D6  6596 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441 ==.
                                   6597 ; genLabel
      00B2E5                       6598 00104$:
                           0012D6  6599 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442 ==.
                                   6600 ;	../SPL/src/stm8s_tim1.c: 1492: }
                                   6601 ; genEndFunction
                           0012D6  6602 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443 ==.
                           0012D6  6603 	XG$TIM1_OC2NPolarityConfig$0$0 ==.
      00B2E5 81               [ 4] 6604 	ret
                           0012D7  6605 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444 ==.
                           0012D7  6606 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1445 ==.
                                   6607 ;	../SPL/src/stm8s_tim1.c: 1502: void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6608 ; genLabel
                                   6609 ;	-----------------------------------------
                                   6610 ;	 function TIM1_OC3PolarityConfig
                                   6611 ;	-----------------------------------------
                                   6612 ;	Register assignment is optimal.
                                   6613 ;	Stack space usage: 0 bytes.
      00B2E6                       6614 _TIM1_OC3PolarityConfig:
                           0012D7  6615 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1446 ==.
                           0012D7  6616 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447 ==.
                                   6617 ;	../SPL/src/stm8s_tim1.c: 1505: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6618 ; genIfx
      00B2E6 0D 03            [ 1] 6619 	tnz	(0x03, sp)
      00B2E8 26 03            [ 1] 6620 	jrne	00126$
      00B2EA CC B3 05         [ 2] 6621 	jp	00107$
      00B2ED                       6622 00126$:
                                   6623 ; genCmpEQorNE
      00B2ED 7B 03            [ 1] 6624 	ld	a, (0x03, sp)
      00B2EF A1 22            [ 1] 6625 	cp	a, #0x22
      00B2F1 26 03            [ 1] 6626 	jrne	00128$
      00B2F3 CC B3 05         [ 2] 6627 	jp	00107$
      00B2F6                       6628 00128$:
                           0012E7  6629 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1448 ==.
                                   6630 ; skipping generated iCode
                                   6631 ; skipping iCode since result will be rematerialized
                                   6632 ; skipping iCode since result will be rematerialized
                                   6633 ; genIPush
      00B2F6 4B E1            [ 1] 6634 	push	#0xe1
                           0012E9  6635 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1449 ==.
      00B2F8 4B 05            [ 1] 6636 	push	#0x05
                           0012EB  6637 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1450 ==.
      00B2FA 5F               [ 1] 6638 	clrw	x
      00B2FB 89               [ 2] 6639 	pushw	x
                           0012ED  6640 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1451 ==.
                                   6641 ; genIPush
      00B2FC 4B 1B            [ 1] 6642 	push	#<(___str_0+0)
                           0012EF  6643 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1452 ==.
      00B2FE 4B 81            [ 1] 6644 	push	#((___str_0+0) >> 8)
                           0012F1  6645 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1453 ==.
                                   6646 ; genCall
      00B300 CD 82 99         [ 4] 6647 	call	_assert_failed
      00B303 5B 06            [ 2] 6648 	addw	sp, #6
                           0012F6  6649 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1454 ==.
                                   6650 ; genLabel
      00B305                       6651 00107$:
                           0012F6  6652 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455 ==.
                                   6653 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6654 ; genPointerGet
      00B305 C6 52 5D         [ 1] 6655 	ld	a, 0x525d
                           0012F9  6656 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456 ==.
                                   6657 ;	../SPL/src/stm8s_tim1.c: 1508: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6658 ; genIfx
      00B308 0D 03            [ 1] 6659 	tnz	(0x03, sp)
      00B30A 26 03            [ 1] 6660 	jrne	00130$
      00B30C CC B3 17         [ 2] 6661 	jp	00102$
      00B30F                       6662 00130$:
                           001300  6663 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1457 ==.
                           001300  6664 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458 ==.
                                   6665 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6666 ; genOr
      00B30F AA 02            [ 1] 6667 	or	a, #0x02
                                   6668 ; genPointerSet
      00B311 C7 52 5D         [ 1] 6669 	ld	0x525d, a
                           001305  6670 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1459 ==.
                                   6671 ; genGoto
      00B314 CC B3 1C         [ 2] 6672 	jp	00104$
                                   6673 ; genLabel
      00B317                       6674 00102$:
                           001308  6675 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1460 ==.
                           001308  6676 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461 ==.
                                   6677 ;	../SPL/src/stm8s_tim1.c: 1514: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   6678 ; genAnd
      00B317 A4 FD            [ 1] 6679 	and	a, #0xfd
                                   6680 ; genPointerSet
      00B319 C7 52 5D         [ 1] 6681 	ld	0x525d, a
                           00130D  6682 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1462 ==.
                                   6683 ; genLabel
      00B31C                       6684 00104$:
                           00130D  6685 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463 ==.
                                   6686 ;	../SPL/src/stm8s_tim1.c: 1516: }
                                   6687 ; genEndFunction
                           00130D  6688 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1464 ==.
                           00130D  6689 	XG$TIM1_OC3PolarityConfig$0$0 ==.
      00B31C 81               [ 4] 6690 	ret
                           00130E  6691 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1465 ==.
                           00130E  6692 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466 ==.
                                   6693 ;	../SPL/src/stm8s_tim1.c: 1527: void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6694 ; genLabel
                                   6695 ;	-----------------------------------------
                                   6696 ;	 function TIM1_OC3NPolarityConfig
                                   6697 ;	-----------------------------------------
                                   6698 ;	Register assignment is optimal.
                                   6699 ;	Stack space usage: 0 bytes.
      00B31D                       6700 _TIM1_OC3NPolarityConfig:
                           00130E  6701 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467 ==.
                           00130E  6702 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468 ==.
                                   6703 ;	../SPL/src/stm8s_tim1.c: 1530: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6704 ; genIfx
      00B31D 0D 03            [ 1] 6705 	tnz	(0x03, sp)
      00B31F 26 03            [ 1] 6706 	jrne	00126$
      00B321 CC B3 3C         [ 2] 6707 	jp	00107$
      00B324                       6708 00126$:
                                   6709 ; genCmpEQorNE
      00B324 7B 03            [ 1] 6710 	ld	a, (0x03, sp)
      00B326 A1 88            [ 1] 6711 	cp	a, #0x88
      00B328 26 03            [ 1] 6712 	jrne	00128$
      00B32A CC B3 3C         [ 2] 6713 	jp	00107$
      00B32D                       6714 00128$:
                           00131E  6715 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469 ==.
                                   6716 ; skipping generated iCode
                                   6717 ; skipping iCode since result will be rematerialized
                                   6718 ; skipping iCode since result will be rematerialized
                                   6719 ; genIPush
      00B32D 4B FA            [ 1] 6720 	push	#0xfa
                           001320  6721 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470 ==.
      00B32F 4B 05            [ 1] 6722 	push	#0x05
                           001322  6723 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471 ==.
      00B331 5F               [ 1] 6724 	clrw	x
      00B332 89               [ 2] 6725 	pushw	x
                           001324  6726 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472 ==.
                                   6727 ; genIPush
      00B333 4B 1B            [ 1] 6728 	push	#<(___str_0+0)
                           001326  6729 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473 ==.
      00B335 4B 81            [ 1] 6730 	push	#((___str_0+0) >> 8)
                           001328  6731 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474 ==.
                                   6732 ; genCall
      00B337 CD 82 99         [ 4] 6733 	call	_assert_failed
      00B33A 5B 06            [ 2] 6734 	addw	sp, #6
                           00132D  6735 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475 ==.
                                   6736 ; genLabel
      00B33C                       6737 00107$:
                           00132D  6738 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476 ==.
                                   6739 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6740 ; genPointerGet
      00B33C C6 52 5D         [ 1] 6741 	ld	a, 0x525d
                           001330  6742 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477 ==.
                                   6743 ;	../SPL/src/stm8s_tim1.c: 1533: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6744 ; genIfx
      00B33F 0D 03            [ 1] 6745 	tnz	(0x03, sp)
      00B341 26 03            [ 1] 6746 	jrne	00130$
      00B343 CC B3 4E         [ 2] 6747 	jp	00102$
      00B346                       6748 00130$:
                           001337  6749 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478 ==.
                           001337  6750 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479 ==.
                                   6751 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6752 ; genOr
      00B346 AA 08            [ 1] 6753 	or	a, #0x08
                                   6754 ; genPointerSet
      00B348 C7 52 5D         [ 1] 6755 	ld	0x525d, a
                           00133C  6756 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480 ==.
                                   6757 ; genGoto
      00B34B CC B3 53         [ 2] 6758 	jp	00104$
                                   6759 ; genLabel
      00B34E                       6760 00102$:
                           00133F  6761 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481 ==.
                           00133F  6762 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482 ==.
                                   6763 ;	../SPL/src/stm8s_tim1.c: 1539: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP);
                                   6764 ; genAnd
      00B34E A4 F7            [ 1] 6765 	and	a, #0xf7
                                   6766 ; genPointerSet
      00B350 C7 52 5D         [ 1] 6767 	ld	0x525d, a
                           001344  6768 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483 ==.
                                   6769 ; genLabel
      00B353                       6770 00104$:
                           001344  6771 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484 ==.
                                   6772 ;	../SPL/src/stm8s_tim1.c: 1541: }
                                   6773 ; genEndFunction
                           001344  6774 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485 ==.
                           001344  6775 	XG$TIM1_OC3NPolarityConfig$0$0 ==.
      00B353 81               [ 4] 6776 	ret
                           001345  6777 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486 ==.
                           001345  6778 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1487 ==.
                                   6779 ;	../SPL/src/stm8s_tim1.c: 1551: void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6780 ; genLabel
                                   6781 ;	-----------------------------------------
                                   6782 ;	 function TIM1_OC4PolarityConfig
                                   6783 ;	-----------------------------------------
                                   6784 ;	Register assignment is optimal.
                                   6785 ;	Stack space usage: 0 bytes.
      00B354                       6786 _TIM1_OC4PolarityConfig:
                           001345  6787 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1488 ==.
                           001345  6788 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489 ==.
                                   6789 ;	../SPL/src/stm8s_tim1.c: 1554: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6790 ; genIfx
      00B354 0D 03            [ 1] 6791 	tnz	(0x03, sp)
      00B356 26 03            [ 1] 6792 	jrne	00126$
      00B358 CC B3 73         [ 2] 6793 	jp	00107$
      00B35B                       6794 00126$:
                                   6795 ; genCmpEQorNE
      00B35B 7B 03            [ 1] 6796 	ld	a, (0x03, sp)
      00B35D A1 22            [ 1] 6797 	cp	a, #0x22
      00B35F 26 03            [ 1] 6798 	jrne	00128$
      00B361 CC B3 73         [ 2] 6799 	jp	00107$
      00B364                       6800 00128$:
                           001355  6801 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1490 ==.
                                   6802 ; skipping generated iCode
                                   6803 ; skipping iCode since result will be rematerialized
                                   6804 ; skipping iCode since result will be rematerialized
                                   6805 ; genIPush
      00B364 4B 12            [ 1] 6806 	push	#0x12
                           001357  6807 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1491 ==.
      00B366 4B 06            [ 1] 6808 	push	#0x06
                           001359  6809 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1492 ==.
      00B368 5F               [ 1] 6810 	clrw	x
      00B369 89               [ 2] 6811 	pushw	x
                           00135B  6812 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1493 ==.
                                   6813 ; genIPush
      00B36A 4B 1B            [ 1] 6814 	push	#<(___str_0+0)
                           00135D  6815 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1494 ==.
      00B36C 4B 81            [ 1] 6816 	push	#((___str_0+0) >> 8)
                           00135F  6817 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1495 ==.
                                   6818 ; genCall
      00B36E CD 82 99         [ 4] 6819 	call	_assert_failed
      00B371 5B 06            [ 2] 6820 	addw	sp, #6
                           001364  6821 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1496 ==.
                                   6822 ; genLabel
      00B373                       6823 00107$:
                           001364  6824 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497 ==.
                                   6825 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6826 ; genPointerGet
      00B373 C6 52 5D         [ 1] 6827 	ld	a, 0x525d
                           001367  6828 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498 ==.
                                   6829 ;	../SPL/src/stm8s_tim1.c: 1557: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6830 ; genIfx
      00B376 0D 03            [ 1] 6831 	tnz	(0x03, sp)
      00B378 26 03            [ 1] 6832 	jrne	00130$
      00B37A CC B3 85         [ 2] 6833 	jp	00102$
      00B37D                       6834 00130$:
                           00136E  6835 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1499 ==.
                           00136E  6836 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500 ==.
                                   6837 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6838 ; genOr
      00B37D AA 20            [ 1] 6839 	or	a, #0x20
                                   6840 ; genPointerSet
      00B37F C7 52 5D         [ 1] 6841 	ld	0x525d, a
                           001373  6842 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1501 ==.
                                   6843 ; genGoto
      00B382 CC B3 8A         [ 2] 6844 	jp	00104$
                                   6845 ; genLabel
      00B385                       6846 00102$:
                           001376  6847 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1502 ==.
                           001376  6848 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503 ==.
                                   6849 ;	../SPL/src/stm8s_tim1.c: 1563: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   6850 ; genAnd
      00B385 A4 DF            [ 1] 6851 	and	a, #0xdf
                                   6852 ; genPointerSet
      00B387 C7 52 5D         [ 1] 6853 	ld	0x525d, a
                           00137B  6854 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1504 ==.
                                   6855 ; genLabel
      00B38A                       6856 00104$:
                           00137B  6857 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505 ==.
                                   6858 ;	../SPL/src/stm8s_tim1.c: 1565: }
                                   6859 ; genEndFunction
                           00137B  6860 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1506 ==.
                           00137B  6861 	XG$TIM1_OC4PolarityConfig$0$0 ==.
      00B38A 81               [ 4] 6862 	ret
                           00137C  6863 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1507 ==.
                           00137C  6864 	Sstm8s_tim1$TIM1_CCxCmd$1508 ==.
                                   6865 ;	../SPL/src/stm8s_tim1.c: 1579: void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   6866 ; genLabel
                                   6867 ;	-----------------------------------------
                                   6868 ;	 function TIM1_CCxCmd
                                   6869 ;	-----------------------------------------
                                   6870 ;	Register assignment might be sub-optimal.
                                   6871 ;	Stack space usage: 2 bytes.
      00B38B                       6872 _TIM1_CCxCmd:
                           00137C  6873 	Sstm8s_tim1$TIM1_CCxCmd$1509 ==.
      00B38B 89               [ 2] 6874 	pushw	x
                           00137D  6875 	Sstm8s_tim1$TIM1_CCxCmd$1510 ==.
                           00137D  6876 	Sstm8s_tim1$TIM1_CCxCmd$1511 ==.
                                   6877 ;	../SPL/src/stm8s_tim1.c: 1582: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   6878 ; genCmpEQorNE
      00B38C 7B 05            [ 1] 6879 	ld	a, (0x05, sp)
      00B38E 4A               [ 1] 6880 	dec	a
      00B38F 26 07            [ 1] 6881 	jrne	00206$
      00B391 A6 01            [ 1] 6882 	ld	a, #0x01
      00B393 6B 01            [ 1] 6883 	ld	(0x01, sp), a
      00B395 CC B3 9A         [ 2] 6884 	jp	00207$
      00B398                       6885 00206$:
      00B398 0F 01            [ 1] 6886 	clr	(0x01, sp)
      00B39A                       6887 00207$:
                           00138B  6888 	Sstm8s_tim1$TIM1_CCxCmd$1512 ==.
                                   6889 ; genCmpEQorNE
      00B39A 7B 05            [ 1] 6890 	ld	a, (0x05, sp)
      00B39C A1 02            [ 1] 6891 	cp	a, #0x02
      00B39E 26 07            [ 1] 6892 	jrne	00209$
      00B3A0 A6 01            [ 1] 6893 	ld	a, #0x01
      00B3A2 6B 02            [ 1] 6894 	ld	(0x02, sp), a
      00B3A4 CC B3 A9         [ 2] 6895 	jp	00210$
      00B3A7                       6896 00209$:
      00B3A7 0F 02            [ 1] 6897 	clr	(0x02, sp)
      00B3A9                       6898 00210$:
                           00139A  6899 	Sstm8s_tim1$TIM1_CCxCmd$1513 ==.
                                   6900 ; genIfx
      00B3A9 0D 05            [ 1] 6901 	tnz	(0x05, sp)
      00B3AB 26 03            [ 1] 6902 	jrne	00211$
      00B3AD CC B3 D6         [ 2] 6903 	jp	00125$
      00B3B0                       6904 00211$:
                                   6905 ; genIfx
      00B3B0 0D 01            [ 1] 6906 	tnz	(0x01, sp)
      00B3B2 27 03            [ 1] 6907 	jreq	00212$
      00B3B4 CC B3 D6         [ 2] 6908 	jp	00125$
      00B3B7                       6909 00212$:
                                   6910 ; genIfx
      00B3B7 0D 02            [ 1] 6911 	tnz	(0x02, sp)
      00B3B9 27 03            [ 1] 6912 	jreq	00213$
      00B3BB CC B3 D6         [ 2] 6913 	jp	00125$
      00B3BE                       6914 00213$:
                                   6915 ; genCmpEQorNE
      00B3BE 7B 05            [ 1] 6916 	ld	a, (0x05, sp)
      00B3C0 A1 03            [ 1] 6917 	cp	a, #0x03
      00B3C2 26 03            [ 1] 6918 	jrne	00215$
      00B3C4 CC B3 D6         [ 2] 6919 	jp	00125$
      00B3C7                       6920 00215$:
                           0013B8  6921 	Sstm8s_tim1$TIM1_CCxCmd$1514 ==.
                                   6922 ; skipping generated iCode
                                   6923 ; skipping iCode since result will be rematerialized
                                   6924 ; skipping iCode since result will be rematerialized
                                   6925 ; genIPush
      00B3C7 4B 2E            [ 1] 6926 	push	#0x2e
                           0013BA  6927 	Sstm8s_tim1$TIM1_CCxCmd$1515 ==.
      00B3C9 4B 06            [ 1] 6928 	push	#0x06
                           0013BC  6929 	Sstm8s_tim1$TIM1_CCxCmd$1516 ==.
      00B3CB 5F               [ 1] 6930 	clrw	x
      00B3CC 89               [ 2] 6931 	pushw	x
                           0013BE  6932 	Sstm8s_tim1$TIM1_CCxCmd$1517 ==.
                                   6933 ; genIPush
      00B3CD 4B 1B            [ 1] 6934 	push	#<(___str_0+0)
                           0013C0  6935 	Sstm8s_tim1$TIM1_CCxCmd$1518 ==.
      00B3CF 4B 81            [ 1] 6936 	push	#((___str_0+0) >> 8)
                           0013C2  6937 	Sstm8s_tim1$TIM1_CCxCmd$1519 ==.
                                   6938 ; genCall
      00B3D1 CD 82 99         [ 4] 6939 	call	_assert_failed
      00B3D4 5B 06            [ 2] 6940 	addw	sp, #6
                           0013C7  6941 	Sstm8s_tim1$TIM1_CCxCmd$1520 ==.
                                   6942 ; genLabel
      00B3D6                       6943 00125$:
                           0013C7  6944 	Sstm8s_tim1$TIM1_CCxCmd$1521 ==.
                                   6945 ;	../SPL/src/stm8s_tim1.c: 1583: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6946 ; genIfx
      00B3D6 0D 06            [ 1] 6947 	tnz	(0x06, sp)
      00B3D8 26 03            [ 1] 6948 	jrne	00217$
      00B3DA CC B3 F4         [ 2] 6949 	jp	00136$
      00B3DD                       6950 00217$:
                                   6951 ; genCmpEQorNE
      00B3DD 7B 06            [ 1] 6952 	ld	a, (0x06, sp)
      00B3DF 4A               [ 1] 6953 	dec	a
      00B3E0 26 03            [ 1] 6954 	jrne	00219$
      00B3E2 CC B3 F4         [ 2] 6955 	jp	00136$
      00B3E5                       6956 00219$:
                           0013D6  6957 	Sstm8s_tim1$TIM1_CCxCmd$1522 ==.
                                   6958 ; skipping generated iCode
                                   6959 ; skipping iCode since result will be rematerialized
                                   6960 ; skipping iCode since result will be rematerialized
                                   6961 ; genIPush
      00B3E5 4B 2F            [ 1] 6962 	push	#0x2f
                           0013D8  6963 	Sstm8s_tim1$TIM1_CCxCmd$1523 ==.
      00B3E7 4B 06            [ 1] 6964 	push	#0x06
                           0013DA  6965 	Sstm8s_tim1$TIM1_CCxCmd$1524 ==.
      00B3E9 5F               [ 1] 6966 	clrw	x
      00B3EA 89               [ 2] 6967 	pushw	x
                           0013DC  6968 	Sstm8s_tim1$TIM1_CCxCmd$1525 ==.
                                   6969 ; genIPush
      00B3EB 4B 1B            [ 1] 6970 	push	#<(___str_0+0)
                           0013DE  6971 	Sstm8s_tim1$TIM1_CCxCmd$1526 ==.
      00B3ED 4B 81            [ 1] 6972 	push	#((___str_0+0) >> 8)
                           0013E0  6973 	Sstm8s_tim1$TIM1_CCxCmd$1527 ==.
                                   6974 ; genCall
      00B3EF CD 82 99         [ 4] 6975 	call	_assert_failed
      00B3F2 5B 06            [ 2] 6976 	addw	sp, #6
                           0013E5  6977 	Sstm8s_tim1$TIM1_CCxCmd$1528 ==.
                                   6978 ; genLabel
      00B3F4                       6979 00136$:
                           0013E5  6980 	Sstm8s_tim1$TIM1_CCxCmd$1529 ==.
                                   6981 ;	../SPL/src/stm8s_tim1.c: 1585: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   6982 ; genIfx
      00B3F4 0D 05            [ 1] 6983 	tnz	(0x05, sp)
      00B3F6 27 03            [ 1] 6984 	jreq	00221$
      00B3F8 CC B4 15         [ 2] 6985 	jp	00120$
      00B3FB                       6986 00221$:
                           0013EC  6987 	Sstm8s_tim1$TIM1_CCxCmd$1530 ==.
                                   6988 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   6989 ; genPointerGet
      00B3FB C6 52 5C         [ 1] 6990 	ld	a, 0x525c
                           0013EF  6991 	Sstm8s_tim1$TIM1_CCxCmd$1531 ==.
                           0013EF  6992 	Sstm8s_tim1$TIM1_CCxCmd$1532 ==.
                                   6993 ;	../SPL/src/stm8s_tim1.c: 1588: if (NewState != DISABLE)
                                   6994 ; genIfx
      00B3FE 0D 06            [ 1] 6995 	tnz	(0x06, sp)
      00B400 26 03            [ 1] 6996 	jrne	00222$
      00B402 CC B4 0D         [ 2] 6997 	jp	00102$
      00B405                       6998 00222$:
                           0013F6  6999 	Sstm8s_tim1$TIM1_CCxCmd$1533 ==.
                           0013F6  7000 	Sstm8s_tim1$TIM1_CCxCmd$1534 ==.
                                   7001 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7002 ; genOr
      00B405 AA 01            [ 1] 7003 	or	a, #0x01
                                   7004 ; genPointerSet
      00B407 C7 52 5C         [ 1] 7005 	ld	0x525c, a
                           0013FB  7006 	Sstm8s_tim1$TIM1_CCxCmd$1535 ==.
                                   7007 ; genGoto
      00B40A CC B4 71         [ 2] 7008 	jp	00122$
                                   7009 ; genLabel
      00B40D                       7010 00102$:
                           0013FE  7011 	Sstm8s_tim1$TIM1_CCxCmd$1536 ==.
                           0013FE  7012 	Sstm8s_tim1$TIM1_CCxCmd$1537 ==.
                                   7013 ;	../SPL/src/stm8s_tim1.c: 1594: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7014 ; genAnd
      00B40D A4 FE            [ 1] 7015 	and	a, #0xfe
                                   7016 ; genPointerSet
      00B40F C7 52 5C         [ 1] 7017 	ld	0x525c, a
                           001403  7018 	Sstm8s_tim1$TIM1_CCxCmd$1538 ==.
                                   7019 ; genGoto
      00B412 CC B4 71         [ 2] 7020 	jp	00122$
                                   7021 ; genLabel
      00B415                       7022 00120$:
                           001406  7023 	Sstm8s_tim1$TIM1_CCxCmd$1539 ==.
                                   7024 ;	../SPL/src/stm8s_tim1.c: 1598: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7025 ; genAssign
      00B415 7B 01            [ 1] 7026 	ld	a, (0x01, sp)
                                   7027 ; genIfx
      00B417 4D               [ 1] 7028 	tnz	a
      00B418 26 03            [ 1] 7029 	jrne	00223$
      00B41A CC B4 37         [ 2] 7030 	jp	00117$
      00B41D                       7031 00223$:
                           00140E  7032 	Sstm8s_tim1$TIM1_CCxCmd$1540 ==.
                                   7033 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7034 ; genPointerGet
      00B41D C6 52 5C         [ 1] 7035 	ld	a, 0x525c
                           001411  7036 	Sstm8s_tim1$TIM1_CCxCmd$1541 ==.
                           001411  7037 	Sstm8s_tim1$TIM1_CCxCmd$1542 ==.
                                   7038 ;	../SPL/src/stm8s_tim1.c: 1601: if (NewState != DISABLE)
                                   7039 ; genIfx
      00B420 0D 06            [ 1] 7040 	tnz	(0x06, sp)
      00B422 26 03            [ 1] 7041 	jrne	00224$
      00B424 CC B4 2F         [ 2] 7042 	jp	00105$
      00B427                       7043 00224$:
                           001418  7044 	Sstm8s_tim1$TIM1_CCxCmd$1543 ==.
                           001418  7045 	Sstm8s_tim1$TIM1_CCxCmd$1544 ==.
                                   7046 ;	../SPL/src/stm8s_tim1.c: 1603: TIM1->CCER1 |= TIM1_CCER1_CC2E;
                                   7047 ; genOr
      00B427 AA 10            [ 1] 7048 	or	a, #0x10
                                   7049 ; genPointerSet
      00B429 C7 52 5C         [ 1] 7050 	ld	0x525c, a
                           00141D  7051 	Sstm8s_tim1$TIM1_CCxCmd$1545 ==.
                                   7052 ; genGoto
      00B42C CC B4 71         [ 2] 7053 	jp	00122$
                                   7054 ; genLabel
      00B42F                       7055 00105$:
                           001420  7056 	Sstm8s_tim1$TIM1_CCxCmd$1546 ==.
                           001420  7057 	Sstm8s_tim1$TIM1_CCxCmd$1547 ==.
                                   7058 ;	../SPL/src/stm8s_tim1.c: 1607: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7059 ; genAnd
      00B42F A4 EF            [ 1] 7060 	and	a, #0xef
                                   7061 ; genPointerSet
      00B431 C7 52 5C         [ 1] 7062 	ld	0x525c, a
                           001425  7063 	Sstm8s_tim1$TIM1_CCxCmd$1548 ==.
                                   7064 ; genGoto
      00B434 CC B4 71         [ 2] 7065 	jp	00122$
                                   7066 ; genLabel
      00B437                       7067 00117$:
                           001428  7068 	Sstm8s_tim1$TIM1_CCxCmd$1549 ==.
                                   7069 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7070 ; genPointerGet
      00B437 C6 52 5D         [ 1] 7071 	ld	a, 0x525d
                           00142B  7072 	Sstm8s_tim1$TIM1_CCxCmd$1550 ==.
                                   7073 ;	../SPL/src/stm8s_tim1.c: 1610: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7074 ; genAssign
      00B43A 41               [ 1] 7075 	exg	a, xl
      00B43B 7B 02            [ 1] 7076 	ld	a, (0x02, sp)
      00B43D 41               [ 1] 7077 	exg	a, xl
                                   7078 ; genIfx
      00B43E 41               [ 1] 7079 	exg	a, xl
      00B43F 4D               [ 1] 7080 	tnz	a
      00B440 41               [ 1] 7081 	exg	a, xl
      00B441 26 03            [ 1] 7082 	jrne	00225$
      00B443 CC B4 5D         [ 2] 7083 	jp	00114$
      00B446                       7084 00225$:
                           001437  7085 	Sstm8s_tim1$TIM1_CCxCmd$1551 ==.
                           001437  7086 	Sstm8s_tim1$TIM1_CCxCmd$1552 ==.
                                   7087 ;	../SPL/src/stm8s_tim1.c: 1613: if (NewState != DISABLE)
                                   7088 ; genIfx
      00B446 0D 06            [ 1] 7089 	tnz	(0x06, sp)
      00B448 26 03            [ 1] 7090 	jrne	00226$
      00B44A CC B4 55         [ 2] 7091 	jp	00108$
      00B44D                       7092 00226$:
                           00143E  7093 	Sstm8s_tim1$TIM1_CCxCmd$1553 ==.
                           00143E  7094 	Sstm8s_tim1$TIM1_CCxCmd$1554 ==.
                                   7095 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7096 ; genOr
      00B44D AA 01            [ 1] 7097 	or	a, #0x01
                                   7098 ; genPointerSet
      00B44F C7 52 5D         [ 1] 7099 	ld	0x525d, a
                           001443  7100 	Sstm8s_tim1$TIM1_CCxCmd$1555 ==.
                                   7101 ; genGoto
      00B452 CC B4 71         [ 2] 7102 	jp	00122$
                                   7103 ; genLabel
      00B455                       7104 00108$:
                           001446  7105 	Sstm8s_tim1$TIM1_CCxCmd$1556 ==.
                           001446  7106 	Sstm8s_tim1$TIM1_CCxCmd$1557 ==.
                                   7107 ;	../SPL/src/stm8s_tim1.c: 1619: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7108 ; genAnd
      00B455 A4 FE            [ 1] 7109 	and	a, #0xfe
                                   7110 ; genPointerSet
      00B457 C7 52 5D         [ 1] 7111 	ld	0x525d, a
                           00144B  7112 	Sstm8s_tim1$TIM1_CCxCmd$1558 ==.
                                   7113 ; genGoto
      00B45A CC B4 71         [ 2] 7114 	jp	00122$
                                   7115 ; genLabel
      00B45D                       7116 00114$:
                           00144E  7117 	Sstm8s_tim1$TIM1_CCxCmd$1559 ==.
                           00144E  7118 	Sstm8s_tim1$TIM1_CCxCmd$1560 ==.
                                   7119 ;	../SPL/src/stm8s_tim1.c: 1625: if (NewState != DISABLE)
                                   7120 ; genIfx
      00B45D 0D 06            [ 1] 7121 	tnz	(0x06, sp)
      00B45F 26 03            [ 1] 7122 	jrne	00227$
      00B461 CC B4 6C         [ 2] 7123 	jp	00111$
      00B464                       7124 00227$:
                           001455  7125 	Sstm8s_tim1$TIM1_CCxCmd$1561 ==.
                           001455  7126 	Sstm8s_tim1$TIM1_CCxCmd$1562 ==.
                                   7127 ;	../SPL/src/stm8s_tim1.c: 1627: TIM1->CCER2 |= TIM1_CCER2_CC4E;
                                   7128 ; genOr
      00B464 AA 10            [ 1] 7129 	or	a, #0x10
                                   7130 ; genPointerSet
      00B466 C7 52 5D         [ 1] 7131 	ld	0x525d, a
                           00145A  7132 	Sstm8s_tim1$TIM1_CCxCmd$1563 ==.
                                   7133 ; genGoto
      00B469 CC B4 71         [ 2] 7134 	jp	00122$
                                   7135 ; genLabel
      00B46C                       7136 00111$:
                           00145D  7137 	Sstm8s_tim1$TIM1_CCxCmd$1564 ==.
                           00145D  7138 	Sstm8s_tim1$TIM1_CCxCmd$1565 ==.
                                   7139 ;	../SPL/src/stm8s_tim1.c: 1631: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7140 ; genAnd
      00B46C A4 EF            [ 1] 7141 	and	a, #0xef
                                   7142 ; genPointerSet
      00B46E C7 52 5D         [ 1] 7143 	ld	0x525d, a
                           001462  7144 	Sstm8s_tim1$TIM1_CCxCmd$1566 ==.
                                   7145 ; genLabel
      00B471                       7146 00122$:
                           001462  7147 	Sstm8s_tim1$TIM1_CCxCmd$1567 ==.
                                   7148 ;	../SPL/src/stm8s_tim1.c: 1634: }
                                   7149 ; genEndFunction
      00B471 85               [ 2] 7150 	popw	x
                           001463  7151 	Sstm8s_tim1$TIM1_CCxCmd$1568 ==.
                           001463  7152 	Sstm8s_tim1$TIM1_CCxCmd$1569 ==.
                           001463  7153 	XG$TIM1_CCxCmd$0$0 ==.
      00B472 81               [ 4] 7154 	ret
                           001464  7155 	Sstm8s_tim1$TIM1_CCxCmd$1570 ==.
                           001464  7156 	Sstm8s_tim1$TIM1_CCxNCmd$1571 ==.
                                   7157 ;	../SPL/src/stm8s_tim1.c: 1647: void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   7158 ; genLabel
                                   7159 ;	-----------------------------------------
                                   7160 ;	 function TIM1_CCxNCmd
                                   7161 ;	-----------------------------------------
                                   7162 ;	Register assignment might be sub-optimal.
                                   7163 ;	Stack space usage: 1 bytes.
      00B473                       7164 _TIM1_CCxNCmd:
                           001464  7165 	Sstm8s_tim1$TIM1_CCxNCmd$1572 ==.
      00B473 88               [ 1] 7166 	push	a
                           001465  7167 	Sstm8s_tim1$TIM1_CCxNCmd$1573 ==.
                           001465  7168 	Sstm8s_tim1$TIM1_CCxNCmd$1574 ==.
                                   7169 ;	../SPL/src/stm8s_tim1.c: 1650: assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel));
                                   7170 ; genCmpEQorNE
      00B474 7B 04            [ 1] 7171 	ld	a, (0x04, sp)
      00B476 4A               [ 1] 7172 	dec	a
      00B477 26 07            [ 1] 7173 	jrne	00182$
      00B479 A6 01            [ 1] 7174 	ld	a, #0x01
      00B47B 6B 01            [ 1] 7175 	ld	(0x01, sp), a
      00B47D CC B4 82         [ 2] 7176 	jp	00183$
      00B480                       7177 00182$:
      00B480 0F 01            [ 1] 7178 	clr	(0x01, sp)
      00B482                       7179 00183$:
                           001473  7180 	Sstm8s_tim1$TIM1_CCxNCmd$1575 ==.
                                   7181 ; genIfx
      00B482 0D 04            [ 1] 7182 	tnz	(0x04, sp)
      00B484 26 03            [ 1] 7183 	jrne	00184$
      00B486 CC B4 A8         [ 2] 7184 	jp	00119$
      00B489                       7185 00184$:
                                   7186 ; genIfx
      00B489 0D 01            [ 1] 7187 	tnz	(0x01, sp)
      00B48B 27 03            [ 1] 7188 	jreq	00185$
      00B48D CC B4 A8         [ 2] 7189 	jp	00119$
      00B490                       7190 00185$:
                                   7191 ; genCmpEQorNE
      00B490 7B 04            [ 1] 7192 	ld	a, (0x04, sp)
      00B492 A1 02            [ 1] 7193 	cp	a, #0x02
      00B494 26 03            [ 1] 7194 	jrne	00187$
      00B496 CC B4 A8         [ 2] 7195 	jp	00119$
      00B499                       7196 00187$:
                           00148A  7197 	Sstm8s_tim1$TIM1_CCxNCmd$1576 ==.
                                   7198 ; skipping generated iCode
                                   7199 ; skipping iCode since result will be rematerialized
                                   7200 ; skipping iCode since result will be rematerialized
                                   7201 ; genIPush
      00B499 4B 72            [ 1] 7202 	push	#0x72
                           00148C  7203 	Sstm8s_tim1$TIM1_CCxNCmd$1577 ==.
      00B49B 4B 06            [ 1] 7204 	push	#0x06
                           00148E  7205 	Sstm8s_tim1$TIM1_CCxNCmd$1578 ==.
      00B49D 5F               [ 1] 7206 	clrw	x
      00B49E 89               [ 2] 7207 	pushw	x
                           001490  7208 	Sstm8s_tim1$TIM1_CCxNCmd$1579 ==.
                                   7209 ; genIPush
      00B49F 4B 1B            [ 1] 7210 	push	#<(___str_0+0)
                           001492  7211 	Sstm8s_tim1$TIM1_CCxNCmd$1580 ==.
      00B4A1 4B 81            [ 1] 7212 	push	#((___str_0+0) >> 8)
                           001494  7213 	Sstm8s_tim1$TIM1_CCxNCmd$1581 ==.
                                   7214 ; genCall
      00B4A3 CD 82 99         [ 4] 7215 	call	_assert_failed
      00B4A6 5B 06            [ 2] 7216 	addw	sp, #6
                           001499  7217 	Sstm8s_tim1$TIM1_CCxNCmd$1582 ==.
                                   7218 ; genLabel
      00B4A8                       7219 00119$:
                           001499  7220 	Sstm8s_tim1$TIM1_CCxNCmd$1583 ==.
                                   7221 ;	../SPL/src/stm8s_tim1.c: 1651: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   7222 ; genIfx
      00B4A8 0D 05            [ 1] 7223 	tnz	(0x05, sp)
      00B4AA 26 03            [ 1] 7224 	jrne	00189$
      00B4AC CC B4 C6         [ 2] 7225 	jp	00127$
      00B4AF                       7226 00189$:
                                   7227 ; genCmpEQorNE
      00B4AF 7B 05            [ 1] 7228 	ld	a, (0x05, sp)
      00B4B1 4A               [ 1] 7229 	dec	a
      00B4B2 26 03            [ 1] 7230 	jrne	00191$
      00B4B4 CC B4 C6         [ 2] 7231 	jp	00127$
      00B4B7                       7232 00191$:
                           0014A8  7233 	Sstm8s_tim1$TIM1_CCxNCmd$1584 ==.
                                   7234 ; skipping generated iCode
                                   7235 ; skipping iCode since result will be rematerialized
                                   7236 ; skipping iCode since result will be rematerialized
                                   7237 ; genIPush
      00B4B7 4B 73            [ 1] 7238 	push	#0x73
                           0014AA  7239 	Sstm8s_tim1$TIM1_CCxNCmd$1585 ==.
      00B4B9 4B 06            [ 1] 7240 	push	#0x06
                           0014AC  7241 	Sstm8s_tim1$TIM1_CCxNCmd$1586 ==.
      00B4BB 5F               [ 1] 7242 	clrw	x
      00B4BC 89               [ 2] 7243 	pushw	x
                           0014AE  7244 	Sstm8s_tim1$TIM1_CCxNCmd$1587 ==.
                                   7245 ; genIPush
      00B4BD 4B 1B            [ 1] 7246 	push	#<(___str_0+0)
                           0014B0  7247 	Sstm8s_tim1$TIM1_CCxNCmd$1588 ==.
      00B4BF 4B 81            [ 1] 7248 	push	#((___str_0+0) >> 8)
                           0014B2  7249 	Sstm8s_tim1$TIM1_CCxNCmd$1589 ==.
                                   7250 ; genCall
      00B4C1 CD 82 99         [ 4] 7251 	call	_assert_failed
      00B4C4 5B 06            [ 2] 7252 	addw	sp, #6
                           0014B7  7253 	Sstm8s_tim1$TIM1_CCxNCmd$1590 ==.
                                   7254 ; genLabel
      00B4C6                       7255 00127$:
                           0014B7  7256 	Sstm8s_tim1$TIM1_CCxNCmd$1591 ==.
                                   7257 ;	../SPL/src/stm8s_tim1.c: 1653: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7258 ; genIfx
      00B4C6 0D 04            [ 1] 7259 	tnz	(0x04, sp)
      00B4C8 27 03            [ 1] 7260 	jreq	00193$
      00B4CA CC B4 E7         [ 2] 7261 	jp	00114$
      00B4CD                       7262 00193$:
                           0014BE  7263 	Sstm8s_tim1$TIM1_CCxNCmd$1592 ==.
                                   7264 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7265 ; genPointerGet
      00B4CD C6 52 5C         [ 1] 7266 	ld	a, 0x525c
                           0014C1  7267 	Sstm8s_tim1$TIM1_CCxNCmd$1593 ==.
                           0014C1  7268 	Sstm8s_tim1$TIM1_CCxNCmd$1594 ==.
                                   7269 ;	../SPL/src/stm8s_tim1.c: 1656: if (NewState != DISABLE)
                                   7270 ; genIfx
      00B4D0 0D 05            [ 1] 7271 	tnz	(0x05, sp)
      00B4D2 26 03            [ 1] 7272 	jrne	00194$
      00B4D4 CC B4 DF         [ 2] 7273 	jp	00102$
      00B4D7                       7274 00194$:
                           0014C8  7275 	Sstm8s_tim1$TIM1_CCxNCmd$1595 ==.
                           0014C8  7276 	Sstm8s_tim1$TIM1_CCxNCmd$1596 ==.
                                   7277 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7278 ; genOr
      00B4D7 AA 04            [ 1] 7279 	or	a, #0x04
                                   7280 ; genPointerSet
      00B4D9 C7 52 5C         [ 1] 7281 	ld	0x525c, a
                           0014CD  7282 	Sstm8s_tim1$TIM1_CCxNCmd$1597 ==.
                                   7283 ; genGoto
      00B4DC CC B5 20         [ 2] 7284 	jp	00116$
                                   7285 ; genLabel
      00B4DF                       7286 00102$:
                           0014D0  7287 	Sstm8s_tim1$TIM1_CCxNCmd$1598 ==.
                           0014D0  7288 	Sstm8s_tim1$TIM1_CCxNCmd$1599 ==.
                                   7289 ;	../SPL/src/stm8s_tim1.c: 1662: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE);
                                   7290 ; genAnd
      00B4DF A4 FB            [ 1] 7291 	and	a, #0xfb
                                   7292 ; genPointerSet
      00B4E1 C7 52 5C         [ 1] 7293 	ld	0x525c, a
                           0014D5  7294 	Sstm8s_tim1$TIM1_CCxNCmd$1600 ==.
                                   7295 ; genGoto
      00B4E4 CC B5 20         [ 2] 7296 	jp	00116$
                                   7297 ; genLabel
      00B4E7                       7298 00114$:
                           0014D8  7299 	Sstm8s_tim1$TIM1_CCxNCmd$1601 ==.
                                   7300 ;	../SPL/src/stm8s_tim1.c: 1665: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7301 ; genAssign
      00B4E7 7B 01            [ 1] 7302 	ld	a, (0x01, sp)
                                   7303 ; genIfx
      00B4E9 4D               [ 1] 7304 	tnz	a
      00B4EA 26 03            [ 1] 7305 	jrne	00195$
      00B4EC CC B5 09         [ 2] 7306 	jp	00111$
      00B4EF                       7307 00195$:
                           0014E0  7308 	Sstm8s_tim1$TIM1_CCxNCmd$1602 ==.
                                   7309 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7310 ; genPointerGet
      00B4EF C6 52 5C         [ 1] 7311 	ld	a, 0x525c
                           0014E3  7312 	Sstm8s_tim1$TIM1_CCxNCmd$1603 ==.
                           0014E3  7313 	Sstm8s_tim1$TIM1_CCxNCmd$1604 ==.
                                   7314 ;	../SPL/src/stm8s_tim1.c: 1668: if (NewState != DISABLE)
                                   7315 ; genIfx
      00B4F2 0D 05            [ 1] 7316 	tnz	(0x05, sp)
      00B4F4 26 03            [ 1] 7317 	jrne	00196$
      00B4F6 CC B5 01         [ 2] 7318 	jp	00105$
      00B4F9                       7319 00196$:
                           0014EA  7320 	Sstm8s_tim1$TIM1_CCxNCmd$1605 ==.
                           0014EA  7321 	Sstm8s_tim1$TIM1_CCxNCmd$1606 ==.
                                   7322 ;	../SPL/src/stm8s_tim1.c: 1670: TIM1->CCER1 |= TIM1_CCER1_CC2NE;
                                   7323 ; genOr
      00B4F9 AA 40            [ 1] 7324 	or	a, #0x40
                                   7325 ; genPointerSet
      00B4FB C7 52 5C         [ 1] 7326 	ld	0x525c, a
                           0014EF  7327 	Sstm8s_tim1$TIM1_CCxNCmd$1607 ==.
                                   7328 ; genGoto
      00B4FE CC B5 20         [ 2] 7329 	jp	00116$
                                   7330 ; genLabel
      00B501                       7331 00105$:
                           0014F2  7332 	Sstm8s_tim1$TIM1_CCxNCmd$1608 ==.
                           0014F2  7333 	Sstm8s_tim1$TIM1_CCxNCmd$1609 ==.
                                   7334 ;	../SPL/src/stm8s_tim1.c: 1674: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE);
                                   7335 ; genAnd
      00B501 A4 BF            [ 1] 7336 	and	a, #0xbf
                                   7337 ; genPointerSet
      00B503 C7 52 5C         [ 1] 7338 	ld	0x525c, a
                           0014F7  7339 	Sstm8s_tim1$TIM1_CCxNCmd$1610 ==.
                                   7340 ; genGoto
      00B506 CC B5 20         [ 2] 7341 	jp	00116$
                                   7342 ; genLabel
      00B509                       7343 00111$:
                           0014FA  7344 	Sstm8s_tim1$TIM1_CCxNCmd$1611 ==.
                                   7345 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7346 ; genPointerGet
      00B509 C6 52 5D         [ 1] 7347 	ld	a, 0x525d
                           0014FD  7348 	Sstm8s_tim1$TIM1_CCxNCmd$1612 ==.
                           0014FD  7349 	Sstm8s_tim1$TIM1_CCxNCmd$1613 ==.
                                   7350 ;	../SPL/src/stm8s_tim1.c: 1680: if (NewState != DISABLE)
                                   7351 ; genIfx
      00B50C 0D 05            [ 1] 7352 	tnz	(0x05, sp)
      00B50E 26 03            [ 1] 7353 	jrne	00197$
      00B510 CC B5 1B         [ 2] 7354 	jp	00108$
      00B513                       7355 00197$:
                           001504  7356 	Sstm8s_tim1$TIM1_CCxNCmd$1614 ==.
                           001504  7357 	Sstm8s_tim1$TIM1_CCxNCmd$1615 ==.
                                   7358 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7359 ; genOr
      00B513 AA 04            [ 1] 7360 	or	a, #0x04
                                   7361 ; genPointerSet
      00B515 C7 52 5D         [ 1] 7362 	ld	0x525d, a
                           001509  7363 	Sstm8s_tim1$TIM1_CCxNCmd$1616 ==.
                                   7364 ; genGoto
      00B518 CC B5 20         [ 2] 7365 	jp	00116$
                                   7366 ; genLabel
      00B51B                       7367 00108$:
                           00150C  7368 	Sstm8s_tim1$TIM1_CCxNCmd$1617 ==.
                           00150C  7369 	Sstm8s_tim1$TIM1_CCxNCmd$1618 ==.
                                   7370 ;	../SPL/src/stm8s_tim1.c: 1686: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE);
                                   7371 ; genAnd
      00B51B A4 FB            [ 1] 7372 	and	a, #0xfb
                                   7373 ; genPointerSet
      00B51D C7 52 5D         [ 1] 7374 	ld	0x525d, a
                           001511  7375 	Sstm8s_tim1$TIM1_CCxNCmd$1619 ==.
                                   7376 ; genLabel
      00B520                       7377 00116$:
                           001511  7378 	Sstm8s_tim1$TIM1_CCxNCmd$1620 ==.
                                   7379 ;	../SPL/src/stm8s_tim1.c: 1689: }
                                   7380 ; genEndFunction
      00B520 84               [ 1] 7381 	pop	a
                           001512  7382 	Sstm8s_tim1$TIM1_CCxNCmd$1621 ==.
                           001512  7383 	Sstm8s_tim1$TIM1_CCxNCmd$1622 ==.
                           001512  7384 	XG$TIM1_CCxNCmd$0$0 ==.
      00B521 81               [ 4] 7385 	ret
                           001513  7386 	Sstm8s_tim1$TIM1_CCxNCmd$1623 ==.
                           001513  7387 	Sstm8s_tim1$TIM1_SelectOCxM$1624 ==.
                                   7388 ;	../SPL/src/stm8s_tim1.c: 1712: void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
                                   7389 ; genLabel
                                   7390 ;	-----------------------------------------
                                   7391 ;	 function TIM1_SelectOCxM
                                   7392 ;	-----------------------------------------
                                   7393 ;	Register assignment might be sub-optimal.
                                   7394 ;	Stack space usage: 2 bytes.
      00B522                       7395 _TIM1_SelectOCxM:
                           001513  7396 	Sstm8s_tim1$TIM1_SelectOCxM$1625 ==.
      00B522 89               [ 2] 7397 	pushw	x
                           001514  7398 	Sstm8s_tim1$TIM1_SelectOCxM$1626 ==.
                           001514  7399 	Sstm8s_tim1$TIM1_SelectOCxM$1627 ==.
                                   7400 ;	../SPL/src/stm8s_tim1.c: 1715: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   7401 ; genCmpEQorNE
      00B523 7B 05            [ 1] 7402 	ld	a, (0x05, sp)
      00B525 4A               [ 1] 7403 	dec	a
      00B526 26 07            [ 1] 7404 	jrne	00222$
      00B528 A6 01            [ 1] 7405 	ld	a, #0x01
      00B52A 6B 01            [ 1] 7406 	ld	(0x01, sp), a
      00B52C CC B5 31         [ 2] 7407 	jp	00223$
      00B52F                       7408 00222$:
      00B52F 0F 01            [ 1] 7409 	clr	(0x01, sp)
      00B531                       7410 00223$:
                           001522  7411 	Sstm8s_tim1$TIM1_SelectOCxM$1628 ==.
                                   7412 ; genCmpEQorNE
      00B531 7B 05            [ 1] 7413 	ld	a, (0x05, sp)
      00B533 A1 02            [ 1] 7414 	cp	a, #0x02
      00B535 26 07            [ 1] 7415 	jrne	00225$
      00B537 A6 01            [ 1] 7416 	ld	a, #0x01
      00B539 6B 02            [ 1] 7417 	ld	(0x02, sp), a
      00B53B CC B5 40         [ 2] 7418 	jp	00226$
      00B53E                       7419 00225$:
      00B53E 0F 02            [ 1] 7420 	clr	(0x02, sp)
      00B540                       7421 00226$:
                           001531  7422 	Sstm8s_tim1$TIM1_SelectOCxM$1629 ==.
                                   7423 ; genIfx
      00B540 0D 05            [ 1] 7424 	tnz	(0x05, sp)
      00B542 26 03            [ 1] 7425 	jrne	00227$
      00B544 CC B5 6D         [ 2] 7426 	jp	00113$
      00B547                       7427 00227$:
                                   7428 ; genIfx
      00B547 0D 01            [ 1] 7429 	tnz	(0x01, sp)
      00B549 27 03            [ 1] 7430 	jreq	00228$
      00B54B CC B5 6D         [ 2] 7431 	jp	00113$
      00B54E                       7432 00228$:
                                   7433 ; genIfx
      00B54E 0D 02            [ 1] 7434 	tnz	(0x02, sp)
      00B550 27 03            [ 1] 7435 	jreq	00229$
      00B552 CC B5 6D         [ 2] 7436 	jp	00113$
      00B555                       7437 00229$:
                                   7438 ; genCmpEQorNE
      00B555 7B 05            [ 1] 7439 	ld	a, (0x05, sp)
      00B557 A1 03            [ 1] 7440 	cp	a, #0x03
      00B559 26 03            [ 1] 7441 	jrne	00231$
      00B55B CC B5 6D         [ 2] 7442 	jp	00113$
      00B55E                       7443 00231$:
                           00154F  7444 	Sstm8s_tim1$TIM1_SelectOCxM$1630 ==.
                                   7445 ; skipping generated iCode
                                   7446 ; skipping iCode since result will be rematerialized
                                   7447 ; skipping iCode since result will be rematerialized
                                   7448 ; genIPush
      00B55E 4B B3            [ 1] 7449 	push	#0xb3
                           001551  7450 	Sstm8s_tim1$TIM1_SelectOCxM$1631 ==.
      00B560 4B 06            [ 1] 7451 	push	#0x06
                           001553  7452 	Sstm8s_tim1$TIM1_SelectOCxM$1632 ==.
      00B562 5F               [ 1] 7453 	clrw	x
      00B563 89               [ 2] 7454 	pushw	x
                           001555  7455 	Sstm8s_tim1$TIM1_SelectOCxM$1633 ==.
                                   7456 ; genIPush
      00B564 4B 1B            [ 1] 7457 	push	#<(___str_0+0)
                           001557  7458 	Sstm8s_tim1$TIM1_SelectOCxM$1634 ==.
      00B566 4B 81            [ 1] 7459 	push	#((___str_0+0) >> 8)
                           001559  7460 	Sstm8s_tim1$TIM1_SelectOCxM$1635 ==.
                                   7461 ; genCall
      00B568 CD 82 99         [ 4] 7462 	call	_assert_failed
      00B56B 5B 06            [ 2] 7463 	addw	sp, #6
                           00155E  7464 	Sstm8s_tim1$TIM1_SelectOCxM$1636 ==.
                                   7465 ; genLabel
      00B56D                       7466 00113$:
                           00155E  7467 	Sstm8s_tim1$TIM1_SelectOCxM$1637 ==.
                                   7468 ;	../SPL/src/stm8s_tim1.c: 1716: assert_param(IS_TIM1_OCM_OK(TIM1_OCMode));
                                   7469 ; genIfx
      00B56D 0D 06            [ 1] 7470 	tnz	(0x06, sp)
      00B56F 26 03            [ 1] 7471 	jrne	00233$
      00B571 CC B5 C2         [ 2] 7472 	jp	00124$
      00B574                       7473 00233$:
                                   7474 ; genCmpEQorNE
      00B574 7B 06            [ 1] 7475 	ld	a, (0x06, sp)
      00B576 A1 10            [ 1] 7476 	cp	a, #0x10
      00B578 26 03            [ 1] 7477 	jrne	00235$
      00B57A CC B5 C2         [ 2] 7478 	jp	00124$
      00B57D                       7479 00235$:
                           00156E  7480 	Sstm8s_tim1$TIM1_SelectOCxM$1638 ==.
                                   7481 ; skipping generated iCode
                                   7482 ; genCmpEQorNE
      00B57D 7B 06            [ 1] 7483 	ld	a, (0x06, sp)
      00B57F A1 20            [ 1] 7484 	cp	a, #0x20
      00B581 26 03            [ 1] 7485 	jrne	00238$
      00B583 CC B5 C2         [ 2] 7486 	jp	00124$
      00B586                       7487 00238$:
                           001577  7488 	Sstm8s_tim1$TIM1_SelectOCxM$1639 ==.
                                   7489 ; skipping generated iCode
                                   7490 ; genCmpEQorNE
      00B586 7B 06            [ 1] 7491 	ld	a, (0x06, sp)
      00B588 A1 30            [ 1] 7492 	cp	a, #0x30
      00B58A 26 03            [ 1] 7493 	jrne	00241$
      00B58C CC B5 C2         [ 2] 7494 	jp	00124$
      00B58F                       7495 00241$:
                           001580  7496 	Sstm8s_tim1$TIM1_SelectOCxM$1640 ==.
                                   7497 ; skipping generated iCode
                                   7498 ; genCmpEQorNE
      00B58F 7B 06            [ 1] 7499 	ld	a, (0x06, sp)
      00B591 A1 60            [ 1] 7500 	cp	a, #0x60
      00B593 26 03            [ 1] 7501 	jrne	00244$
      00B595 CC B5 C2         [ 2] 7502 	jp	00124$
      00B598                       7503 00244$:
                           001589  7504 	Sstm8s_tim1$TIM1_SelectOCxM$1641 ==.
                                   7505 ; skipping generated iCode
                                   7506 ; genCmpEQorNE
      00B598 7B 06            [ 1] 7507 	ld	a, (0x06, sp)
      00B59A A1 70            [ 1] 7508 	cp	a, #0x70
      00B59C 26 03            [ 1] 7509 	jrne	00247$
      00B59E CC B5 C2         [ 2] 7510 	jp	00124$
      00B5A1                       7511 00247$:
                           001592  7512 	Sstm8s_tim1$TIM1_SelectOCxM$1642 ==.
                                   7513 ; skipping generated iCode
                                   7514 ; genCmpEQorNE
      00B5A1 7B 06            [ 1] 7515 	ld	a, (0x06, sp)
      00B5A3 A1 50            [ 1] 7516 	cp	a, #0x50
      00B5A5 26 03            [ 1] 7517 	jrne	00250$
      00B5A7 CC B5 C2         [ 2] 7518 	jp	00124$
      00B5AA                       7519 00250$:
                           00159B  7520 	Sstm8s_tim1$TIM1_SelectOCxM$1643 ==.
                                   7521 ; skipping generated iCode
                                   7522 ; genCmpEQorNE
      00B5AA 7B 06            [ 1] 7523 	ld	a, (0x06, sp)
      00B5AC A1 40            [ 1] 7524 	cp	a, #0x40
      00B5AE 26 03            [ 1] 7525 	jrne	00253$
      00B5B0 CC B5 C2         [ 2] 7526 	jp	00124$
      00B5B3                       7527 00253$:
                           0015A4  7528 	Sstm8s_tim1$TIM1_SelectOCxM$1644 ==.
                                   7529 ; skipping generated iCode
                                   7530 ; skipping iCode since result will be rematerialized
                                   7531 ; skipping iCode since result will be rematerialized
                                   7532 ; genIPush
      00B5B3 4B B4            [ 1] 7533 	push	#0xb4
                           0015A6  7534 	Sstm8s_tim1$TIM1_SelectOCxM$1645 ==.
      00B5B5 4B 06            [ 1] 7535 	push	#0x06
                           0015A8  7536 	Sstm8s_tim1$TIM1_SelectOCxM$1646 ==.
      00B5B7 5F               [ 1] 7537 	clrw	x
      00B5B8 89               [ 2] 7538 	pushw	x
                           0015AA  7539 	Sstm8s_tim1$TIM1_SelectOCxM$1647 ==.
                                   7540 ; genIPush
      00B5B9 4B 1B            [ 1] 7541 	push	#<(___str_0+0)
                           0015AC  7542 	Sstm8s_tim1$TIM1_SelectOCxM$1648 ==.
      00B5BB 4B 81            [ 1] 7543 	push	#((___str_0+0) >> 8)
                           0015AE  7544 	Sstm8s_tim1$TIM1_SelectOCxM$1649 ==.
                                   7545 ; genCall
      00B5BD CD 82 99         [ 4] 7546 	call	_assert_failed
      00B5C0 5B 06            [ 2] 7547 	addw	sp, #6
                           0015B3  7548 	Sstm8s_tim1$TIM1_SelectOCxM$1650 ==.
                                   7549 ; genLabel
      00B5C2                       7550 00124$:
                           0015B3  7551 	Sstm8s_tim1$TIM1_SelectOCxM$1651 ==.
                                   7552 ;	../SPL/src/stm8s_tim1.c: 1718: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7553 ; genIfx
      00B5C2 0D 05            [ 1] 7554 	tnz	(0x05, sp)
      00B5C4 27 03            [ 1] 7555 	jreq	00255$
      00B5C6 CC B5 DE         [ 2] 7556 	jp	00108$
      00B5C9                       7557 00255$:
                           0015BA  7558 	Sstm8s_tim1$TIM1_SelectOCxM$1652 ==.
                           0015BA  7559 	Sstm8s_tim1$TIM1_SelectOCxM$1653 ==.
                                   7560 ;	../SPL/src/stm8s_tim1.c: 1721: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7561 ; genPointerGet
      00B5C9 C6 52 5C         [ 1] 7562 	ld	a, 0x525c
                                   7563 ; genAnd
      00B5CC A4 FE            [ 1] 7564 	and	a, #0xfe
                                   7565 ; genPointerSet
      00B5CE C7 52 5C         [ 1] 7566 	ld	0x525c, a
                           0015C2  7567 	Sstm8s_tim1$TIM1_SelectOCxM$1654 ==.
                                   7568 ;	../SPL/src/stm8s_tim1.c: 1724: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7569 ; genPointerGet
      00B5D1 C6 52 58         [ 1] 7570 	ld	a, 0x5258
                                   7571 ; genAnd
      00B5D4 A4 8F            [ 1] 7572 	and	a, #0x8f
                           0015C7  7573 	Sstm8s_tim1$TIM1_SelectOCxM$1655 ==.
                                   7574 ;	../SPL/src/stm8s_tim1.c: 1725: | (uint8_t)TIM1_OCMode);
                                   7575 ; genOr
      00B5D6 1A 06            [ 1] 7576 	or	a, (0x06, sp)
                                   7577 ; genPointerSet
      00B5D8 C7 52 58         [ 1] 7578 	ld	0x5258, a
                           0015CC  7579 	Sstm8s_tim1$TIM1_SelectOCxM$1656 ==.
                                   7580 ; genGoto
      00B5DB CC B6 2A         [ 2] 7581 	jp	00110$
                                   7582 ; genLabel
      00B5DE                       7583 00108$:
                           0015CF  7584 	Sstm8s_tim1$TIM1_SelectOCxM$1657 ==.
                                   7585 ;	../SPL/src/stm8s_tim1.c: 1727: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7586 ; genAssign
      00B5DE 7B 01            [ 1] 7587 	ld	a, (0x01, sp)
                                   7588 ; genIfx
      00B5E0 4D               [ 1] 7589 	tnz	a
      00B5E1 26 03            [ 1] 7590 	jrne	00256$
      00B5E3 CC B5 FB         [ 2] 7591 	jp	00105$
      00B5E6                       7592 00256$:
                           0015D7  7593 	Sstm8s_tim1$TIM1_SelectOCxM$1658 ==.
                           0015D7  7594 	Sstm8s_tim1$TIM1_SelectOCxM$1659 ==.
                                   7595 ;	../SPL/src/stm8s_tim1.c: 1730: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7596 ; genPointerGet
      00B5E6 C6 52 5C         [ 1] 7597 	ld	a, 0x525c
                                   7598 ; genAnd
      00B5E9 A4 EF            [ 1] 7599 	and	a, #0xef
                                   7600 ; genPointerSet
      00B5EB C7 52 5C         [ 1] 7601 	ld	0x525c, a
                           0015DF  7602 	Sstm8s_tim1$TIM1_SelectOCxM$1660 ==.
                                   7603 ;	../SPL/src/stm8s_tim1.c: 1733: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   7604 ; genPointerGet
      00B5EE C6 52 59         [ 1] 7605 	ld	a, 0x5259
                                   7606 ; genAnd
      00B5F1 A4 8F            [ 1] 7607 	and	a, #0x8f
                           0015E4  7608 	Sstm8s_tim1$TIM1_SelectOCxM$1661 ==.
                                   7609 ;	../SPL/src/stm8s_tim1.c: 1734: | (uint8_t)TIM1_OCMode);
                                   7610 ; genOr
      00B5F3 1A 06            [ 1] 7611 	or	a, (0x06, sp)
                                   7612 ; genPointerSet
      00B5F5 C7 52 59         [ 1] 7613 	ld	0x5259, a
                           0015E9  7614 	Sstm8s_tim1$TIM1_SelectOCxM$1662 ==.
                                   7615 ; genGoto
      00B5F8 CC B6 2A         [ 2] 7616 	jp	00110$
                                   7617 ; genLabel
      00B5FB                       7618 00105$:
                           0015EC  7619 	Sstm8s_tim1$TIM1_SelectOCxM$1663 ==.
                                   7620 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7621 ; genPointerGet
      00B5FB C6 52 5D         [ 1] 7622 	ld	a, 0x525d
      00B5FE 97               [ 1] 7623 	ld	xl, a
                           0015F0  7624 	Sstm8s_tim1$TIM1_SelectOCxM$1664 ==.
                                   7625 ;	../SPL/src/stm8s_tim1.c: 1736: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7626 ; genAssign
      00B5FF 7B 02            [ 1] 7627 	ld	a, (0x02, sp)
                                   7628 ; genIfx
      00B601 4D               [ 1] 7629 	tnz	a
      00B602 26 03            [ 1] 7630 	jrne	00257$
      00B604 CC B6 1A         [ 2] 7631 	jp	00102$
      00B607                       7632 00257$:
                           0015F8  7633 	Sstm8s_tim1$TIM1_SelectOCxM$1665 ==.
                           0015F8  7634 	Sstm8s_tim1$TIM1_SelectOCxM$1666 ==.
                                   7635 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7636 ; genAnd
      00B607 9F               [ 1] 7637 	ld	a, xl
      00B608 A4 FE            [ 1] 7638 	and	a, #0xfe
                                   7639 ; genPointerSet
      00B60A C7 52 5D         [ 1] 7640 	ld	0x525d, a
                           0015FE  7641 	Sstm8s_tim1$TIM1_SelectOCxM$1667 ==.
                                   7642 ;	../SPL/src/stm8s_tim1.c: 1742: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7643 ; genPointerGet
      00B60D C6 52 5A         [ 1] 7644 	ld	a, 0x525a
                                   7645 ; genAnd
      00B610 A4 8F            [ 1] 7646 	and	a, #0x8f
                           001603  7647 	Sstm8s_tim1$TIM1_SelectOCxM$1668 ==.
                                   7648 ;	../SPL/src/stm8s_tim1.c: 1743: | (uint8_t)TIM1_OCMode);
                                   7649 ; genOr
      00B612 1A 06            [ 1] 7650 	or	a, (0x06, sp)
                                   7651 ; genPointerSet
      00B614 C7 52 5A         [ 1] 7652 	ld	0x525a, a
                           001608  7653 	Sstm8s_tim1$TIM1_SelectOCxM$1669 ==.
                                   7654 ; genGoto
      00B617 CC B6 2A         [ 2] 7655 	jp	00110$
                                   7656 ; genLabel
      00B61A                       7657 00102$:
                           00160B  7658 	Sstm8s_tim1$TIM1_SelectOCxM$1670 ==.
                           00160B  7659 	Sstm8s_tim1$TIM1_SelectOCxM$1671 ==.
                                   7660 ;	../SPL/src/stm8s_tim1.c: 1748: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7661 ; genAnd
      00B61A 9F               [ 1] 7662 	ld	a, xl
      00B61B A4 EF            [ 1] 7663 	and	a, #0xef
                                   7664 ; genPointerSet
      00B61D C7 52 5D         [ 1] 7665 	ld	0x525d, a
                           001611  7666 	Sstm8s_tim1$TIM1_SelectOCxM$1672 ==.
                                   7667 ;	../SPL/src/stm8s_tim1.c: 1751: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7668 ; genPointerGet
      00B620 C6 52 5B         [ 1] 7669 	ld	a, 0x525b
                                   7670 ; genAnd
      00B623 A4 8F            [ 1] 7671 	and	a, #0x8f
                           001616  7672 	Sstm8s_tim1$TIM1_SelectOCxM$1673 ==.
                                   7673 ;	../SPL/src/stm8s_tim1.c: 1752: | (uint8_t)TIM1_OCMode);
                                   7674 ; genOr
      00B625 1A 06            [ 1] 7675 	or	a, (0x06, sp)
                                   7676 ; genPointerSet
      00B627 C7 52 5B         [ 1] 7677 	ld	0x525b, a
                           00161B  7678 	Sstm8s_tim1$TIM1_SelectOCxM$1674 ==.
                                   7679 ; genLabel
      00B62A                       7680 00110$:
                           00161B  7681 	Sstm8s_tim1$TIM1_SelectOCxM$1675 ==.
                                   7682 ;	../SPL/src/stm8s_tim1.c: 1754: }
                                   7683 ; genEndFunction
      00B62A 85               [ 2] 7684 	popw	x
                           00161C  7685 	Sstm8s_tim1$TIM1_SelectOCxM$1676 ==.
                           00161C  7686 	Sstm8s_tim1$TIM1_SelectOCxM$1677 ==.
                           00161C  7687 	XG$TIM1_SelectOCxM$0$0 ==.
      00B62B 81               [ 4] 7688 	ret
                           00161D  7689 	Sstm8s_tim1$TIM1_SelectOCxM$1678 ==.
                           00161D  7690 	Sstm8s_tim1$TIM1_SetCounter$1679 ==.
                                   7691 ;	../SPL/src/stm8s_tim1.c: 1762: void TIM1_SetCounter(uint16_t Counter)
                                   7692 ; genLabel
                                   7693 ;	-----------------------------------------
                                   7694 ;	 function TIM1_SetCounter
                                   7695 ;	-----------------------------------------
                                   7696 ;	Register assignment is optimal.
                                   7697 ;	Stack space usage: 0 bytes.
      00B62C                       7698 _TIM1_SetCounter:
                           00161D  7699 	Sstm8s_tim1$TIM1_SetCounter$1680 ==.
                           00161D  7700 	Sstm8s_tim1$TIM1_SetCounter$1681 ==.
                                   7701 ;	../SPL/src/stm8s_tim1.c: 1765: TIM1->CNTRH = (uint8_t)(Counter >> 8);
                                   7702 ; genRightShiftLiteral
      00B62C 7B 03            [ 1] 7703 	ld	a, (0x03, sp)
      00B62E 5F               [ 1] 7704 	clrw	x
                                   7705 ; genCast
                                   7706 ; genAssign
                                   7707 ; genPointerSet
      00B62F C7 52 5E         [ 1] 7708 	ld	0x525e, a
                           001623  7709 	Sstm8s_tim1$TIM1_SetCounter$1682 ==.
                                   7710 ;	../SPL/src/stm8s_tim1.c: 1766: TIM1->CNTRL = (uint8_t)(Counter);
                                   7711 ; genCast
                                   7712 ; genAssign
      00B632 7B 04            [ 1] 7713 	ld	a, (0x04, sp)
                                   7714 ; genPointerSet
      00B634 C7 52 5F         [ 1] 7715 	ld	0x525f, a
                                   7716 ; genLabel
      00B637                       7717 00101$:
                           001628  7718 	Sstm8s_tim1$TIM1_SetCounter$1683 ==.
                                   7719 ;	../SPL/src/stm8s_tim1.c: 1767: }
                                   7720 ; genEndFunction
                           001628  7721 	Sstm8s_tim1$TIM1_SetCounter$1684 ==.
                           001628  7722 	XG$TIM1_SetCounter$0$0 ==.
      00B637 81               [ 4] 7723 	ret
                           001629  7724 	Sstm8s_tim1$TIM1_SetCounter$1685 ==.
                           001629  7725 	Sstm8s_tim1$TIM1_SetAutoreload$1686 ==.
                                   7726 ;	../SPL/src/stm8s_tim1.c: 1775: void TIM1_SetAutoreload(uint16_t Autoreload)
                                   7727 ; genLabel
                                   7728 ;	-----------------------------------------
                                   7729 ;	 function TIM1_SetAutoreload
                                   7730 ;	-----------------------------------------
                                   7731 ;	Register assignment is optimal.
                                   7732 ;	Stack space usage: 0 bytes.
      00B638                       7733 _TIM1_SetAutoreload:
                           001629  7734 	Sstm8s_tim1$TIM1_SetAutoreload$1687 ==.
                           001629  7735 	Sstm8s_tim1$TIM1_SetAutoreload$1688 ==.
                                   7736 ;	../SPL/src/stm8s_tim1.c: 1778: TIM1->ARRH = (uint8_t)(Autoreload >> 8);
                                   7737 ; genRightShiftLiteral
      00B638 7B 03            [ 1] 7738 	ld	a, (0x03, sp)
      00B63A 5F               [ 1] 7739 	clrw	x
                                   7740 ; genCast
                                   7741 ; genAssign
                                   7742 ; genPointerSet
      00B63B C7 52 62         [ 1] 7743 	ld	0x5262, a
                           00162F  7744 	Sstm8s_tim1$TIM1_SetAutoreload$1689 ==.
                                   7745 ;	../SPL/src/stm8s_tim1.c: 1779: TIM1->ARRL = (uint8_t)(Autoreload);
                                   7746 ; genCast
                                   7747 ; genAssign
      00B63E 7B 04            [ 1] 7748 	ld	a, (0x04, sp)
                                   7749 ; genPointerSet
      00B640 C7 52 63         [ 1] 7750 	ld	0x5263, a
                                   7751 ; genLabel
      00B643                       7752 00101$:
                           001634  7753 	Sstm8s_tim1$TIM1_SetAutoreload$1690 ==.
                                   7754 ;	../SPL/src/stm8s_tim1.c: 1780: }
                                   7755 ; genEndFunction
                           001634  7756 	Sstm8s_tim1$TIM1_SetAutoreload$1691 ==.
                           001634  7757 	XG$TIM1_SetAutoreload$0$0 ==.
      00B643 81               [ 4] 7758 	ret
                           001635  7759 	Sstm8s_tim1$TIM1_SetAutoreload$1692 ==.
                           001635  7760 	Sstm8s_tim1$TIM1_SetCompare1$1693 ==.
                                   7761 ;	../SPL/src/stm8s_tim1.c: 1788: void TIM1_SetCompare1(uint16_t Compare1)
                                   7762 ; genLabel
                                   7763 ;	-----------------------------------------
                                   7764 ;	 function TIM1_SetCompare1
                                   7765 ;	-----------------------------------------
                                   7766 ;	Register assignment is optimal.
                                   7767 ;	Stack space usage: 0 bytes.
      00B644                       7768 _TIM1_SetCompare1:
                           001635  7769 	Sstm8s_tim1$TIM1_SetCompare1$1694 ==.
                           001635  7770 	Sstm8s_tim1$TIM1_SetCompare1$1695 ==.
                                   7771 ;	../SPL/src/stm8s_tim1.c: 1791: TIM1->CCR1H = (uint8_t)(Compare1 >> 8);
                                   7772 ; genRightShiftLiteral
      00B644 7B 03            [ 1] 7773 	ld	a, (0x03, sp)
      00B646 5F               [ 1] 7774 	clrw	x
                                   7775 ; genCast
                                   7776 ; genAssign
                                   7777 ; genPointerSet
      00B647 C7 52 65         [ 1] 7778 	ld	0x5265, a
                           00163B  7779 	Sstm8s_tim1$TIM1_SetCompare1$1696 ==.
                                   7780 ;	../SPL/src/stm8s_tim1.c: 1792: TIM1->CCR1L = (uint8_t)(Compare1);
                                   7781 ; genCast
                                   7782 ; genAssign
      00B64A 7B 04            [ 1] 7783 	ld	a, (0x04, sp)
                                   7784 ; genPointerSet
      00B64C C7 52 66         [ 1] 7785 	ld	0x5266, a
                                   7786 ; genLabel
      00B64F                       7787 00101$:
                           001640  7788 	Sstm8s_tim1$TIM1_SetCompare1$1697 ==.
                                   7789 ;	../SPL/src/stm8s_tim1.c: 1793: }
                                   7790 ; genEndFunction
                           001640  7791 	Sstm8s_tim1$TIM1_SetCompare1$1698 ==.
                           001640  7792 	XG$TIM1_SetCompare1$0$0 ==.
      00B64F 81               [ 4] 7793 	ret
                           001641  7794 	Sstm8s_tim1$TIM1_SetCompare1$1699 ==.
                           001641  7795 	Sstm8s_tim1$TIM1_SetCompare2$1700 ==.
                                   7796 ;	../SPL/src/stm8s_tim1.c: 1801: void TIM1_SetCompare2(uint16_t Compare2)
                                   7797 ; genLabel
                                   7798 ;	-----------------------------------------
                                   7799 ;	 function TIM1_SetCompare2
                                   7800 ;	-----------------------------------------
                                   7801 ;	Register assignment is optimal.
                                   7802 ;	Stack space usage: 0 bytes.
      00B650                       7803 _TIM1_SetCompare2:
                           001641  7804 	Sstm8s_tim1$TIM1_SetCompare2$1701 ==.
                           001641  7805 	Sstm8s_tim1$TIM1_SetCompare2$1702 ==.
                                   7806 ;	../SPL/src/stm8s_tim1.c: 1804: TIM1->CCR2H = (uint8_t)(Compare2 >> 8);
                                   7807 ; genRightShiftLiteral
      00B650 7B 03            [ 1] 7808 	ld	a, (0x03, sp)
      00B652 5F               [ 1] 7809 	clrw	x
                                   7810 ; genCast
                                   7811 ; genAssign
                                   7812 ; genPointerSet
      00B653 C7 52 67         [ 1] 7813 	ld	0x5267, a
                           001647  7814 	Sstm8s_tim1$TIM1_SetCompare2$1703 ==.
                                   7815 ;	../SPL/src/stm8s_tim1.c: 1805: TIM1->CCR2L = (uint8_t)(Compare2);
                                   7816 ; genCast
                                   7817 ; genAssign
      00B656 7B 04            [ 1] 7818 	ld	a, (0x04, sp)
                                   7819 ; genPointerSet
      00B658 C7 52 68         [ 1] 7820 	ld	0x5268, a
                                   7821 ; genLabel
      00B65B                       7822 00101$:
                           00164C  7823 	Sstm8s_tim1$TIM1_SetCompare2$1704 ==.
                                   7824 ;	../SPL/src/stm8s_tim1.c: 1806: }
                                   7825 ; genEndFunction
                           00164C  7826 	Sstm8s_tim1$TIM1_SetCompare2$1705 ==.
                           00164C  7827 	XG$TIM1_SetCompare2$0$0 ==.
      00B65B 81               [ 4] 7828 	ret
                           00164D  7829 	Sstm8s_tim1$TIM1_SetCompare2$1706 ==.
                           00164D  7830 	Sstm8s_tim1$TIM1_SetCompare3$1707 ==.
                                   7831 ;	../SPL/src/stm8s_tim1.c: 1814: void TIM1_SetCompare3(uint16_t Compare3)
                                   7832 ; genLabel
                                   7833 ;	-----------------------------------------
                                   7834 ;	 function TIM1_SetCompare3
                                   7835 ;	-----------------------------------------
                                   7836 ;	Register assignment is optimal.
                                   7837 ;	Stack space usage: 0 bytes.
      00B65C                       7838 _TIM1_SetCompare3:
                           00164D  7839 	Sstm8s_tim1$TIM1_SetCompare3$1708 ==.
                           00164D  7840 	Sstm8s_tim1$TIM1_SetCompare3$1709 ==.
                                   7841 ;	../SPL/src/stm8s_tim1.c: 1817: TIM1->CCR3H = (uint8_t)(Compare3 >> 8);
                                   7842 ; genRightShiftLiteral
      00B65C 7B 03            [ 1] 7843 	ld	a, (0x03, sp)
      00B65E 5F               [ 1] 7844 	clrw	x
                                   7845 ; genCast
                                   7846 ; genAssign
                                   7847 ; genPointerSet
      00B65F C7 52 69         [ 1] 7848 	ld	0x5269, a
                           001653  7849 	Sstm8s_tim1$TIM1_SetCompare3$1710 ==.
                                   7850 ;	../SPL/src/stm8s_tim1.c: 1818: TIM1->CCR3L = (uint8_t)(Compare3);
                                   7851 ; genCast
                                   7852 ; genAssign
      00B662 7B 04            [ 1] 7853 	ld	a, (0x04, sp)
                                   7854 ; genPointerSet
      00B664 C7 52 6A         [ 1] 7855 	ld	0x526a, a
                                   7856 ; genLabel
      00B667                       7857 00101$:
                           001658  7858 	Sstm8s_tim1$TIM1_SetCompare3$1711 ==.
                                   7859 ;	../SPL/src/stm8s_tim1.c: 1819: }
                                   7860 ; genEndFunction
                           001658  7861 	Sstm8s_tim1$TIM1_SetCompare3$1712 ==.
                           001658  7862 	XG$TIM1_SetCompare3$0$0 ==.
      00B667 81               [ 4] 7863 	ret
                           001659  7864 	Sstm8s_tim1$TIM1_SetCompare3$1713 ==.
                           001659  7865 	Sstm8s_tim1$TIM1_SetCompare4$1714 ==.
                                   7866 ;	../SPL/src/stm8s_tim1.c: 1827: void TIM1_SetCompare4(uint16_t Compare4)
                                   7867 ; genLabel
                                   7868 ;	-----------------------------------------
                                   7869 ;	 function TIM1_SetCompare4
                                   7870 ;	-----------------------------------------
                                   7871 ;	Register assignment is optimal.
                                   7872 ;	Stack space usage: 0 bytes.
      00B668                       7873 _TIM1_SetCompare4:
                           001659  7874 	Sstm8s_tim1$TIM1_SetCompare4$1715 ==.
                           001659  7875 	Sstm8s_tim1$TIM1_SetCompare4$1716 ==.
                                   7876 ;	../SPL/src/stm8s_tim1.c: 1830: TIM1->CCR4H = (uint8_t)(Compare4 >> 8);
                                   7877 ; genRightShiftLiteral
      00B668 7B 03            [ 1] 7878 	ld	a, (0x03, sp)
      00B66A 5F               [ 1] 7879 	clrw	x
                                   7880 ; genCast
                                   7881 ; genAssign
                                   7882 ; genPointerSet
      00B66B C7 52 6B         [ 1] 7883 	ld	0x526b, a
                           00165F  7884 	Sstm8s_tim1$TIM1_SetCompare4$1717 ==.
                                   7885 ;	../SPL/src/stm8s_tim1.c: 1831: TIM1->CCR4L = (uint8_t)(Compare4);
                                   7886 ; genCast
                                   7887 ; genAssign
      00B66E 7B 04            [ 1] 7888 	ld	a, (0x04, sp)
                                   7889 ; genPointerSet
      00B670 C7 52 6C         [ 1] 7890 	ld	0x526c, a
                                   7891 ; genLabel
      00B673                       7892 00101$:
                           001664  7893 	Sstm8s_tim1$TIM1_SetCompare4$1718 ==.
                                   7894 ;	../SPL/src/stm8s_tim1.c: 1832: }
                                   7895 ; genEndFunction
                           001664  7896 	Sstm8s_tim1$TIM1_SetCompare4$1719 ==.
                           001664  7897 	XG$TIM1_SetCompare4$0$0 ==.
      00B673 81               [ 4] 7898 	ret
                           001665  7899 	Sstm8s_tim1$TIM1_SetCompare4$1720 ==.
                           001665  7900 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1721 ==.
                                   7901 ;	../SPL/src/stm8s_tim1.c: 1844: void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
                                   7902 ; genLabel
                                   7903 ;	-----------------------------------------
                                   7904 ;	 function TIM1_SetIC1Prescaler
                                   7905 ;	-----------------------------------------
                                   7906 ;	Register assignment is optimal.
                                   7907 ;	Stack space usage: 0 bytes.
      00B674                       7908 _TIM1_SetIC1Prescaler:
                           001665  7909 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1722 ==.
                           001665  7910 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723 ==.
                                   7911 ;	../SPL/src/stm8s_tim1.c: 1847: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler));
                                   7912 ; genIfx
      00B674 0D 03            [ 1] 7913 	tnz	(0x03, sp)
      00B676 26 03            [ 1] 7914 	jrne	00134$
      00B678 CC B6 A5         [ 2] 7915 	jp	00104$
      00B67B                       7916 00134$:
                                   7917 ; genCmpEQorNE
      00B67B 7B 03            [ 1] 7918 	ld	a, (0x03, sp)
      00B67D A1 04            [ 1] 7919 	cp	a, #0x04
      00B67F 26 03            [ 1] 7920 	jrne	00136$
      00B681 CC B6 A5         [ 2] 7921 	jp	00104$
      00B684                       7922 00136$:
                           001675  7923 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1724 ==.
                                   7924 ; skipping generated iCode
                                   7925 ; genCmpEQorNE
      00B684 7B 03            [ 1] 7926 	ld	a, (0x03, sp)
      00B686 A1 08            [ 1] 7927 	cp	a, #0x08
      00B688 26 03            [ 1] 7928 	jrne	00139$
      00B68A CC B6 A5         [ 2] 7929 	jp	00104$
      00B68D                       7930 00139$:
                           00167E  7931 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1725 ==.
                                   7932 ; skipping generated iCode
                                   7933 ; genCmpEQorNE
      00B68D 7B 03            [ 1] 7934 	ld	a, (0x03, sp)
      00B68F A1 0C            [ 1] 7935 	cp	a, #0x0c
      00B691 26 03            [ 1] 7936 	jrne	00142$
      00B693 CC B6 A5         [ 2] 7937 	jp	00104$
      00B696                       7938 00142$:
                           001687  7939 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1726 ==.
                                   7940 ; skipping generated iCode
                                   7941 ; skipping iCode since result will be rematerialized
                                   7942 ; skipping iCode since result will be rematerialized
                                   7943 ; genIPush
      00B696 4B 37            [ 1] 7944 	push	#0x37
                           001689  7945 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1727 ==.
      00B698 4B 07            [ 1] 7946 	push	#0x07
                           00168B  7947 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1728 ==.
      00B69A 5F               [ 1] 7948 	clrw	x
      00B69B 89               [ 2] 7949 	pushw	x
                           00168D  7950 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1729 ==.
                                   7951 ; genIPush
      00B69C 4B 1B            [ 1] 7952 	push	#<(___str_0+0)
                           00168F  7953 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1730 ==.
      00B69E 4B 81            [ 1] 7954 	push	#((___str_0+0) >> 8)
                           001691  7955 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1731 ==.
                                   7956 ; genCall
      00B6A0 CD 82 99         [ 4] 7957 	call	_assert_failed
      00B6A3 5B 06            [ 2] 7958 	addw	sp, #6
                           001696  7959 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1732 ==.
                                   7960 ; genLabel
      00B6A5                       7961 00104$:
                           001696  7962 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733 ==.
                                   7963 ;	../SPL/src/stm8s_tim1.c: 1850: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) 
                                   7964 ; genPointerGet
      00B6A5 C6 52 58         [ 1] 7965 	ld	a, 0x5258
                                   7966 ; genAnd
      00B6A8 A4 F3            [ 1] 7967 	and	a, #0xf3
                           00169B  7968 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734 ==.
                                   7969 ;	../SPL/src/stm8s_tim1.c: 1851: | (uint8_t)TIM1_IC1Prescaler);
                                   7970 ; genOr
      00B6AA 1A 03            [ 1] 7971 	or	a, (0x03, sp)
                                   7972 ; genPointerSet
      00B6AC C7 52 58         [ 1] 7973 	ld	0x5258, a
                                   7974 ; genLabel
      00B6AF                       7975 00101$:
                           0016A0  7976 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735 ==.
                                   7977 ;	../SPL/src/stm8s_tim1.c: 1852: }
                                   7978 ; genEndFunction
                           0016A0  7979 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1736 ==.
                           0016A0  7980 	XG$TIM1_SetIC1Prescaler$0$0 ==.
      00B6AF 81               [ 4] 7981 	ret
                           0016A1  7982 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1737 ==.
                           0016A1  7983 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1738 ==.
                                   7984 ;	../SPL/src/stm8s_tim1.c: 1864: void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
                                   7985 ; genLabel
                                   7986 ;	-----------------------------------------
                                   7987 ;	 function TIM1_SetIC2Prescaler
                                   7988 ;	-----------------------------------------
                                   7989 ;	Register assignment is optimal.
                                   7990 ;	Stack space usage: 0 bytes.
      00B6B0                       7991 _TIM1_SetIC2Prescaler:
                           0016A1  7992 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1739 ==.
                           0016A1  7993 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740 ==.
                                   7994 ;	../SPL/src/stm8s_tim1.c: 1868: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler));
                                   7995 ; genIfx
      00B6B0 0D 03            [ 1] 7996 	tnz	(0x03, sp)
      00B6B2 26 03            [ 1] 7997 	jrne	00134$
      00B6B4 CC B6 E1         [ 2] 7998 	jp	00104$
      00B6B7                       7999 00134$:
                                   8000 ; genCmpEQorNE
      00B6B7 7B 03            [ 1] 8001 	ld	a, (0x03, sp)
      00B6B9 A1 04            [ 1] 8002 	cp	a, #0x04
      00B6BB 26 03            [ 1] 8003 	jrne	00136$
      00B6BD CC B6 E1         [ 2] 8004 	jp	00104$
      00B6C0                       8005 00136$:
                           0016B1  8006 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1741 ==.
                                   8007 ; skipping generated iCode
                                   8008 ; genCmpEQorNE
      00B6C0 7B 03            [ 1] 8009 	ld	a, (0x03, sp)
      00B6C2 A1 08            [ 1] 8010 	cp	a, #0x08
      00B6C4 26 03            [ 1] 8011 	jrne	00139$
      00B6C6 CC B6 E1         [ 2] 8012 	jp	00104$
      00B6C9                       8013 00139$:
                           0016BA  8014 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1742 ==.
                                   8015 ; skipping generated iCode
                                   8016 ; genCmpEQorNE
      00B6C9 7B 03            [ 1] 8017 	ld	a, (0x03, sp)
      00B6CB A1 0C            [ 1] 8018 	cp	a, #0x0c
      00B6CD 26 03            [ 1] 8019 	jrne	00142$
      00B6CF CC B6 E1         [ 2] 8020 	jp	00104$
      00B6D2                       8021 00142$:
                           0016C3  8022 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1743 ==.
                                   8023 ; skipping generated iCode
                                   8024 ; skipping iCode since result will be rematerialized
                                   8025 ; skipping iCode since result will be rematerialized
                                   8026 ; genIPush
      00B6D2 4B 4C            [ 1] 8027 	push	#0x4c
                           0016C5  8028 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1744 ==.
      00B6D4 4B 07            [ 1] 8029 	push	#0x07
                           0016C7  8030 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1745 ==.
      00B6D6 5F               [ 1] 8031 	clrw	x
      00B6D7 89               [ 2] 8032 	pushw	x
                           0016C9  8033 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1746 ==.
                                   8034 ; genIPush
      00B6D8 4B 1B            [ 1] 8035 	push	#<(___str_0+0)
                           0016CB  8036 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1747 ==.
      00B6DA 4B 81            [ 1] 8037 	push	#((___str_0+0) >> 8)
                           0016CD  8038 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1748 ==.
                                   8039 ; genCall
      00B6DC CD 82 99         [ 4] 8040 	call	_assert_failed
      00B6DF 5B 06            [ 2] 8041 	addw	sp, #6
                           0016D2  8042 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1749 ==.
                                   8043 ; genLabel
      00B6E1                       8044 00104$:
                           0016D2  8045 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750 ==.
                                   8046 ;	../SPL/src/stm8s_tim1.c: 1871: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC))
                                   8047 ; genPointerGet
      00B6E1 C6 52 59         [ 1] 8048 	ld	a, 0x5259
                                   8049 ; genAnd
      00B6E4 A4 F3            [ 1] 8050 	and	a, #0xf3
                           0016D7  8051 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751 ==.
                                   8052 ;	../SPL/src/stm8s_tim1.c: 1872: | (uint8_t)TIM1_IC2Prescaler);
                                   8053 ; genOr
      00B6E6 1A 03            [ 1] 8054 	or	a, (0x03, sp)
                                   8055 ; genPointerSet
      00B6E8 C7 52 59         [ 1] 8056 	ld	0x5259, a
                                   8057 ; genLabel
      00B6EB                       8058 00101$:
                           0016DC  8059 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752 ==.
                                   8060 ;	../SPL/src/stm8s_tim1.c: 1873: }
                                   8061 ; genEndFunction
                           0016DC  8062 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1753 ==.
                           0016DC  8063 	XG$TIM1_SetIC2Prescaler$0$0 ==.
      00B6EB 81               [ 4] 8064 	ret
                           0016DD  8065 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1754 ==.
                           0016DD  8066 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1755 ==.
                                   8067 ;	../SPL/src/stm8s_tim1.c: 1885: void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
                                   8068 ; genLabel
                                   8069 ;	-----------------------------------------
                                   8070 ;	 function TIM1_SetIC3Prescaler
                                   8071 ;	-----------------------------------------
                                   8072 ;	Register assignment is optimal.
                                   8073 ;	Stack space usage: 0 bytes.
      00B6EC                       8074 _TIM1_SetIC3Prescaler:
                           0016DD  8075 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1756 ==.
                           0016DD  8076 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757 ==.
                                   8077 ;	../SPL/src/stm8s_tim1.c: 1889: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler));
                                   8078 ; genIfx
      00B6EC 0D 03            [ 1] 8079 	tnz	(0x03, sp)
      00B6EE 26 03            [ 1] 8080 	jrne	00134$
      00B6F0 CC B7 1D         [ 2] 8081 	jp	00104$
      00B6F3                       8082 00134$:
                                   8083 ; genCmpEQorNE
      00B6F3 7B 03            [ 1] 8084 	ld	a, (0x03, sp)
      00B6F5 A1 04            [ 1] 8085 	cp	a, #0x04
      00B6F7 26 03            [ 1] 8086 	jrne	00136$
      00B6F9 CC B7 1D         [ 2] 8087 	jp	00104$
      00B6FC                       8088 00136$:
                           0016ED  8089 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1758 ==.
                                   8090 ; skipping generated iCode
                                   8091 ; genCmpEQorNE
      00B6FC 7B 03            [ 1] 8092 	ld	a, (0x03, sp)
      00B6FE A1 08            [ 1] 8093 	cp	a, #0x08
      00B700 26 03            [ 1] 8094 	jrne	00139$
      00B702 CC B7 1D         [ 2] 8095 	jp	00104$
      00B705                       8096 00139$:
                           0016F6  8097 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1759 ==.
                                   8098 ; skipping generated iCode
                                   8099 ; genCmpEQorNE
      00B705 7B 03            [ 1] 8100 	ld	a, (0x03, sp)
      00B707 A1 0C            [ 1] 8101 	cp	a, #0x0c
      00B709 26 03            [ 1] 8102 	jrne	00142$
      00B70B CC B7 1D         [ 2] 8103 	jp	00104$
      00B70E                       8104 00142$:
                           0016FF  8105 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1760 ==.
                                   8106 ; skipping generated iCode
                                   8107 ; skipping iCode since result will be rematerialized
                                   8108 ; skipping iCode since result will be rematerialized
                                   8109 ; genIPush
      00B70E 4B 61            [ 1] 8110 	push	#0x61
                           001701  8111 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1761 ==.
      00B710 4B 07            [ 1] 8112 	push	#0x07
                           001703  8113 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1762 ==.
      00B712 5F               [ 1] 8114 	clrw	x
      00B713 89               [ 2] 8115 	pushw	x
                           001705  8116 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1763 ==.
                                   8117 ; genIPush
      00B714 4B 1B            [ 1] 8118 	push	#<(___str_0+0)
                           001707  8119 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1764 ==.
      00B716 4B 81            [ 1] 8120 	push	#((___str_0+0) >> 8)
                           001709  8121 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1765 ==.
                                   8122 ; genCall
      00B718 CD 82 99         [ 4] 8123 	call	_assert_failed
      00B71B 5B 06            [ 2] 8124 	addw	sp, #6
                           00170E  8125 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1766 ==.
                                   8126 ; genLabel
      00B71D                       8127 00104$:
                           00170E  8128 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767 ==.
                                   8129 ;	../SPL/src/stm8s_tim1.c: 1892: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | 
                                   8130 ; genPointerGet
      00B71D C6 52 5A         [ 1] 8131 	ld	a, 0x525a
                                   8132 ; genAnd
      00B720 A4 F3            [ 1] 8133 	and	a, #0xf3
                           001713  8134 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768 ==.
                                   8135 ;	../SPL/src/stm8s_tim1.c: 1893: (uint8_t)TIM1_IC3Prescaler);
                                   8136 ; genOr
      00B722 1A 03            [ 1] 8137 	or	a, (0x03, sp)
                                   8138 ; genPointerSet
      00B724 C7 52 5A         [ 1] 8139 	ld	0x525a, a
                                   8140 ; genLabel
      00B727                       8141 00101$:
                           001718  8142 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769 ==.
                                   8143 ;	../SPL/src/stm8s_tim1.c: 1894: }
                                   8144 ; genEndFunction
                           001718  8145 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1770 ==.
                           001718  8146 	XG$TIM1_SetIC3Prescaler$0$0 ==.
      00B727 81               [ 4] 8147 	ret
                           001719  8148 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1771 ==.
                           001719  8149 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1772 ==.
                                   8150 ;	../SPL/src/stm8s_tim1.c: 1906: void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
                                   8151 ; genLabel
                                   8152 ;	-----------------------------------------
                                   8153 ;	 function TIM1_SetIC4Prescaler
                                   8154 ;	-----------------------------------------
                                   8155 ;	Register assignment is optimal.
                                   8156 ;	Stack space usage: 0 bytes.
      00B728                       8157 _TIM1_SetIC4Prescaler:
                           001719  8158 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1773 ==.
                           001719  8159 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774 ==.
                                   8160 ;	../SPL/src/stm8s_tim1.c: 1910: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler));
                                   8161 ; genIfx
      00B728 0D 03            [ 1] 8162 	tnz	(0x03, sp)
      00B72A 26 03            [ 1] 8163 	jrne	00134$
      00B72C CC B7 59         [ 2] 8164 	jp	00104$
      00B72F                       8165 00134$:
                                   8166 ; genCmpEQorNE
      00B72F 7B 03            [ 1] 8167 	ld	a, (0x03, sp)
      00B731 A1 04            [ 1] 8168 	cp	a, #0x04
      00B733 26 03            [ 1] 8169 	jrne	00136$
      00B735 CC B7 59         [ 2] 8170 	jp	00104$
      00B738                       8171 00136$:
                           001729  8172 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1775 ==.
                                   8173 ; skipping generated iCode
                                   8174 ; genCmpEQorNE
      00B738 7B 03            [ 1] 8175 	ld	a, (0x03, sp)
      00B73A A1 08            [ 1] 8176 	cp	a, #0x08
      00B73C 26 03            [ 1] 8177 	jrne	00139$
      00B73E CC B7 59         [ 2] 8178 	jp	00104$
      00B741                       8179 00139$:
                           001732  8180 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1776 ==.
                                   8181 ; skipping generated iCode
                                   8182 ; genCmpEQorNE
      00B741 7B 03            [ 1] 8183 	ld	a, (0x03, sp)
      00B743 A1 0C            [ 1] 8184 	cp	a, #0x0c
      00B745 26 03            [ 1] 8185 	jrne	00142$
      00B747 CC B7 59         [ 2] 8186 	jp	00104$
      00B74A                       8187 00142$:
                           00173B  8188 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1777 ==.
                                   8189 ; skipping generated iCode
                                   8190 ; skipping iCode since result will be rematerialized
                                   8191 ; skipping iCode since result will be rematerialized
                                   8192 ; genIPush
      00B74A 4B 76            [ 1] 8193 	push	#0x76
                           00173D  8194 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1778 ==.
      00B74C 4B 07            [ 1] 8195 	push	#0x07
                           00173F  8196 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1779 ==.
      00B74E 5F               [ 1] 8197 	clrw	x
      00B74F 89               [ 2] 8198 	pushw	x
                           001741  8199 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1780 ==.
                                   8200 ; genIPush
      00B750 4B 1B            [ 1] 8201 	push	#<(___str_0+0)
                           001743  8202 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1781 ==.
      00B752 4B 81            [ 1] 8203 	push	#((___str_0+0) >> 8)
                           001745  8204 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1782 ==.
                                   8205 ; genCall
      00B754 CD 82 99         [ 4] 8206 	call	_assert_failed
      00B757 5B 06            [ 2] 8207 	addw	sp, #6
                           00174A  8208 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1783 ==.
                                   8209 ; genLabel
      00B759                       8210 00104$:
                           00174A  8211 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784 ==.
                                   8212 ;	../SPL/src/stm8s_tim1.c: 1913: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) |
                                   8213 ; genPointerGet
      00B759 C6 52 5B         [ 1] 8214 	ld	a, 0x525b
                                   8215 ; genAnd
      00B75C A4 F3            [ 1] 8216 	and	a, #0xf3
                           00174F  8217 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785 ==.
                                   8218 ;	../SPL/src/stm8s_tim1.c: 1914: (uint8_t)TIM1_IC4Prescaler);
                                   8219 ; genOr
      00B75E 1A 03            [ 1] 8220 	or	a, (0x03, sp)
                                   8221 ; genPointerSet
      00B760 C7 52 5B         [ 1] 8222 	ld	0x525b, a
                                   8223 ; genLabel
      00B763                       8224 00101$:
                           001754  8225 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786 ==.
                                   8226 ;	../SPL/src/stm8s_tim1.c: 1915: }
                                   8227 ; genEndFunction
                           001754  8228 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1787 ==.
                           001754  8229 	XG$TIM1_SetIC4Prescaler$0$0 ==.
      00B763 81               [ 4] 8230 	ret
                           001755  8231 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1788 ==.
                           001755  8232 	Sstm8s_tim1$TIM1_GetCapture1$1789 ==.
                                   8233 ;	../SPL/src/stm8s_tim1.c: 1922: uint16_t TIM1_GetCapture1(void)
                                   8234 ; genLabel
                                   8235 ;	-----------------------------------------
                                   8236 ;	 function TIM1_GetCapture1
                                   8237 ;	-----------------------------------------
                                   8238 ;	Register assignment might be sub-optimal.
                                   8239 ;	Stack space usage: 2 bytes.
      00B764                       8240 _TIM1_GetCapture1:
                           001755  8241 	Sstm8s_tim1$TIM1_GetCapture1$1790 ==.
      00B764 89               [ 2] 8242 	pushw	x
                           001756  8243 	Sstm8s_tim1$TIM1_GetCapture1$1791 ==.
                           001756  8244 	Sstm8s_tim1$TIM1_GetCapture1$1792 ==.
                                   8245 ;	../SPL/src/stm8s_tim1.c: 1929: tmpccr1h = TIM1->CCR1H;
                                   8246 ; genPointerGet
      00B765 C6 52 65         [ 1] 8247 	ld	a, 0x5265
      00B768 95               [ 1] 8248 	ld	xh, a
                           00175A  8249 	Sstm8s_tim1$TIM1_GetCapture1$1793 ==.
                                   8250 ;	../SPL/src/stm8s_tim1.c: 1930: tmpccr1l = TIM1->CCR1L;
                                   8251 ; genPointerGet
      00B769 C6 52 66         [ 1] 8252 	ld	a, 0x5266
                           00175D  8253 	Sstm8s_tim1$TIM1_GetCapture1$1794 ==.
                                   8254 ;	../SPL/src/stm8s_tim1.c: 1932: tmpccr1 = (uint16_t)(tmpccr1l);
                                   8255 ; genCast
                                   8256 ; genAssign
      00B76C 97               [ 1] 8257 	ld	xl, a
      00B76D 4F               [ 1] 8258 	clr	a
                                   8259 ; genAssign
                           00175F  8260 	Sstm8s_tim1$TIM1_GetCapture1$1795 ==.
                                   8261 ;	../SPL/src/stm8s_tim1.c: 1933: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
                                   8262 ; genCast
                                   8263 ; genAssign
      00B76E 90 5F            [ 1] 8264 	clrw	y
                                   8265 ; genLeftShiftLiteral
      00B770 0F 02            [ 1] 8266 	clr	(0x02, sp)
                                   8267 ; genOr
      00B772 89               [ 2] 8268 	pushw	x
                           001764  8269 	Sstm8s_tim1$TIM1_GetCapture1$1796 ==.
      00B773 1A 01            [ 1] 8270 	or	a, (1, sp)
      00B775 85               [ 2] 8271 	popw	x
                           001767  8272 	Sstm8s_tim1$TIM1_GetCapture1$1797 ==.
      00B776 95               [ 1] 8273 	ld	xh, a
      00B777 9F               [ 1] 8274 	ld	a, xl
      00B778 1A 02            [ 1] 8275 	or	a, (0x02, sp)
      00B77A 97               [ 1] 8276 	ld	xl, a
                                   8277 ; genAssign
                           00176C  8278 	Sstm8s_tim1$TIM1_GetCapture1$1798 ==.
                                   8279 ;	../SPL/src/stm8s_tim1.c: 1935: return (uint16_t)tmpccr1;
                                   8280 ; genReturn
                                   8281 ; genLabel
      00B77B                       8282 00101$:
                           00176C  8283 	Sstm8s_tim1$TIM1_GetCapture1$1799 ==.
                                   8284 ;	../SPL/src/stm8s_tim1.c: 1936: }
                                   8285 ; genEndFunction
      00B77B 5B 02            [ 2] 8286 	addw	sp, #2
                           00176E  8287 	Sstm8s_tim1$TIM1_GetCapture1$1800 ==.
                           00176E  8288 	Sstm8s_tim1$TIM1_GetCapture1$1801 ==.
                           00176E  8289 	XG$TIM1_GetCapture1$0$0 ==.
      00B77D 81               [ 4] 8290 	ret
                           00176F  8291 	Sstm8s_tim1$TIM1_GetCapture1$1802 ==.
                           00176F  8292 	Sstm8s_tim1$TIM1_GetCapture2$1803 ==.
                                   8293 ;	../SPL/src/stm8s_tim1.c: 1943: uint16_t TIM1_GetCapture2(void)
                                   8294 ; genLabel
                                   8295 ;	-----------------------------------------
                                   8296 ;	 function TIM1_GetCapture2
                                   8297 ;	-----------------------------------------
                                   8298 ;	Register assignment might be sub-optimal.
                                   8299 ;	Stack space usage: 2 bytes.
      00B77E                       8300 _TIM1_GetCapture2:
                           00176F  8301 	Sstm8s_tim1$TIM1_GetCapture2$1804 ==.
      00B77E 89               [ 2] 8302 	pushw	x
                           001770  8303 	Sstm8s_tim1$TIM1_GetCapture2$1805 ==.
                           001770  8304 	Sstm8s_tim1$TIM1_GetCapture2$1806 ==.
                                   8305 ;	../SPL/src/stm8s_tim1.c: 1950: tmpccr2h = TIM1->CCR2H;
                                   8306 ; genPointerGet
      00B77F C6 52 67         [ 1] 8307 	ld	a, 0x5267
      00B782 95               [ 1] 8308 	ld	xh, a
                           001774  8309 	Sstm8s_tim1$TIM1_GetCapture2$1807 ==.
                                   8310 ;	../SPL/src/stm8s_tim1.c: 1951: tmpccr2l = TIM1->CCR2L;
                                   8311 ; genPointerGet
      00B783 C6 52 68         [ 1] 8312 	ld	a, 0x5268
                           001777  8313 	Sstm8s_tim1$TIM1_GetCapture2$1808 ==.
                                   8314 ;	../SPL/src/stm8s_tim1.c: 1953: tmpccr2 = (uint16_t)(tmpccr2l);
                                   8315 ; genCast
                                   8316 ; genAssign
      00B786 97               [ 1] 8317 	ld	xl, a
      00B787 4F               [ 1] 8318 	clr	a
                                   8319 ; genAssign
                           001779  8320 	Sstm8s_tim1$TIM1_GetCapture2$1809 ==.
                                   8321 ;	../SPL/src/stm8s_tim1.c: 1954: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
                                   8322 ; genCast
                                   8323 ; genAssign
      00B788 90 5F            [ 1] 8324 	clrw	y
                                   8325 ; genLeftShiftLiteral
      00B78A 0F 02            [ 1] 8326 	clr	(0x02, sp)
                                   8327 ; genOr
      00B78C 89               [ 2] 8328 	pushw	x
                           00177E  8329 	Sstm8s_tim1$TIM1_GetCapture2$1810 ==.
      00B78D 1A 01            [ 1] 8330 	or	a, (1, sp)
      00B78F 85               [ 2] 8331 	popw	x
                           001781  8332 	Sstm8s_tim1$TIM1_GetCapture2$1811 ==.
      00B790 95               [ 1] 8333 	ld	xh, a
      00B791 9F               [ 1] 8334 	ld	a, xl
      00B792 1A 02            [ 1] 8335 	or	a, (0x02, sp)
      00B794 97               [ 1] 8336 	ld	xl, a
                                   8337 ; genAssign
                           001786  8338 	Sstm8s_tim1$TIM1_GetCapture2$1812 ==.
                                   8339 ;	../SPL/src/stm8s_tim1.c: 1956: return (uint16_t)tmpccr2;
                                   8340 ; genReturn
                                   8341 ; genLabel
      00B795                       8342 00101$:
                           001786  8343 	Sstm8s_tim1$TIM1_GetCapture2$1813 ==.
                                   8344 ;	../SPL/src/stm8s_tim1.c: 1957: }
                                   8345 ; genEndFunction
      00B795 5B 02            [ 2] 8346 	addw	sp, #2
                           001788  8347 	Sstm8s_tim1$TIM1_GetCapture2$1814 ==.
                           001788  8348 	Sstm8s_tim1$TIM1_GetCapture2$1815 ==.
                           001788  8349 	XG$TIM1_GetCapture2$0$0 ==.
      00B797 81               [ 4] 8350 	ret
                           001789  8351 	Sstm8s_tim1$TIM1_GetCapture2$1816 ==.
                           001789  8352 	Sstm8s_tim1$TIM1_GetCapture3$1817 ==.
                                   8353 ;	../SPL/src/stm8s_tim1.c: 1964: uint16_t TIM1_GetCapture3(void)
                                   8354 ; genLabel
                                   8355 ;	-----------------------------------------
                                   8356 ;	 function TIM1_GetCapture3
                                   8357 ;	-----------------------------------------
                                   8358 ;	Register assignment might be sub-optimal.
                                   8359 ;	Stack space usage: 2 bytes.
      00B798                       8360 _TIM1_GetCapture3:
                           001789  8361 	Sstm8s_tim1$TIM1_GetCapture3$1818 ==.
      00B798 89               [ 2] 8362 	pushw	x
                           00178A  8363 	Sstm8s_tim1$TIM1_GetCapture3$1819 ==.
                           00178A  8364 	Sstm8s_tim1$TIM1_GetCapture3$1820 ==.
                                   8365 ;	../SPL/src/stm8s_tim1.c: 1970: tmpccr3h = TIM1->CCR3H;
                                   8366 ; genPointerGet
      00B799 C6 52 69         [ 1] 8367 	ld	a, 0x5269
      00B79C 95               [ 1] 8368 	ld	xh, a
                           00178E  8369 	Sstm8s_tim1$TIM1_GetCapture3$1821 ==.
                                   8370 ;	../SPL/src/stm8s_tim1.c: 1971: tmpccr3l = TIM1->CCR3L;
                                   8371 ; genPointerGet
      00B79D C6 52 6A         [ 1] 8372 	ld	a, 0x526a
                           001791  8373 	Sstm8s_tim1$TIM1_GetCapture3$1822 ==.
                                   8374 ;	../SPL/src/stm8s_tim1.c: 1973: tmpccr3 = (uint16_t)(tmpccr3l);
                                   8375 ; genCast
                                   8376 ; genAssign
      00B7A0 97               [ 1] 8377 	ld	xl, a
      00B7A1 4F               [ 1] 8378 	clr	a
                                   8379 ; genAssign
                           001793  8380 	Sstm8s_tim1$TIM1_GetCapture3$1823 ==.
                                   8381 ;	../SPL/src/stm8s_tim1.c: 1974: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
                                   8382 ; genCast
                                   8383 ; genAssign
      00B7A2 90 5F            [ 1] 8384 	clrw	y
                                   8385 ; genLeftShiftLiteral
      00B7A4 0F 02            [ 1] 8386 	clr	(0x02, sp)
                                   8387 ; genOr
      00B7A6 89               [ 2] 8388 	pushw	x
                           001798  8389 	Sstm8s_tim1$TIM1_GetCapture3$1824 ==.
      00B7A7 1A 01            [ 1] 8390 	or	a, (1, sp)
      00B7A9 85               [ 2] 8391 	popw	x
                           00179B  8392 	Sstm8s_tim1$TIM1_GetCapture3$1825 ==.
      00B7AA 95               [ 1] 8393 	ld	xh, a
      00B7AB 9F               [ 1] 8394 	ld	a, xl
      00B7AC 1A 02            [ 1] 8395 	or	a, (0x02, sp)
      00B7AE 97               [ 1] 8396 	ld	xl, a
                                   8397 ; genAssign
                           0017A0  8398 	Sstm8s_tim1$TIM1_GetCapture3$1826 ==.
                                   8399 ;	../SPL/src/stm8s_tim1.c: 1976: return (uint16_t)tmpccr3;
                                   8400 ; genReturn
                                   8401 ; genLabel
      00B7AF                       8402 00101$:
                           0017A0  8403 	Sstm8s_tim1$TIM1_GetCapture3$1827 ==.
                                   8404 ;	../SPL/src/stm8s_tim1.c: 1977: }
                                   8405 ; genEndFunction
      00B7AF 5B 02            [ 2] 8406 	addw	sp, #2
                           0017A2  8407 	Sstm8s_tim1$TIM1_GetCapture3$1828 ==.
                           0017A2  8408 	Sstm8s_tim1$TIM1_GetCapture3$1829 ==.
                           0017A2  8409 	XG$TIM1_GetCapture3$0$0 ==.
      00B7B1 81               [ 4] 8410 	ret
                           0017A3  8411 	Sstm8s_tim1$TIM1_GetCapture3$1830 ==.
                           0017A3  8412 	Sstm8s_tim1$TIM1_GetCapture4$1831 ==.
                                   8413 ;	../SPL/src/stm8s_tim1.c: 1984: uint16_t TIM1_GetCapture4(void)
                                   8414 ; genLabel
                                   8415 ;	-----------------------------------------
                                   8416 ;	 function TIM1_GetCapture4
                                   8417 ;	-----------------------------------------
                                   8418 ;	Register assignment might be sub-optimal.
                                   8419 ;	Stack space usage: 2 bytes.
      00B7B2                       8420 _TIM1_GetCapture4:
                           0017A3  8421 	Sstm8s_tim1$TIM1_GetCapture4$1832 ==.
      00B7B2 89               [ 2] 8422 	pushw	x
                           0017A4  8423 	Sstm8s_tim1$TIM1_GetCapture4$1833 ==.
                           0017A4  8424 	Sstm8s_tim1$TIM1_GetCapture4$1834 ==.
                                   8425 ;	../SPL/src/stm8s_tim1.c: 1990: tmpccr4h = TIM1->CCR4H;
                                   8426 ; genPointerGet
      00B7B3 C6 52 6B         [ 1] 8427 	ld	a, 0x526b
      00B7B6 95               [ 1] 8428 	ld	xh, a
                           0017A8  8429 	Sstm8s_tim1$TIM1_GetCapture4$1835 ==.
                                   8430 ;	../SPL/src/stm8s_tim1.c: 1991: tmpccr4l = TIM1->CCR4L;
                                   8431 ; genPointerGet
      00B7B7 C6 52 6C         [ 1] 8432 	ld	a, 0x526c
                           0017AB  8433 	Sstm8s_tim1$TIM1_GetCapture4$1836 ==.
                                   8434 ;	../SPL/src/stm8s_tim1.c: 1993: tmpccr4 = (uint16_t)(tmpccr4l);
                                   8435 ; genCast
                                   8436 ; genAssign
      00B7BA 97               [ 1] 8437 	ld	xl, a
      00B7BB 4F               [ 1] 8438 	clr	a
                                   8439 ; genAssign
                           0017AD  8440 	Sstm8s_tim1$TIM1_GetCapture4$1837 ==.
                                   8441 ;	../SPL/src/stm8s_tim1.c: 1994: tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8);
                                   8442 ; genCast
                                   8443 ; genAssign
      00B7BC 90 5F            [ 1] 8444 	clrw	y
                                   8445 ; genLeftShiftLiteral
      00B7BE 0F 02            [ 1] 8446 	clr	(0x02, sp)
                                   8447 ; genOr
      00B7C0 89               [ 2] 8448 	pushw	x
                           0017B2  8449 	Sstm8s_tim1$TIM1_GetCapture4$1838 ==.
      00B7C1 1A 01            [ 1] 8450 	or	a, (1, sp)
      00B7C3 85               [ 2] 8451 	popw	x
                           0017B5  8452 	Sstm8s_tim1$TIM1_GetCapture4$1839 ==.
      00B7C4 95               [ 1] 8453 	ld	xh, a
      00B7C5 9F               [ 1] 8454 	ld	a, xl
      00B7C6 1A 02            [ 1] 8455 	or	a, (0x02, sp)
      00B7C8 97               [ 1] 8456 	ld	xl, a
                                   8457 ; genAssign
                           0017BA  8458 	Sstm8s_tim1$TIM1_GetCapture4$1840 ==.
                                   8459 ;	../SPL/src/stm8s_tim1.c: 1996: return (uint16_t)tmpccr4;
                                   8460 ; genReturn
                                   8461 ; genLabel
      00B7C9                       8462 00101$:
                           0017BA  8463 	Sstm8s_tim1$TIM1_GetCapture4$1841 ==.
                                   8464 ;	../SPL/src/stm8s_tim1.c: 1997: }
                                   8465 ; genEndFunction
      00B7C9 5B 02            [ 2] 8466 	addw	sp, #2
                           0017BC  8467 	Sstm8s_tim1$TIM1_GetCapture4$1842 ==.
                           0017BC  8468 	Sstm8s_tim1$TIM1_GetCapture4$1843 ==.
                           0017BC  8469 	XG$TIM1_GetCapture4$0$0 ==.
      00B7CB 81               [ 4] 8470 	ret
                           0017BD  8471 	Sstm8s_tim1$TIM1_GetCapture4$1844 ==.
                           0017BD  8472 	Sstm8s_tim1$TIM1_GetCounter$1845 ==.
                                   8473 ;	../SPL/src/stm8s_tim1.c: 2004: uint16_t TIM1_GetCounter(void)
                                   8474 ; genLabel
                                   8475 ;	-----------------------------------------
                                   8476 ;	 function TIM1_GetCounter
                                   8477 ;	-----------------------------------------
                                   8478 ;	Register assignment might be sub-optimal.
                                   8479 ;	Stack space usage: 4 bytes.
      00B7CC                       8480 _TIM1_GetCounter:
                           0017BD  8481 	Sstm8s_tim1$TIM1_GetCounter$1846 ==.
      00B7CC 52 04            [ 2] 8482 	sub	sp, #4
                           0017BF  8483 	Sstm8s_tim1$TIM1_GetCounter$1847 ==.
                           0017BF  8484 	Sstm8s_tim1$TIM1_GetCounter$1848 ==.
                                   8485 ;	../SPL/src/stm8s_tim1.c: 2008: tmpcntr = ((uint16_t)TIM1->CNTRH << 8);
                                   8486 ; genPointerGet
      00B7CE C6 52 5E         [ 1] 8487 	ld	a, 0x525e
                                   8488 ; genCast
                                   8489 ; genAssign
      00B7D1 5F               [ 1] 8490 	clrw	x
                                   8491 ; genLeftShiftLiteral
      00B7D2 95               [ 1] 8492 	ld	xh, a
      00B7D3 4F               [ 1] 8493 	clr	a
                                   8494 ; genAssign
      00B7D4 6B 02            [ 1] 8495 	ld	(0x02, sp), a
                           0017C7  8496 	Sstm8s_tim1$TIM1_GetCounter$1849 ==.
                                   8497 ;	../SPL/src/stm8s_tim1.c: 2011: return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL));
                                   8498 ; genPointerGet
      00B7D6 C6 52 5F         [ 1] 8499 	ld	a, 0x525f
                                   8500 ; genCast
                                   8501 ; genAssign
      00B7D9 0F 03            [ 1] 8502 	clr	(0x03, sp)
                                   8503 ; genOr
      00B7DB 1A 02            [ 1] 8504 	or	a, (0x02, sp)
      00B7DD 97               [ 1] 8505 	ld	xl, a
      00B7DE 9E               [ 1] 8506 	ld	a, xh
      00B7DF 1A 03            [ 1] 8507 	or	a, (0x03, sp)
                                   8508 ; genReturn
      00B7E1 95               [ 1] 8509 	ld	xh, a
                                   8510 ; genLabel
      00B7E2                       8511 00101$:
                           0017D3  8512 	Sstm8s_tim1$TIM1_GetCounter$1850 ==.
                                   8513 ;	../SPL/src/stm8s_tim1.c: 2012: }
                                   8514 ; genEndFunction
      00B7E2 5B 04            [ 2] 8515 	addw	sp, #4
                           0017D5  8516 	Sstm8s_tim1$TIM1_GetCounter$1851 ==.
                           0017D5  8517 	Sstm8s_tim1$TIM1_GetCounter$1852 ==.
                           0017D5  8518 	XG$TIM1_GetCounter$0$0 ==.
      00B7E4 81               [ 4] 8519 	ret
                           0017D6  8520 	Sstm8s_tim1$TIM1_GetCounter$1853 ==.
                           0017D6  8521 	Sstm8s_tim1$TIM1_GetPrescaler$1854 ==.
                                   8522 ;	../SPL/src/stm8s_tim1.c: 2019: uint16_t TIM1_GetPrescaler(void)
                                   8523 ; genLabel
                                   8524 ;	-----------------------------------------
                                   8525 ;	 function TIM1_GetPrescaler
                                   8526 ;	-----------------------------------------
                                   8527 ;	Register assignment might be sub-optimal.
                                   8528 ;	Stack space usage: 4 bytes.
      00B7E5                       8529 _TIM1_GetPrescaler:
                           0017D6  8530 	Sstm8s_tim1$TIM1_GetPrescaler$1855 ==.
      00B7E5 52 04            [ 2] 8531 	sub	sp, #4
                           0017D8  8532 	Sstm8s_tim1$TIM1_GetPrescaler$1856 ==.
                           0017D8  8533 	Sstm8s_tim1$TIM1_GetPrescaler$1857 ==.
                                   8534 ;	../SPL/src/stm8s_tim1.c: 2023: temp = ((uint16_t)TIM1->PSCRH << 8);
                                   8535 ; genPointerGet
      00B7E7 C6 52 60         [ 1] 8536 	ld	a, 0x5260
                                   8537 ; genCast
                                   8538 ; genAssign
      00B7EA 5F               [ 1] 8539 	clrw	x
                                   8540 ; genLeftShiftLiteral
      00B7EB 95               [ 1] 8541 	ld	xh, a
      00B7EC 4F               [ 1] 8542 	clr	a
                                   8543 ; genAssign
      00B7ED 6B 02            [ 1] 8544 	ld	(0x02, sp), a
                           0017E0  8545 	Sstm8s_tim1$TIM1_GetPrescaler$1858 ==.
                                   8546 ;	../SPL/src/stm8s_tim1.c: 2026: return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL));
                                   8547 ; genPointerGet
      00B7EF C6 52 61         [ 1] 8548 	ld	a, 0x5261
                                   8549 ; genCast
                                   8550 ; genAssign
      00B7F2 0F 03            [ 1] 8551 	clr	(0x03, sp)
                                   8552 ; genOr
      00B7F4 1A 02            [ 1] 8553 	or	a, (0x02, sp)
      00B7F6 97               [ 1] 8554 	ld	xl, a
      00B7F7 9E               [ 1] 8555 	ld	a, xh
      00B7F8 1A 03            [ 1] 8556 	or	a, (0x03, sp)
                                   8557 ; genReturn
      00B7FA 95               [ 1] 8558 	ld	xh, a
                                   8559 ; genLabel
      00B7FB                       8560 00101$:
                           0017EC  8561 	Sstm8s_tim1$TIM1_GetPrescaler$1859 ==.
                                   8562 ;	../SPL/src/stm8s_tim1.c: 2027: }
                                   8563 ; genEndFunction
      00B7FB 5B 04            [ 2] 8564 	addw	sp, #4
                           0017EE  8565 	Sstm8s_tim1$TIM1_GetPrescaler$1860 ==.
                           0017EE  8566 	Sstm8s_tim1$TIM1_GetPrescaler$1861 ==.
                           0017EE  8567 	XG$TIM1_GetPrescaler$0$0 ==.
      00B7FD 81               [ 4] 8568 	ret
                           0017EF  8569 	Sstm8s_tim1$TIM1_GetPrescaler$1862 ==.
                           0017EF  8570 	Sstm8s_tim1$TIM1_GetFlagStatus$1863 ==.
                                   8571 ;	../SPL/src/stm8s_tim1.c: 2047: FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8572 ; genLabel
                                   8573 ;	-----------------------------------------
                                   8574 ;	 function TIM1_GetFlagStatus
                                   8575 ;	-----------------------------------------
                                   8576 ;	Register assignment might be sub-optimal.
                                   8577 ;	Stack space usage: 1 bytes.
      00B7FE                       8578 _TIM1_GetFlagStatus:
                           0017EF  8579 	Sstm8s_tim1$TIM1_GetFlagStatus$1864 ==.
      00B7FE 88               [ 1] 8580 	push	a
                           0017F0  8581 	Sstm8s_tim1$TIM1_GetFlagStatus$1865 ==.
                           0017F0  8582 	Sstm8s_tim1$TIM1_GetFlagStatus$1866 ==.
                                   8583 ;	../SPL/src/stm8s_tim1.c: 2053: assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG));
                                   8584 ; genCast
                                   8585 ; genAssign
      00B7FF 1E 04            [ 2] 8586 	ldw	x, (0x04, sp)
                                   8587 ; genCmpEQorNE
      00B801 A3 00 01         [ 2] 8588 	cpw	x, #0x0001
      00B804 26 03            [ 1] 8589 	jrne	00207$
      00B806 CC B8 74         [ 2] 8590 	jp	00107$
      00B809                       8591 00207$:
                           0017FA  8592 	Sstm8s_tim1$TIM1_GetFlagStatus$1867 ==.
                                   8593 ; skipping generated iCode
                                   8594 ; genCmpEQorNE
      00B809 A3 00 02         [ 2] 8595 	cpw	x, #0x0002
      00B80C 26 03            [ 1] 8596 	jrne	00210$
      00B80E CC B8 74         [ 2] 8597 	jp	00107$
      00B811                       8598 00210$:
                           001802  8599 	Sstm8s_tim1$TIM1_GetFlagStatus$1868 ==.
                                   8600 ; skipping generated iCode
                                   8601 ; genCmpEQorNE
      00B811 A3 00 04         [ 2] 8602 	cpw	x, #0x0004
      00B814 26 03            [ 1] 8603 	jrne	00213$
      00B816 CC B8 74         [ 2] 8604 	jp	00107$
      00B819                       8605 00213$:
                           00180A  8606 	Sstm8s_tim1$TIM1_GetFlagStatus$1869 ==.
                                   8607 ; skipping generated iCode
                                   8608 ; genCmpEQorNE
      00B819 A3 00 08         [ 2] 8609 	cpw	x, #0x0008
      00B81C 26 03            [ 1] 8610 	jrne	00216$
      00B81E CC B8 74         [ 2] 8611 	jp	00107$
      00B821                       8612 00216$:
                           001812  8613 	Sstm8s_tim1$TIM1_GetFlagStatus$1870 ==.
                                   8614 ; skipping generated iCode
                                   8615 ; genCmpEQorNE
      00B821 A3 00 10         [ 2] 8616 	cpw	x, #0x0010
      00B824 26 03            [ 1] 8617 	jrne	00219$
      00B826 CC B8 74         [ 2] 8618 	jp	00107$
      00B829                       8619 00219$:
                           00181A  8620 	Sstm8s_tim1$TIM1_GetFlagStatus$1871 ==.
                                   8621 ; skipping generated iCode
                                   8622 ; genCmpEQorNE
      00B829 A3 00 20         [ 2] 8623 	cpw	x, #0x0020
      00B82C 26 03            [ 1] 8624 	jrne	00222$
      00B82E CC B8 74         [ 2] 8625 	jp	00107$
      00B831                       8626 00222$:
                           001822  8627 	Sstm8s_tim1$TIM1_GetFlagStatus$1872 ==.
                                   8628 ; skipping generated iCode
                                   8629 ; genCmpEQorNE
      00B831 A3 00 40         [ 2] 8630 	cpw	x, #0x0040
      00B834 26 03            [ 1] 8631 	jrne	00225$
      00B836 CC B8 74         [ 2] 8632 	jp	00107$
      00B839                       8633 00225$:
                           00182A  8634 	Sstm8s_tim1$TIM1_GetFlagStatus$1873 ==.
                                   8635 ; skipping generated iCode
                                   8636 ; genCmpEQorNE
      00B839 A3 00 80         [ 2] 8637 	cpw	x, #0x0080
      00B83C 26 03            [ 1] 8638 	jrne	00228$
      00B83E CC B8 74         [ 2] 8639 	jp	00107$
      00B841                       8640 00228$:
                           001832  8641 	Sstm8s_tim1$TIM1_GetFlagStatus$1874 ==.
                                   8642 ; skipping generated iCode
                                   8643 ; genCmpEQorNE
      00B841 A3 02 00         [ 2] 8644 	cpw	x, #0x0200
      00B844 26 03            [ 1] 8645 	jrne	00231$
      00B846 CC B8 74         [ 2] 8646 	jp	00107$
      00B849                       8647 00231$:
                           00183A  8648 	Sstm8s_tim1$TIM1_GetFlagStatus$1875 ==.
                                   8649 ; skipping generated iCode
                                   8650 ; genCmpEQorNE
      00B849 A3 04 00         [ 2] 8651 	cpw	x, #0x0400
      00B84C 26 03            [ 1] 8652 	jrne	00234$
      00B84E CC B8 74         [ 2] 8653 	jp	00107$
      00B851                       8654 00234$:
                           001842  8655 	Sstm8s_tim1$TIM1_GetFlagStatus$1876 ==.
                                   8656 ; skipping generated iCode
                                   8657 ; genCmpEQorNE
      00B851 A3 08 00         [ 2] 8658 	cpw	x, #0x0800
      00B854 26 03            [ 1] 8659 	jrne	00237$
      00B856 CC B8 74         [ 2] 8660 	jp	00107$
      00B859                       8661 00237$:
                           00184A  8662 	Sstm8s_tim1$TIM1_GetFlagStatus$1877 ==.
                                   8663 ; skipping generated iCode
                                   8664 ; genCmpEQorNE
      00B859 A3 10 00         [ 2] 8665 	cpw	x, #0x1000
      00B85C 26 03            [ 1] 8666 	jrne	00240$
      00B85E CC B8 74         [ 2] 8667 	jp	00107$
      00B861                       8668 00240$:
                           001852  8669 	Sstm8s_tim1$TIM1_GetFlagStatus$1878 ==.
                                   8670 ; skipping generated iCode
                                   8671 ; skipping iCode since result will be rematerialized
                                   8672 ; skipping iCode since result will be rematerialized
                                   8673 ; genIPush
      00B861 89               [ 2] 8674 	pushw	x
                           001853  8675 	Sstm8s_tim1$TIM1_GetFlagStatus$1879 ==.
      00B862 4B 05            [ 1] 8676 	push	#0x05
                           001855  8677 	Sstm8s_tim1$TIM1_GetFlagStatus$1880 ==.
      00B864 4B 08            [ 1] 8678 	push	#0x08
                           001857  8679 	Sstm8s_tim1$TIM1_GetFlagStatus$1881 ==.
      00B866 4B 00            [ 1] 8680 	push	#0x00
                           001859  8681 	Sstm8s_tim1$TIM1_GetFlagStatus$1882 ==.
      00B868 4B 00            [ 1] 8682 	push	#0x00
                           00185B  8683 	Sstm8s_tim1$TIM1_GetFlagStatus$1883 ==.
                                   8684 ; genIPush
      00B86A 4B 1B            [ 1] 8685 	push	#<(___str_0+0)
                           00185D  8686 	Sstm8s_tim1$TIM1_GetFlagStatus$1884 ==.
      00B86C 4B 81            [ 1] 8687 	push	#((___str_0+0) >> 8)
                           00185F  8688 	Sstm8s_tim1$TIM1_GetFlagStatus$1885 ==.
                                   8689 ; genCall
      00B86E CD 82 99         [ 4] 8690 	call	_assert_failed
      00B871 5B 06            [ 2] 8691 	addw	sp, #6
                           001864  8692 	Sstm8s_tim1$TIM1_GetFlagStatus$1886 ==.
      00B873 85               [ 2] 8693 	popw	x
                           001865  8694 	Sstm8s_tim1$TIM1_GetFlagStatus$1887 ==.
                                   8695 ; genLabel
      00B874                       8696 00107$:
                           001865  8697 	Sstm8s_tim1$TIM1_GetFlagStatus$1888 ==.
                                   8698 ;	../SPL/src/stm8s_tim1.c: 2055: tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG);
                                   8699 ; genPointerGet
      00B874 C6 52 55         [ 1] 8700 	ld	a, 0x5255
      00B877 6B 01            [ 1] 8701 	ld	(0x01, sp), a
                                   8702 ; genCast
                                   8703 ; genAssign
      00B879 7B 05            [ 1] 8704 	ld	a, (0x05, sp)
                                   8705 ; genAnd
      00B87B 14 01            [ 1] 8706 	and	a, (0x01, sp)
                                   8707 ; genAssign
      00B87D 6B 01            [ 1] 8708 	ld	(0x01, sp), a
                           001870  8709 	Sstm8s_tim1$TIM1_GetFlagStatus$1889 ==.
                                   8710 ;	../SPL/src/stm8s_tim1.c: 2056: tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8);
                                   8711 ; genRightShiftLiteral
      00B87F 4F               [ 1] 8712 	clr	a
                                   8713 ; genCast
                                   8714 ; genAssign
                           001871  8715 	Sstm8s_tim1$TIM1_GetFlagStatus$1890 ==.
                                   8716 ;	../SPL/src/stm8s_tim1.c: 2058: if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0)
                                   8717 ; genPointerGet
      00B880 C6 52 56         [ 1] 8718 	ld	a, 0x5256
                                   8719 ; genAnd
      00B883 89               [ 2] 8720 	pushw	x
                           001875  8721 	Sstm8s_tim1$TIM1_GetFlagStatus$1891 ==.
      00B884 14 01            [ 1] 8722 	and	a, (1, sp)
      00B886 85               [ 2] 8723 	popw	x
                           001878  8724 	Sstm8s_tim1$TIM1_GetFlagStatus$1892 ==.
                                   8725 ; genOr
      00B887 1A 01            [ 1] 8726 	or	a, (0x01, sp)
                                   8727 ; genIfx
      00B889 4D               [ 1] 8728 	tnz	a
      00B88A 26 03            [ 1] 8729 	jrne	00242$
      00B88C CC B8 94         [ 2] 8730 	jp	00102$
      00B88F                       8731 00242$:
                           001880  8732 	Sstm8s_tim1$TIM1_GetFlagStatus$1893 ==.
                           001880  8733 	Sstm8s_tim1$TIM1_GetFlagStatus$1894 ==.
                                   8734 ;	../SPL/src/stm8s_tim1.c: 2060: bitstatus = SET;
                                   8735 ; genAssign
      00B88F A6 01            [ 1] 8736 	ld	a, #0x01
                           001882  8737 	Sstm8s_tim1$TIM1_GetFlagStatus$1895 ==.
                                   8738 ; genGoto
      00B891 CC B8 95         [ 2] 8739 	jp	00103$
                                   8740 ; genLabel
      00B894                       8741 00102$:
                           001885  8742 	Sstm8s_tim1$TIM1_GetFlagStatus$1896 ==.
                           001885  8743 	Sstm8s_tim1$TIM1_GetFlagStatus$1897 ==.
                                   8744 ;	../SPL/src/stm8s_tim1.c: 2064: bitstatus = RESET;
                                   8745 ; genAssign
      00B894 4F               [ 1] 8746 	clr	a
                           001886  8747 	Sstm8s_tim1$TIM1_GetFlagStatus$1898 ==.
                                   8748 ; genLabel
      00B895                       8749 00103$:
                           001886  8750 	Sstm8s_tim1$TIM1_GetFlagStatus$1899 ==.
                                   8751 ;	../SPL/src/stm8s_tim1.c: 2066: return (FlagStatus)(bitstatus);
                                   8752 ; genReturn
                                   8753 ; genLabel
      00B895                       8754 00104$:
                           001886  8755 	Sstm8s_tim1$TIM1_GetFlagStatus$1900 ==.
                                   8756 ;	../SPL/src/stm8s_tim1.c: 2067: }
                                   8757 ; genEndFunction
      00B895 5B 01            [ 2] 8758 	addw	sp, #1
                           001888  8759 	Sstm8s_tim1$TIM1_GetFlagStatus$1901 ==.
                           001888  8760 	Sstm8s_tim1$TIM1_GetFlagStatus$1902 ==.
                           001888  8761 	XG$TIM1_GetFlagStatus$0$0 ==.
      00B897 81               [ 4] 8762 	ret
                           001889  8763 	Sstm8s_tim1$TIM1_GetFlagStatus$1903 ==.
                           001889  8764 	Sstm8s_tim1$TIM1_ClearFlag$1904 ==.
                                   8765 ;	../SPL/src/stm8s_tim1.c: 2087: void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8766 ; genLabel
                                   8767 ;	-----------------------------------------
                                   8768 ;	 function TIM1_ClearFlag
                                   8769 ;	-----------------------------------------
                                   8770 ;	Register assignment might be sub-optimal.
                                   8771 ;	Stack space usage: 2 bytes.
      00B898                       8772 _TIM1_ClearFlag:
                           001889  8773 	Sstm8s_tim1$TIM1_ClearFlag$1905 ==.
      00B898 89               [ 2] 8774 	pushw	x
                           00188A  8775 	Sstm8s_tim1$TIM1_ClearFlag$1906 ==.
                           00188A  8776 	Sstm8s_tim1$TIM1_ClearFlag$1907 ==.
                                   8777 ;	../SPL/src/stm8s_tim1.c: 2090: assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG));
                                   8778 ; genCast
                                   8779 ; genAssign
      00B899 16 05            [ 2] 8780 	ldw	y, (0x05, sp)
      00B89B 17 01            [ 2] 8781 	ldw	(0x01, sp), y
                                   8782 ; genAnd
      00B89D 7B 01            [ 1] 8783 	ld	a, (0x01, sp)
      00B89F A5 E1            [ 1] 8784 	bcp	a, #0xe1
      00B8A1 27 03            [ 1] 8785 	jreq	00113$
      00B8A3 CC B8 AD         [ 2] 8786 	jp	00103$
      00B8A6                       8787 00113$:
                                   8788 ; skipping generated iCode
                                   8789 ; genIfx
      00B8A6 1E 05            [ 2] 8790 	ldw	x, (0x05, sp)
      00B8A8 27 03            [ 1] 8791 	jreq	00114$
      00B8AA CC B8 BC         [ 2] 8792 	jp	00104$
      00B8AD                       8793 00114$:
                                   8794 ; genLabel
      00B8AD                       8795 00103$:
                                   8796 ; skipping iCode since result will be rematerialized
                                   8797 ; skipping iCode since result will be rematerialized
                                   8798 ; genIPush
      00B8AD 4B 2A            [ 1] 8799 	push	#0x2a
                           0018A0  8800 	Sstm8s_tim1$TIM1_ClearFlag$1908 ==.
      00B8AF 4B 08            [ 1] 8801 	push	#0x08
                           0018A2  8802 	Sstm8s_tim1$TIM1_ClearFlag$1909 ==.
      00B8B1 5F               [ 1] 8803 	clrw	x
      00B8B2 89               [ 2] 8804 	pushw	x
                           0018A4  8805 	Sstm8s_tim1$TIM1_ClearFlag$1910 ==.
                                   8806 ; genIPush
      00B8B3 4B 1B            [ 1] 8807 	push	#<(___str_0+0)
                           0018A6  8808 	Sstm8s_tim1$TIM1_ClearFlag$1911 ==.
      00B8B5 4B 81            [ 1] 8809 	push	#((___str_0+0) >> 8)
                           0018A8  8810 	Sstm8s_tim1$TIM1_ClearFlag$1912 ==.
                                   8811 ; genCall
      00B8B7 CD 82 99         [ 4] 8812 	call	_assert_failed
      00B8BA 5B 06            [ 2] 8813 	addw	sp, #6
                           0018AD  8814 	Sstm8s_tim1$TIM1_ClearFlag$1913 ==.
                                   8815 ; genLabel
      00B8BC                       8816 00104$:
                           0018AD  8817 	Sstm8s_tim1$TIM1_ClearFlag$1914 ==.
                                   8818 ;	../SPL/src/stm8s_tim1.c: 2093: TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG));
                                   8819 ; genCast
                                   8820 ; genAssign
      00B8BC 7B 06            [ 1] 8821 	ld	a, (0x06, sp)
                                   8822 ; genCpl
      00B8BE 43               [ 1] 8823 	cpl	a
                                   8824 ; genPointerSet
      00B8BF C7 52 55         [ 1] 8825 	ld	0x5255, a
                           0018B3  8826 	Sstm8s_tim1$TIM1_ClearFlag$1915 ==.
                                   8827 ;	../SPL/src/stm8s_tim1.c: 2094: TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & 
                                   8828 ; genRightShiftLiteral
      00B8C2 7B 01            [ 1] 8829 	ld	a, (0x01, sp)
      00B8C4 5F               [ 1] 8830 	clrw	x
                                   8831 ; genCast
                                   8832 ; genAssign
                                   8833 ; genCpl
      00B8C5 43               [ 1] 8834 	cpl	a
                                   8835 ; genAnd
      00B8C6 A4 1E            [ 1] 8836 	and	a, #0x1e
                                   8837 ; genPointerSet
      00B8C8 C7 52 56         [ 1] 8838 	ld	0x5256, a
                                   8839 ; genLabel
      00B8CB                       8840 00101$:
                           0018BC  8841 	Sstm8s_tim1$TIM1_ClearFlag$1916 ==.
                                   8842 ;	../SPL/src/stm8s_tim1.c: 2096: }
                                   8843 ; genEndFunction
      00B8CB 85               [ 2] 8844 	popw	x
                           0018BD  8845 	Sstm8s_tim1$TIM1_ClearFlag$1917 ==.
                           0018BD  8846 	Sstm8s_tim1$TIM1_ClearFlag$1918 ==.
                           0018BD  8847 	XG$TIM1_ClearFlag$0$0 ==.
      00B8CC 81               [ 4] 8848 	ret
                           0018BE  8849 	Sstm8s_tim1$TIM1_ClearFlag$1919 ==.
                           0018BE  8850 	Sstm8s_tim1$TIM1_GetITStatus$1920 ==.
                                   8851 ;	../SPL/src/stm8s_tim1.c: 2112: ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
                                   8852 ; genLabel
                                   8853 ;	-----------------------------------------
                                   8854 ;	 function TIM1_GetITStatus
                                   8855 ;	-----------------------------------------
                                   8856 ;	Register assignment is optimal.
                                   8857 ;	Stack space usage: 1 bytes.
      00B8CD                       8858 _TIM1_GetITStatus:
                           0018BE  8859 	Sstm8s_tim1$TIM1_GetITStatus$1921 ==.
      00B8CD 88               [ 1] 8860 	push	a
                           0018BF  8861 	Sstm8s_tim1$TIM1_GetITStatus$1922 ==.
                           0018BF  8862 	Sstm8s_tim1$TIM1_GetITStatus$1923 ==.
                                   8863 ;	../SPL/src/stm8s_tim1.c: 2118: assert_param(IS_TIM1_GET_IT_OK(TIM1_IT));
                                   8864 ; genCmpEQorNE
      00B8CE 7B 04            [ 1] 8865 	ld	a, (0x04, sp)
      00B8D0 4A               [ 1] 8866 	dec	a
      00B8D1 26 03            [ 1] 8867 	jrne	00181$
      00B8D3 CC B9 24         [ 2] 8868 	jp	00108$
      00B8D6                       8869 00181$:
                           0018C7  8870 	Sstm8s_tim1$TIM1_GetITStatus$1924 ==.
                                   8871 ; skipping generated iCode
                                   8872 ; genCmpEQorNE
      00B8D6 7B 04            [ 1] 8873 	ld	a, (0x04, sp)
      00B8D8 A1 02            [ 1] 8874 	cp	a, #0x02
      00B8DA 26 03            [ 1] 8875 	jrne	00184$
      00B8DC CC B9 24         [ 2] 8876 	jp	00108$
      00B8DF                       8877 00184$:
                           0018D0  8878 	Sstm8s_tim1$TIM1_GetITStatus$1925 ==.
                                   8879 ; skipping generated iCode
                                   8880 ; genCmpEQorNE
      00B8DF 7B 04            [ 1] 8881 	ld	a, (0x04, sp)
      00B8E1 A1 04            [ 1] 8882 	cp	a, #0x04
      00B8E3 26 03            [ 1] 8883 	jrne	00187$
      00B8E5 CC B9 24         [ 2] 8884 	jp	00108$
      00B8E8                       8885 00187$:
                           0018D9  8886 	Sstm8s_tim1$TIM1_GetITStatus$1926 ==.
                                   8887 ; skipping generated iCode
                                   8888 ; genCmpEQorNE
      00B8E8 7B 04            [ 1] 8889 	ld	a, (0x04, sp)
      00B8EA A1 08            [ 1] 8890 	cp	a, #0x08
      00B8EC 26 03            [ 1] 8891 	jrne	00190$
      00B8EE CC B9 24         [ 2] 8892 	jp	00108$
      00B8F1                       8893 00190$:
                           0018E2  8894 	Sstm8s_tim1$TIM1_GetITStatus$1927 ==.
                                   8895 ; skipping generated iCode
                                   8896 ; genCmpEQorNE
      00B8F1 7B 04            [ 1] 8897 	ld	a, (0x04, sp)
      00B8F3 A1 10            [ 1] 8898 	cp	a, #0x10
      00B8F5 26 03            [ 1] 8899 	jrne	00193$
      00B8F7 CC B9 24         [ 2] 8900 	jp	00108$
      00B8FA                       8901 00193$:
                           0018EB  8902 	Sstm8s_tim1$TIM1_GetITStatus$1928 ==.
                                   8903 ; skipping generated iCode
                                   8904 ; genCmpEQorNE
      00B8FA 7B 04            [ 1] 8905 	ld	a, (0x04, sp)
      00B8FC A1 20            [ 1] 8906 	cp	a, #0x20
      00B8FE 26 03            [ 1] 8907 	jrne	00196$
      00B900 CC B9 24         [ 2] 8908 	jp	00108$
      00B903                       8909 00196$:
                           0018F4  8910 	Sstm8s_tim1$TIM1_GetITStatus$1929 ==.
                                   8911 ; skipping generated iCode
                                   8912 ; genCmpEQorNE
      00B903 7B 04            [ 1] 8913 	ld	a, (0x04, sp)
      00B905 A1 40            [ 1] 8914 	cp	a, #0x40
      00B907 26 03            [ 1] 8915 	jrne	00199$
      00B909 CC B9 24         [ 2] 8916 	jp	00108$
      00B90C                       8917 00199$:
                           0018FD  8918 	Sstm8s_tim1$TIM1_GetITStatus$1930 ==.
                                   8919 ; skipping generated iCode
                                   8920 ; genCmpEQorNE
      00B90C 7B 04            [ 1] 8921 	ld	a, (0x04, sp)
      00B90E A1 80            [ 1] 8922 	cp	a, #0x80
      00B910 26 03            [ 1] 8923 	jrne	00202$
      00B912 CC B9 24         [ 2] 8924 	jp	00108$
      00B915                       8925 00202$:
                           001906  8926 	Sstm8s_tim1$TIM1_GetITStatus$1931 ==.
                                   8927 ; skipping generated iCode
                                   8928 ; skipping iCode since result will be rematerialized
                                   8929 ; skipping iCode since result will be rematerialized
                                   8930 ; genIPush
      00B915 4B 46            [ 1] 8931 	push	#0x46
                           001908  8932 	Sstm8s_tim1$TIM1_GetITStatus$1932 ==.
      00B917 4B 08            [ 1] 8933 	push	#0x08
                           00190A  8934 	Sstm8s_tim1$TIM1_GetITStatus$1933 ==.
      00B919 5F               [ 1] 8935 	clrw	x
      00B91A 89               [ 2] 8936 	pushw	x
                           00190C  8937 	Sstm8s_tim1$TIM1_GetITStatus$1934 ==.
                                   8938 ; genIPush
      00B91B 4B 1B            [ 1] 8939 	push	#<(___str_0+0)
                           00190E  8940 	Sstm8s_tim1$TIM1_GetITStatus$1935 ==.
      00B91D 4B 81            [ 1] 8941 	push	#((___str_0+0) >> 8)
                           001910  8942 	Sstm8s_tim1$TIM1_GetITStatus$1936 ==.
                                   8943 ; genCall
      00B91F CD 82 99         [ 4] 8944 	call	_assert_failed
      00B922 5B 06            [ 2] 8945 	addw	sp, #6
                           001915  8946 	Sstm8s_tim1$TIM1_GetITStatus$1937 ==.
                                   8947 ; genLabel
      00B924                       8948 00108$:
                           001915  8949 	Sstm8s_tim1$TIM1_GetITStatus$1938 ==.
                                   8950 ;	../SPL/src/stm8s_tim1.c: 2120: TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT);
                                   8951 ; genPointerGet
      00B924 C6 52 55         [ 1] 8952 	ld	a, 0x5255
                                   8953 ; genAnd
      00B927 14 04            [ 1] 8954 	and	a, (0x04, sp)
                                   8955 ; genAssign
      00B929 6B 01            [ 1] 8956 	ld	(0x01, sp), a
                           00191C  8957 	Sstm8s_tim1$TIM1_GetITStatus$1939 ==.
                                   8958 ;	../SPL/src/stm8s_tim1.c: 2122: TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT);
                                   8959 ; genPointerGet
      00B92B C6 52 54         [ 1] 8960 	ld	a, 0x5254
                                   8961 ; genAnd
      00B92E 14 04            [ 1] 8962 	and	a, (0x04, sp)
                                   8963 ; genAssign
                           001921  8964 	Sstm8s_tim1$TIM1_GetITStatus$1940 ==.
                                   8965 ;	../SPL/src/stm8s_tim1.c: 2124: if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET ))
                                   8966 ; genIfx
      00B930 0D 01            [ 1] 8967 	tnz	(0x01, sp)
      00B932 26 03            [ 1] 8968 	jrne	00204$
      00B934 CC B9 42         [ 2] 8969 	jp	00102$
      00B937                       8970 00204$:
                                   8971 ; genIfx
      00B937 4D               [ 1] 8972 	tnz	a
      00B938 26 03            [ 1] 8973 	jrne	00205$
      00B93A CC B9 42         [ 2] 8974 	jp	00102$
      00B93D                       8975 00205$:
                           00192E  8976 	Sstm8s_tim1$TIM1_GetITStatus$1941 ==.
                           00192E  8977 	Sstm8s_tim1$TIM1_GetITStatus$1942 ==.
                                   8978 ;	../SPL/src/stm8s_tim1.c: 2126: bitstatus = SET;
                                   8979 ; genAssign
      00B93D A6 01            [ 1] 8980 	ld	a, #0x01
                           001930  8981 	Sstm8s_tim1$TIM1_GetITStatus$1943 ==.
                                   8982 ; genGoto
      00B93F CC B9 43         [ 2] 8983 	jp	00103$
                                   8984 ; genLabel
      00B942                       8985 00102$:
                           001933  8986 	Sstm8s_tim1$TIM1_GetITStatus$1944 ==.
                           001933  8987 	Sstm8s_tim1$TIM1_GetITStatus$1945 ==.
                                   8988 ;	../SPL/src/stm8s_tim1.c: 2130: bitstatus = RESET;
                                   8989 ; genAssign
      00B942 4F               [ 1] 8990 	clr	a
                           001934  8991 	Sstm8s_tim1$TIM1_GetITStatus$1946 ==.
                                   8992 ; genLabel
      00B943                       8993 00103$:
                           001934  8994 	Sstm8s_tim1$TIM1_GetITStatus$1947 ==.
                                   8995 ;	../SPL/src/stm8s_tim1.c: 2132: return (ITStatus)(bitstatus);
                                   8996 ; genReturn
                                   8997 ; genLabel
      00B943                       8998 00105$:
                           001934  8999 	Sstm8s_tim1$TIM1_GetITStatus$1948 ==.
                                   9000 ;	../SPL/src/stm8s_tim1.c: 2133: }
                                   9001 ; genEndFunction
      00B943 5B 01            [ 2] 9002 	addw	sp, #1
                           001936  9003 	Sstm8s_tim1$TIM1_GetITStatus$1949 ==.
                           001936  9004 	Sstm8s_tim1$TIM1_GetITStatus$1950 ==.
                           001936  9005 	XG$TIM1_GetITStatus$0$0 ==.
      00B945 81               [ 4] 9006 	ret
                           001937  9007 	Sstm8s_tim1$TIM1_GetITStatus$1951 ==.
                           001937  9008 	Sstm8s_tim1$TIM1_ClearITPendingBit$1952 ==.
                                   9009 ;	../SPL/src/stm8s_tim1.c: 2149: void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
                                   9010 ; genLabel
                                   9011 ;	-----------------------------------------
                                   9012 ;	 function TIM1_ClearITPendingBit
                                   9013 ;	-----------------------------------------
                                   9014 ;	Register assignment is optimal.
                                   9015 ;	Stack space usage: 0 bytes.
      00B946                       9016 _TIM1_ClearITPendingBit:
                           001937  9017 	Sstm8s_tim1$TIM1_ClearITPendingBit$1953 ==.
                           001937  9018 	Sstm8s_tim1$TIM1_ClearITPendingBit$1954 ==.
                                   9019 ;	../SPL/src/stm8s_tim1.c: 2152: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   9020 ; genIfx
      00B946 0D 03            [ 1] 9021 	tnz	(0x03, sp)
      00B948 27 03            [ 1] 9022 	jreq	00110$
      00B94A CC B9 5C         [ 2] 9023 	jp	00104$
      00B94D                       9024 00110$:
                                   9025 ; skipping iCode since result will be rematerialized
                                   9026 ; skipping iCode since result will be rematerialized
                                   9027 ; genIPush
      00B94D 4B 68            [ 1] 9028 	push	#0x68
                           001940  9029 	Sstm8s_tim1$TIM1_ClearITPendingBit$1955 ==.
      00B94F 4B 08            [ 1] 9030 	push	#0x08
                           001942  9031 	Sstm8s_tim1$TIM1_ClearITPendingBit$1956 ==.
      00B951 5F               [ 1] 9032 	clrw	x
      00B952 89               [ 2] 9033 	pushw	x
                           001944  9034 	Sstm8s_tim1$TIM1_ClearITPendingBit$1957 ==.
                                   9035 ; genIPush
      00B953 4B 1B            [ 1] 9036 	push	#<(___str_0+0)
                           001946  9037 	Sstm8s_tim1$TIM1_ClearITPendingBit$1958 ==.
      00B955 4B 81            [ 1] 9038 	push	#((___str_0+0) >> 8)
                           001948  9039 	Sstm8s_tim1$TIM1_ClearITPendingBit$1959 ==.
                                   9040 ; genCall
      00B957 CD 82 99         [ 4] 9041 	call	_assert_failed
      00B95A 5B 06            [ 2] 9042 	addw	sp, #6
                           00194D  9043 	Sstm8s_tim1$TIM1_ClearITPendingBit$1960 ==.
                                   9044 ; genLabel
      00B95C                       9045 00104$:
                           00194D  9046 	Sstm8s_tim1$TIM1_ClearITPendingBit$1961 ==.
                                   9047 ;	../SPL/src/stm8s_tim1.c: 2155: TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT);
                                   9048 ; genCpl
      00B95C 7B 03            [ 1] 9049 	ld	a, (0x03, sp)
      00B95E 43               [ 1] 9050 	cpl	a
                                   9051 ; genPointerSet
      00B95F C7 52 55         [ 1] 9052 	ld	0x5255, a
                                   9053 ; genLabel
      00B962                       9054 00101$:
                           001953  9055 	Sstm8s_tim1$TIM1_ClearITPendingBit$1962 ==.
                                   9056 ;	../SPL/src/stm8s_tim1.c: 2156: }
                                   9057 ; genEndFunction
                           001953  9058 	Sstm8s_tim1$TIM1_ClearITPendingBit$1963 ==.
                           001953  9059 	XG$TIM1_ClearITPendingBit$0$0 ==.
      00B962 81               [ 4] 9060 	ret
                           001954  9061 	Sstm8s_tim1$TIM1_ClearITPendingBit$1964 ==.
                           001954  9062 	Sstm8s_tim1$TI1_Config$1965 ==.
                                   9063 ;	../SPL/src/stm8s_tim1.c: 2174: static void TI1_Config(uint8_t TIM1_ICPolarity,
                                   9064 ; genLabel
                                   9065 ;	-----------------------------------------
                                   9066 ;	 function TI1_Config
                                   9067 ;	-----------------------------------------
                                   9068 ;	Register assignment is optimal.
                                   9069 ;	Stack space usage: 1 bytes.
      00B963                       9070 _TI1_Config:
                           001954  9071 	Sstm8s_tim1$TI1_Config$1966 ==.
      00B963 88               [ 1] 9072 	push	a
                           001955  9073 	Sstm8s_tim1$TI1_Config$1967 ==.
                           001955  9074 	Sstm8s_tim1$TI1_Config$1968 ==.
                                   9075 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9076 ; genPointerGet
      00B964 C6 52 5C         [ 1] 9077 	ld	a, 0x525c
                                   9078 ; genAnd
      00B967 A4 FE            [ 1] 9079 	and	a, #0xfe
                                   9080 ; genPointerSet
      00B969 C7 52 5C         [ 1] 9081 	ld	0x525c, a
                           00195D  9082 	Sstm8s_tim1$TI1_Config$1969 ==.
                                   9083 ;	../SPL/src/stm8s_tim1.c: 2182: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | 
                                   9084 ; genPointerGet
      00B96C C6 52 58         [ 1] 9085 	ld	a, 0x5258
                                   9086 ; genAnd
      00B96F A4 0C            [ 1] 9087 	and	a, #0x0c
      00B971 6B 01            [ 1] 9088 	ld	(0x01, sp), a
                           001964  9089 	Sstm8s_tim1$TI1_Config$1970 ==.
                                   9090 ;	../SPL/src/stm8s_tim1.c: 2183: (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9091 ; genCast
                                   9092 ; genAssign
      00B973 7B 06            [ 1] 9093 	ld	a, (0x06, sp)
                                   9094 ; genLeftShiftLiteral
      00B975 4E               [ 1] 9095 	swap	a
      00B976 A4 F0            [ 1] 9096 	and	a, #0xf0
                                   9097 ; genCast
                                   9098 ; genAssign
                                   9099 ; genOr
      00B978 1A 05            [ 1] 9100 	or	a, (0x05, sp)
                                   9101 ; genOr
      00B97A 1A 01            [ 1] 9102 	or	a, (0x01, sp)
                                   9103 ; genPointerSet
      00B97C C7 52 58         [ 1] 9104 	ld	0x5258, a
                           001970  9105 	Sstm8s_tim1$TI1_Config$1971 ==.
                                   9106 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9107 ; genPointerGet
      00B97F C6 52 5C         [ 1] 9108 	ld	a, 0x525c
                           001973  9109 	Sstm8s_tim1$TI1_Config$1972 ==.
                                   9110 ;	../SPL/src/stm8s_tim1.c: 2186: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9111 ; genIfx
      00B982 0D 04            [ 1] 9112 	tnz	(0x04, sp)
      00B984 26 03            [ 1] 9113 	jrne	00111$
      00B986 CC B9 91         [ 2] 9114 	jp	00102$
      00B989                       9115 00111$:
                           00197A  9116 	Sstm8s_tim1$TI1_Config$1973 ==.
                           00197A  9117 	Sstm8s_tim1$TI1_Config$1974 ==.
                                   9118 ;	../SPL/src/stm8s_tim1.c: 2188: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   9119 ; genOr
      00B989 AA 02            [ 1] 9120 	or	a, #0x02
                                   9121 ; genPointerSet
      00B98B C7 52 5C         [ 1] 9122 	ld	0x525c, a
                           00197F  9123 	Sstm8s_tim1$TI1_Config$1975 ==.
                                   9124 ; genGoto
      00B98E CC B9 96         [ 2] 9125 	jp	00103$
                                   9126 ; genLabel
      00B991                       9127 00102$:
                           001982  9128 	Sstm8s_tim1$TI1_Config$1976 ==.
                           001982  9129 	Sstm8s_tim1$TI1_Config$1977 ==.
                                   9130 ;	../SPL/src/stm8s_tim1.c: 2192: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   9131 ; genAnd
      00B991 A4 FD            [ 1] 9132 	and	a, #0xfd
                                   9133 ; genPointerSet
      00B993 C7 52 5C         [ 1] 9134 	ld	0x525c, a
                           001987  9135 	Sstm8s_tim1$TI1_Config$1978 ==.
                                   9136 ; genLabel
      00B996                       9137 00103$:
                           001987  9138 	Sstm8s_tim1$TI1_Config$1979 ==.
                                   9139 ;	../SPL/src/stm8s_tim1.c: 2196: TIM1->CCER1 |=  TIM1_CCER1_CC1E;
                                   9140 ; genPointerGet
      00B996 C6 52 5C         [ 1] 9141 	ld	a, 0x525c
                                   9142 ; genOr
      00B999 AA 01            [ 1] 9143 	or	a, #0x01
                                   9144 ; genPointerSet
      00B99B C7 52 5C         [ 1] 9145 	ld	0x525c, a
                                   9146 ; genLabel
      00B99E                       9147 00104$:
                           00198F  9148 	Sstm8s_tim1$TI1_Config$1980 ==.
                                   9149 ;	../SPL/src/stm8s_tim1.c: 2197: }
                                   9150 ; genEndFunction
      00B99E 84               [ 1] 9151 	pop	a
                           001990  9152 	Sstm8s_tim1$TI1_Config$1981 ==.
                           001990  9153 	Sstm8s_tim1$TI1_Config$1982 ==.
                           001990  9154 	XFstm8s_tim1$TI1_Config$0$0 ==.
      00B99F 81               [ 4] 9155 	ret
                           001991  9156 	Sstm8s_tim1$TI1_Config$1983 ==.
                           001991  9157 	Sstm8s_tim1$TI2_Config$1984 ==.
                                   9158 ;	../SPL/src/stm8s_tim1.c: 2215: static void TI2_Config(uint8_t TIM1_ICPolarity,
                                   9159 ; genLabel
                                   9160 ;	-----------------------------------------
                                   9161 ;	 function TI2_Config
                                   9162 ;	-----------------------------------------
                                   9163 ;	Register assignment is optimal.
                                   9164 ;	Stack space usage: 1 bytes.
      00B9A0                       9165 _TI2_Config:
                           001991  9166 	Sstm8s_tim1$TI2_Config$1985 ==.
      00B9A0 88               [ 1] 9167 	push	a
                           001992  9168 	Sstm8s_tim1$TI2_Config$1986 ==.
                           001992  9169 	Sstm8s_tim1$TI2_Config$1987 ==.
                                   9170 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9171 ; genPointerGet
      00B9A1 C6 52 5C         [ 1] 9172 	ld	a, 0x525c
                                   9173 ; genAnd
      00B9A4 A4 EF            [ 1] 9174 	and	a, #0xef
                                   9175 ; genPointerSet
      00B9A6 C7 52 5C         [ 1] 9176 	ld	0x525c, a
                           00199A  9177 	Sstm8s_tim1$TI2_Config$1988 ==.
                                   9178 ;	../SPL/src/stm8s_tim1.c: 2223: TIM1->CCMR2  = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) 
                                   9179 ; genPointerGet
      00B9A9 C6 52 59         [ 1] 9180 	ld	a, 0x5259
                                   9181 ; genAnd
      00B9AC A4 0C            [ 1] 9182 	and	a, #0x0c
      00B9AE 6B 01            [ 1] 9183 	ld	(0x01, sp), a
                           0019A1  9184 	Sstm8s_tim1$TI2_Config$1989 ==.
                                   9185 ;	../SPL/src/stm8s_tim1.c: 2224: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9186 ; genCast
                                   9187 ; genAssign
      00B9B0 7B 06            [ 1] 9188 	ld	a, (0x06, sp)
                                   9189 ; genLeftShiftLiteral
      00B9B2 4E               [ 1] 9190 	swap	a
      00B9B3 A4 F0            [ 1] 9191 	and	a, #0xf0
                                   9192 ; genCast
                                   9193 ; genAssign
                                   9194 ; genOr
      00B9B5 1A 05            [ 1] 9195 	or	a, (0x05, sp)
                                   9196 ; genOr
      00B9B7 1A 01            [ 1] 9197 	or	a, (0x01, sp)
                                   9198 ; genPointerSet
      00B9B9 C7 52 59         [ 1] 9199 	ld	0x5259, a
                           0019AD  9200 	Sstm8s_tim1$TI2_Config$1990 ==.
                                   9201 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9202 ; genPointerGet
      00B9BC C6 52 5C         [ 1] 9203 	ld	a, 0x525c
                           0019B0  9204 	Sstm8s_tim1$TI2_Config$1991 ==.
                                   9205 ;	../SPL/src/stm8s_tim1.c: 2226: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9206 ; genIfx
      00B9BF 0D 04            [ 1] 9207 	tnz	(0x04, sp)
      00B9C1 26 03            [ 1] 9208 	jrne	00111$
      00B9C3 CC B9 CE         [ 2] 9209 	jp	00102$
      00B9C6                       9210 00111$:
                           0019B7  9211 	Sstm8s_tim1$TI2_Config$1992 ==.
                           0019B7  9212 	Sstm8s_tim1$TI2_Config$1993 ==.
                                   9213 ;	../SPL/src/stm8s_tim1.c: 2228: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   9214 ; genOr
      00B9C6 AA 20            [ 1] 9215 	or	a, #0x20
                                   9216 ; genPointerSet
      00B9C8 C7 52 5C         [ 1] 9217 	ld	0x525c, a
                           0019BC  9218 	Sstm8s_tim1$TI2_Config$1994 ==.
                                   9219 ; genGoto
      00B9CB CC B9 D3         [ 2] 9220 	jp	00103$
                                   9221 ; genLabel
      00B9CE                       9222 00102$:
                           0019BF  9223 	Sstm8s_tim1$TI2_Config$1995 ==.
                           0019BF  9224 	Sstm8s_tim1$TI2_Config$1996 ==.
                                   9225 ;	../SPL/src/stm8s_tim1.c: 2232: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   9226 ; genAnd
      00B9CE A4 DF            [ 1] 9227 	and	a, #0xdf
                                   9228 ; genPointerSet
      00B9D0 C7 52 5C         [ 1] 9229 	ld	0x525c, a
                           0019C4  9230 	Sstm8s_tim1$TI2_Config$1997 ==.
                                   9231 ; genLabel
      00B9D3                       9232 00103$:
                           0019C4  9233 	Sstm8s_tim1$TI2_Config$1998 ==.
                                   9234 ;	../SPL/src/stm8s_tim1.c: 2235: TIM1->CCER1 |=  TIM1_CCER1_CC2E;
                                   9235 ; genPointerGet
      00B9D3 C6 52 5C         [ 1] 9236 	ld	a, 0x525c
                                   9237 ; genOr
      00B9D6 AA 10            [ 1] 9238 	or	a, #0x10
                                   9239 ; genPointerSet
      00B9D8 C7 52 5C         [ 1] 9240 	ld	0x525c, a
                                   9241 ; genLabel
      00B9DB                       9242 00104$:
                           0019CC  9243 	Sstm8s_tim1$TI2_Config$1999 ==.
                                   9244 ;	../SPL/src/stm8s_tim1.c: 2236: }
                                   9245 ; genEndFunction
      00B9DB 84               [ 1] 9246 	pop	a
                           0019CD  9247 	Sstm8s_tim1$TI2_Config$2000 ==.
                           0019CD  9248 	Sstm8s_tim1$TI2_Config$2001 ==.
                           0019CD  9249 	XFstm8s_tim1$TI2_Config$0$0 ==.
      00B9DC 81               [ 4] 9250 	ret
                           0019CE  9251 	Sstm8s_tim1$TI2_Config$2002 ==.
                           0019CE  9252 	Sstm8s_tim1$TI3_Config$2003 ==.
                                   9253 ;	../SPL/src/stm8s_tim1.c: 2254: static void TI3_Config(uint8_t TIM1_ICPolarity,
                                   9254 ; genLabel
                                   9255 ;	-----------------------------------------
                                   9256 ;	 function TI3_Config
                                   9257 ;	-----------------------------------------
                                   9258 ;	Register assignment is optimal.
                                   9259 ;	Stack space usage: 1 bytes.
      00B9DD                       9260 _TI3_Config:
                           0019CE  9261 	Sstm8s_tim1$TI3_Config$2004 ==.
      00B9DD 88               [ 1] 9262 	push	a
                           0019CF  9263 	Sstm8s_tim1$TI3_Config$2005 ==.
                           0019CF  9264 	Sstm8s_tim1$TI3_Config$2006 ==.
                                   9265 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9266 ; genPointerGet
      00B9DE C6 52 5D         [ 1] 9267 	ld	a, 0x525d
                                   9268 ; genAnd
      00B9E1 A4 FE            [ 1] 9269 	and	a, #0xfe
                                   9270 ; genPointerSet
      00B9E3 C7 52 5D         [ 1] 9271 	ld	0x525d, a
                           0019D7  9272 	Sstm8s_tim1$TI3_Config$2007 ==.
                                   9273 ;	../SPL/src/stm8s_tim1.c: 2262: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) 
                                   9274 ; genPointerGet
      00B9E6 C6 52 5A         [ 1] 9275 	ld	a, 0x525a
                                   9276 ; genAnd
      00B9E9 A4 0C            [ 1] 9277 	and	a, #0x0c
      00B9EB 6B 01            [ 1] 9278 	ld	(0x01, sp), a
                           0019DE  9279 	Sstm8s_tim1$TI3_Config$2008 ==.
                                   9280 ;	../SPL/src/stm8s_tim1.c: 2263: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9281 ; genCast
                                   9282 ; genAssign
      00B9ED 7B 06            [ 1] 9283 	ld	a, (0x06, sp)
                                   9284 ; genLeftShiftLiteral
      00B9EF 4E               [ 1] 9285 	swap	a
      00B9F0 A4 F0            [ 1] 9286 	and	a, #0xf0
                                   9287 ; genCast
                                   9288 ; genAssign
                                   9289 ; genOr
      00B9F2 1A 05            [ 1] 9290 	or	a, (0x05, sp)
                                   9291 ; genOr
      00B9F4 1A 01            [ 1] 9292 	or	a, (0x01, sp)
                                   9293 ; genPointerSet
      00B9F6 C7 52 5A         [ 1] 9294 	ld	0x525a, a
                           0019EA  9295 	Sstm8s_tim1$TI3_Config$2009 ==.
                                   9296 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9297 ; genPointerGet
      00B9F9 C6 52 5D         [ 1] 9298 	ld	a, 0x525d
                           0019ED  9299 	Sstm8s_tim1$TI3_Config$2010 ==.
                                   9300 ;	../SPL/src/stm8s_tim1.c: 2266: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9301 ; genIfx
      00B9FC 0D 04            [ 1] 9302 	tnz	(0x04, sp)
      00B9FE 26 03            [ 1] 9303 	jrne	00111$
      00BA00 CC BA 0B         [ 2] 9304 	jp	00102$
      00BA03                       9305 00111$:
                           0019F4  9306 	Sstm8s_tim1$TI3_Config$2011 ==.
                           0019F4  9307 	Sstm8s_tim1$TI3_Config$2012 ==.
                                   9308 ;	../SPL/src/stm8s_tim1.c: 2268: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   9309 ; genOr
      00BA03 AA 02            [ 1] 9310 	or	a, #0x02
                                   9311 ; genPointerSet
      00BA05 C7 52 5D         [ 1] 9312 	ld	0x525d, a
                           0019F9  9313 	Sstm8s_tim1$TI3_Config$2013 ==.
                                   9314 ; genGoto
      00BA08 CC BA 10         [ 2] 9315 	jp	00103$
                                   9316 ; genLabel
      00BA0B                       9317 00102$:
                           0019FC  9318 	Sstm8s_tim1$TI3_Config$2014 ==.
                           0019FC  9319 	Sstm8s_tim1$TI3_Config$2015 ==.
                                   9320 ;	../SPL/src/stm8s_tim1.c: 2272: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   9321 ; genAnd
      00BA0B A4 FD            [ 1] 9322 	and	a, #0xfd
                                   9323 ; genPointerSet
      00BA0D C7 52 5D         [ 1] 9324 	ld	0x525d, a
                           001A01  9325 	Sstm8s_tim1$TI3_Config$2016 ==.
                                   9326 ; genLabel
      00BA10                       9327 00103$:
                           001A01  9328 	Sstm8s_tim1$TI3_Config$2017 ==.
                                   9329 ;	../SPL/src/stm8s_tim1.c: 2275: TIM1->CCER2 |=  TIM1_CCER2_CC3E;
                                   9330 ; genPointerGet
      00BA10 C6 52 5D         [ 1] 9331 	ld	a, 0x525d
                                   9332 ; genOr
      00BA13 AA 01            [ 1] 9333 	or	a, #0x01
                                   9334 ; genPointerSet
      00BA15 C7 52 5D         [ 1] 9335 	ld	0x525d, a
                                   9336 ; genLabel
      00BA18                       9337 00104$:
                           001A09  9338 	Sstm8s_tim1$TI3_Config$2018 ==.
                                   9339 ;	../SPL/src/stm8s_tim1.c: 2276: }
                                   9340 ; genEndFunction
      00BA18 84               [ 1] 9341 	pop	a
                           001A0A  9342 	Sstm8s_tim1$TI3_Config$2019 ==.
                           001A0A  9343 	Sstm8s_tim1$TI3_Config$2020 ==.
                           001A0A  9344 	XFstm8s_tim1$TI3_Config$0$0 ==.
      00BA19 81               [ 4] 9345 	ret
                           001A0B  9346 	Sstm8s_tim1$TI3_Config$2021 ==.
                           001A0B  9347 	Sstm8s_tim1$TI4_Config$2022 ==.
                                   9348 ;	../SPL/src/stm8s_tim1.c: 2294: static void TI4_Config(uint8_t TIM1_ICPolarity,
                                   9349 ; genLabel
                                   9350 ;	-----------------------------------------
                                   9351 ;	 function TI4_Config
                                   9352 ;	-----------------------------------------
                                   9353 ;	Register assignment is optimal.
                                   9354 ;	Stack space usage: 1 bytes.
      00BA1A                       9355 _TI4_Config:
                           001A0B  9356 	Sstm8s_tim1$TI4_Config$2023 ==.
      00BA1A 88               [ 1] 9357 	push	a
                           001A0C  9358 	Sstm8s_tim1$TI4_Config$2024 ==.
                           001A0C  9359 	Sstm8s_tim1$TI4_Config$2025 ==.
                                   9360 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9361 ; genPointerGet
      00BA1B C6 52 5D         [ 1] 9362 	ld	a, 0x525d
                                   9363 ; genAnd
      00BA1E A4 EF            [ 1] 9364 	and	a, #0xef
                                   9365 ; genPointerSet
      00BA20 C7 52 5D         [ 1] 9366 	ld	0x525d, a
                           001A14  9367 	Sstm8s_tim1$TI4_Config$2026 ==.
                                   9368 ;	../SPL/src/stm8s_tim1.c: 2302: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF )))
                                   9369 ; genPointerGet
      00BA23 C6 52 5B         [ 1] 9370 	ld	a, 0x525b
                                   9371 ; genAnd
      00BA26 A4 0C            [ 1] 9372 	and	a, #0x0c
      00BA28 6B 01            [ 1] 9373 	ld	(0x01, sp), a
                           001A1B  9374 	Sstm8s_tim1$TI4_Config$2027 ==.
                                   9375 ;	../SPL/src/stm8s_tim1.c: 2303: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9376 ; genCast
                                   9377 ; genAssign
      00BA2A 7B 06            [ 1] 9378 	ld	a, (0x06, sp)
                                   9379 ; genLeftShiftLiteral
      00BA2C 4E               [ 1] 9380 	swap	a
      00BA2D A4 F0            [ 1] 9381 	and	a, #0xf0
                                   9382 ; genCast
                                   9383 ; genAssign
                                   9384 ; genOr
      00BA2F 1A 05            [ 1] 9385 	or	a, (0x05, sp)
                                   9386 ; genOr
      00BA31 1A 01            [ 1] 9387 	or	a, (0x01, sp)
                                   9388 ; genPointerSet
      00BA33 C7 52 5B         [ 1] 9389 	ld	0x525b, a
                           001A27  9390 	Sstm8s_tim1$TI4_Config$2028 ==.
                                   9391 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9392 ; genPointerGet
      00BA36 C6 52 5D         [ 1] 9393 	ld	a, 0x525d
                           001A2A  9394 	Sstm8s_tim1$TI4_Config$2029 ==.
                                   9395 ;	../SPL/src/stm8s_tim1.c: 2306: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9396 ; genIfx
      00BA39 0D 04            [ 1] 9397 	tnz	(0x04, sp)
      00BA3B 26 03            [ 1] 9398 	jrne	00111$
      00BA3D CC BA 48         [ 2] 9399 	jp	00102$
      00BA40                       9400 00111$:
                           001A31  9401 	Sstm8s_tim1$TI4_Config$2030 ==.
                           001A31  9402 	Sstm8s_tim1$TI4_Config$2031 ==.
                                   9403 ;	../SPL/src/stm8s_tim1.c: 2308: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   9404 ; genOr
      00BA40 AA 20            [ 1] 9405 	or	a, #0x20
                                   9406 ; genPointerSet
      00BA42 C7 52 5D         [ 1] 9407 	ld	0x525d, a
                           001A36  9408 	Sstm8s_tim1$TI4_Config$2032 ==.
                                   9409 ; genGoto
      00BA45 CC BA 4D         [ 2] 9410 	jp	00103$
                                   9411 ; genLabel
      00BA48                       9412 00102$:
                           001A39  9413 	Sstm8s_tim1$TI4_Config$2033 ==.
                           001A39  9414 	Sstm8s_tim1$TI4_Config$2034 ==.
                                   9415 ;	../SPL/src/stm8s_tim1.c: 2312: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   9416 ; genAnd
      00BA48 A4 DF            [ 1] 9417 	and	a, #0xdf
                                   9418 ; genPointerSet
      00BA4A C7 52 5D         [ 1] 9419 	ld	0x525d, a
                           001A3E  9420 	Sstm8s_tim1$TI4_Config$2035 ==.
                                   9421 ; genLabel
      00BA4D                       9422 00103$:
                           001A3E  9423 	Sstm8s_tim1$TI4_Config$2036 ==.
                                   9424 ;	../SPL/src/stm8s_tim1.c: 2316: TIM1->CCER2 |=  TIM1_CCER2_CC4E;
                                   9425 ; genPointerGet
      00BA4D C6 52 5D         [ 1] 9426 	ld	a, 0x525d
                                   9427 ; genOr
      00BA50 AA 10            [ 1] 9428 	or	a, #0x10
                                   9429 ; genPointerSet
      00BA52 C7 52 5D         [ 1] 9430 	ld	0x525d, a
                                   9431 ; genLabel
      00BA55                       9432 00104$:
                           001A46  9433 	Sstm8s_tim1$TI4_Config$2037 ==.
                                   9434 ;	../SPL/src/stm8s_tim1.c: 2317: }
                                   9435 ; genEndFunction
      00BA55 84               [ 1] 9436 	pop	a
                           001A47  9437 	Sstm8s_tim1$TI4_Config$2038 ==.
                           001A47  9438 	Sstm8s_tim1$TI4_Config$2039 ==.
                           001A47  9439 	XFstm8s_tim1$TI4_Config$0$0 ==.
      00BA56 81               [ 4] 9440 	ret
                           001A48  9441 	Sstm8s_tim1$TI4_Config$2040 ==.
                                   9442 	.area CODE
                                   9443 	.area CONST
                           000000  9444 Fstm8s_tim1$__str_0$0_0$0 == .
                                   9445 	.area CONST
      00811B                       9446 ___str_0:
      00811B 2E 2E 2F 53 50 4C 2F  9447 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      008132 00                    9448 	.db 0x00
                                   9449 	.area CODE
                                   9450 	.area INITIALIZER
                                   9451 	.area CABS (ABS)
                                   9452 
                                   9453 	.area .debug_line (NOLOAD)
      00209B 00 00 13 6D           9454 	.dw	0,Ldebug_line_end-Ldebug_line_start
      00209F                       9455 Ldebug_line_start:
      00209F 00 02                 9456 	.dw	2
      0020A1 00 00 00 78           9457 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      0020A5 01                    9458 	.db	1
      0020A6 01                    9459 	.db	1
      0020A7 FB                    9460 	.db	-5
      0020A8 0F                    9461 	.db	15
      0020A9 0A                    9462 	.db	10
      0020AA 00                    9463 	.db	0
      0020AB 01                    9464 	.db	1
      0020AC 01                    9465 	.db	1
      0020AD 01                    9466 	.db	1
      0020AE 01                    9467 	.db	1
      0020AF 00                    9468 	.db	0
      0020B0 00                    9469 	.db	0
      0020B1 00                    9470 	.db	0
      0020B2 01                    9471 	.db	1
      0020B3 43 3A 5C 50 72 6F 67  9472 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      0020DB 00                    9473 	.db	0
      0020DC 43 3A 5C 50 72 6F 67  9474 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      0020FF 00                    9475 	.db	0
      002100 00                    9476 	.db	0
      002101 2E 2E 2F 53 50 4C 2F  9477 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      002118 00                    9478 	.db	0
      002119 00                    9479 	.uleb128	0
      00211A 00                    9480 	.uleb128	0
      00211B 00                    9481 	.uleb128	0
      00211C 00                    9482 	.db	0
      00211D                       9483 Ldebug_line_stmt:
      00211D 00                    9484 	.db	0
      00211E 05                    9485 	.uleb128	5
      00211F 02                    9486 	.db	2
      002120 00 00 A0 0F           9487 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$0)
      002124 03                    9488 	.db	3
      002125 39                    9489 	.sleb128	57
      002126 01                    9490 	.db	1
      002127 09                    9491 	.db	9
      002128 00 00                 9492 	.dw	Sstm8s_tim1$TIM1_DeInit$2-Sstm8s_tim1$TIM1_DeInit$0
      00212A 03                    9493 	.db	3
      00212B 02                    9494 	.sleb128	2
      00212C 01                    9495 	.db	1
      00212D 09                    9496 	.db	9
      00212E 00 04                 9497 	.dw	Sstm8s_tim1$TIM1_DeInit$3-Sstm8s_tim1$TIM1_DeInit$2
      002130 03                    9498 	.db	3
      002131 01                    9499 	.sleb128	1
      002132 01                    9500 	.db	1
      002133 09                    9501 	.db	9
      002134 00 04                 9502 	.dw	Sstm8s_tim1$TIM1_DeInit$4-Sstm8s_tim1$TIM1_DeInit$3
      002136 03                    9503 	.db	3
      002137 01                    9504 	.sleb128	1
      002138 01                    9505 	.db	1
      002139 09                    9506 	.db	9
      00213A 00 04                 9507 	.dw	Sstm8s_tim1$TIM1_DeInit$5-Sstm8s_tim1$TIM1_DeInit$4
      00213C 03                    9508 	.db	3
      00213D 01                    9509 	.sleb128	1
      00213E 01                    9510 	.db	1
      00213F 09                    9511 	.db	9
      002140 00 04                 9512 	.dw	Sstm8s_tim1$TIM1_DeInit$6-Sstm8s_tim1$TIM1_DeInit$5
      002142 03                    9513 	.db	3
      002143 01                    9514 	.sleb128	1
      002144 01                    9515 	.db	1
      002145 09                    9516 	.db	9
      002146 00 04                 9517 	.dw	Sstm8s_tim1$TIM1_DeInit$7-Sstm8s_tim1$TIM1_DeInit$6
      002148 03                    9518 	.db	3
      002149 01                    9519 	.sleb128	1
      00214A 01                    9520 	.db	1
      00214B 09                    9521 	.db	9
      00214C 00 04                 9522 	.dw	Sstm8s_tim1$TIM1_DeInit$8-Sstm8s_tim1$TIM1_DeInit$7
      00214E 03                    9523 	.db	3
      00214F 02                    9524 	.sleb128	2
      002150 01                    9525 	.db	1
      002151 09                    9526 	.db	9
      002152 00 04                 9527 	.dw	Sstm8s_tim1$TIM1_DeInit$9-Sstm8s_tim1$TIM1_DeInit$8
      002154 03                    9528 	.db	3
      002155 01                    9529 	.sleb128	1
      002156 01                    9530 	.db	1
      002157 09                    9531 	.db	9
      002158 00 04                 9532 	.dw	Sstm8s_tim1$TIM1_DeInit$10-Sstm8s_tim1$TIM1_DeInit$9
      00215A 03                    9533 	.db	3
      00215B 02                    9534 	.sleb128	2
      00215C 01                    9535 	.db	1
      00215D 09                    9536 	.db	9
      00215E 00 04                 9537 	.dw	Sstm8s_tim1$TIM1_DeInit$11-Sstm8s_tim1$TIM1_DeInit$10
      002160 03                    9538 	.db	3
      002161 01                    9539 	.sleb128	1
      002162 01                    9540 	.db	1
      002163 09                    9541 	.db	9
      002164 00 04                 9542 	.dw	Sstm8s_tim1$TIM1_DeInit$12-Sstm8s_tim1$TIM1_DeInit$11
      002166 03                    9543 	.db	3
      002167 01                    9544 	.sleb128	1
      002168 01                    9545 	.db	1
      002169 09                    9546 	.db	9
      00216A 00 04                 9547 	.dw	Sstm8s_tim1$TIM1_DeInit$13-Sstm8s_tim1$TIM1_DeInit$12
      00216C 03                    9548 	.db	3
      00216D 01                    9549 	.sleb128	1
      00216E 01                    9550 	.db	1
      00216F 09                    9551 	.db	9
      002170 00 04                 9552 	.dw	Sstm8s_tim1$TIM1_DeInit$14-Sstm8s_tim1$TIM1_DeInit$13
      002172 03                    9553 	.db	3
      002173 02                    9554 	.sleb128	2
      002174 01                    9555 	.db	1
      002175 09                    9556 	.db	9
      002176 00 04                 9557 	.dw	Sstm8s_tim1$TIM1_DeInit$15-Sstm8s_tim1$TIM1_DeInit$14
      002178 03                    9558 	.db	3
      002179 01                    9559 	.sleb128	1
      00217A 01                    9560 	.db	1
      00217B 09                    9561 	.db	9
      00217C 00 04                 9562 	.dw	Sstm8s_tim1$TIM1_DeInit$16-Sstm8s_tim1$TIM1_DeInit$15
      00217E 03                    9563 	.db	3
      00217F 01                    9564 	.sleb128	1
      002180 01                    9565 	.db	1
      002181 09                    9566 	.db	9
      002182 00 04                 9567 	.dw	Sstm8s_tim1$TIM1_DeInit$17-Sstm8s_tim1$TIM1_DeInit$16
      002184 03                    9568 	.db	3
      002185 01                    9569 	.sleb128	1
      002186 01                    9570 	.db	1
      002187 09                    9571 	.db	9
      002188 00 04                 9572 	.dw	Sstm8s_tim1$TIM1_DeInit$18-Sstm8s_tim1$TIM1_DeInit$17
      00218A 03                    9573 	.db	3
      00218B 01                    9574 	.sleb128	1
      00218C 01                    9575 	.db	1
      00218D 09                    9576 	.db	9
      00218E 00 04                 9577 	.dw	Sstm8s_tim1$TIM1_DeInit$19-Sstm8s_tim1$TIM1_DeInit$18
      002190 03                    9578 	.db	3
      002191 01                    9579 	.sleb128	1
      002192 01                    9580 	.db	1
      002193 09                    9581 	.db	9
      002194 00 04                 9582 	.dw	Sstm8s_tim1$TIM1_DeInit$20-Sstm8s_tim1$TIM1_DeInit$19
      002196 03                    9583 	.db	3
      002197 01                    9584 	.sleb128	1
      002198 01                    9585 	.db	1
      002199 09                    9586 	.db	9
      00219A 00 04                 9587 	.dw	Sstm8s_tim1$TIM1_DeInit$21-Sstm8s_tim1$TIM1_DeInit$20
      00219C 03                    9588 	.db	3
      00219D 01                    9589 	.sleb128	1
      00219E 01                    9590 	.db	1
      00219F 09                    9591 	.db	9
      0021A0 00 04                 9592 	.dw	Sstm8s_tim1$TIM1_DeInit$22-Sstm8s_tim1$TIM1_DeInit$21
      0021A2 03                    9593 	.db	3
      0021A3 01                    9594 	.sleb128	1
      0021A4 01                    9595 	.db	1
      0021A5 09                    9596 	.db	9
      0021A6 00 04                 9597 	.dw	Sstm8s_tim1$TIM1_DeInit$23-Sstm8s_tim1$TIM1_DeInit$22
      0021A8 03                    9598 	.db	3
      0021A9 01                    9599 	.sleb128	1
      0021AA 01                    9600 	.db	1
      0021AB 09                    9601 	.db	9
      0021AC 00 04                 9602 	.dw	Sstm8s_tim1$TIM1_DeInit$24-Sstm8s_tim1$TIM1_DeInit$23
      0021AE 03                    9603 	.db	3
      0021AF 01                    9604 	.sleb128	1
      0021B0 01                    9605 	.db	1
      0021B1 09                    9606 	.db	9
      0021B2 00 04                 9607 	.dw	Sstm8s_tim1$TIM1_DeInit$25-Sstm8s_tim1$TIM1_DeInit$24
      0021B4 03                    9608 	.db	3
      0021B5 01                    9609 	.sleb128	1
      0021B6 01                    9610 	.db	1
      0021B7 09                    9611 	.db	9
      0021B8 00 04                 9612 	.dw	Sstm8s_tim1$TIM1_DeInit$26-Sstm8s_tim1$TIM1_DeInit$25
      0021BA 03                    9613 	.db	3
      0021BB 01                    9614 	.sleb128	1
      0021BC 01                    9615 	.db	1
      0021BD 09                    9616 	.db	9
      0021BE 00 04                 9617 	.dw	Sstm8s_tim1$TIM1_DeInit$27-Sstm8s_tim1$TIM1_DeInit$26
      0021C0 03                    9618 	.db	3
      0021C1 01                    9619 	.sleb128	1
      0021C2 01                    9620 	.db	1
      0021C3 09                    9621 	.db	9
      0021C4 00 04                 9622 	.dw	Sstm8s_tim1$TIM1_DeInit$28-Sstm8s_tim1$TIM1_DeInit$27
      0021C6 03                    9623 	.db	3
      0021C7 01                    9624 	.sleb128	1
      0021C8 01                    9625 	.db	1
      0021C9 09                    9626 	.db	9
      0021CA 00 04                 9627 	.dw	Sstm8s_tim1$TIM1_DeInit$29-Sstm8s_tim1$TIM1_DeInit$28
      0021CC 03                    9628 	.db	3
      0021CD 01                    9629 	.sleb128	1
      0021CE 01                    9630 	.db	1
      0021CF 09                    9631 	.db	9
      0021D0 00 04                 9632 	.dw	Sstm8s_tim1$TIM1_DeInit$30-Sstm8s_tim1$TIM1_DeInit$29
      0021D2 03                    9633 	.db	3
      0021D3 01                    9634 	.sleb128	1
      0021D4 01                    9635 	.db	1
      0021D5 09                    9636 	.db	9
      0021D6 00 04                 9637 	.dw	Sstm8s_tim1$TIM1_DeInit$31-Sstm8s_tim1$TIM1_DeInit$30
      0021D8 03                    9638 	.db	3
      0021D9 01                    9639 	.sleb128	1
      0021DA 01                    9640 	.db	1
      0021DB 09                    9641 	.db	9
      0021DC 00 04                 9642 	.dw	Sstm8s_tim1$TIM1_DeInit$32-Sstm8s_tim1$TIM1_DeInit$31
      0021DE 03                    9643 	.db	3
      0021DF 01                    9644 	.sleb128	1
      0021E0 01                    9645 	.db	1
      0021E1 09                    9646 	.db	9
      0021E2 00 04                 9647 	.dw	Sstm8s_tim1$TIM1_DeInit$33-Sstm8s_tim1$TIM1_DeInit$32
      0021E4 03                    9648 	.db	3
      0021E5 01                    9649 	.sleb128	1
      0021E6 01                    9650 	.db	1
      0021E7 09                    9651 	.db	9
      0021E8 00 04                 9652 	.dw	Sstm8s_tim1$TIM1_DeInit$34-Sstm8s_tim1$TIM1_DeInit$33
      0021EA 03                    9653 	.db	3
      0021EB 01                    9654 	.sleb128	1
      0021EC 01                    9655 	.db	1
      0021ED 09                    9656 	.db	9
      0021EE 00 04                 9657 	.dw	Sstm8s_tim1$TIM1_DeInit$35-Sstm8s_tim1$TIM1_DeInit$34
      0021F0 03                    9658 	.db	3
      0021F1 01                    9659 	.sleb128	1
      0021F2 01                    9660 	.db	1
      0021F3 09                    9661 	.db	9
      0021F4 00 04                 9662 	.dw	Sstm8s_tim1$TIM1_DeInit$36-Sstm8s_tim1$TIM1_DeInit$35
      0021F6 03                    9663 	.db	3
      0021F7 01                    9664 	.sleb128	1
      0021F8 01                    9665 	.db	1
      0021F9 09                    9666 	.db	9
      0021FA 00 04                 9667 	.dw	Sstm8s_tim1$TIM1_DeInit$37-Sstm8s_tim1$TIM1_DeInit$36
      0021FC 03                    9668 	.db	3
      0021FD 01                    9669 	.sleb128	1
      0021FE 01                    9670 	.db	1
      0021FF 09                    9671 	.db	9
      002200 00 04                 9672 	.dw	Sstm8s_tim1$TIM1_DeInit$38-Sstm8s_tim1$TIM1_DeInit$37
      002202 03                    9673 	.db	3
      002203 01                    9674 	.sleb128	1
      002204 01                    9675 	.db	1
      002205 09                    9676 	.db	9
      002206 00 04                 9677 	.dw	Sstm8s_tim1$TIM1_DeInit$39-Sstm8s_tim1$TIM1_DeInit$38
      002208 03                    9678 	.db	3
      002209 01                    9679 	.sleb128	1
      00220A 01                    9680 	.db	1
      00220B 09                    9681 	.db	9
      00220C 00 04                 9682 	.dw	Sstm8s_tim1$TIM1_DeInit$40-Sstm8s_tim1$TIM1_DeInit$39
      00220E 03                    9683 	.db	3
      00220F 01                    9684 	.sleb128	1
      002210 01                    9685 	.db	1
      002211 09                    9686 	.db	9
      002212 00 01                 9687 	.dw	1+Sstm8s_tim1$TIM1_DeInit$41-Sstm8s_tim1$TIM1_DeInit$40
      002214 00                    9688 	.db	0
      002215 01                    9689 	.uleb128	1
      002216 01                    9690 	.db	1
      002217 00                    9691 	.db	0
      002218 05                    9692 	.uleb128	5
      002219 02                    9693 	.db	2
      00221A 00 00 A0 A8           9694 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$43)
      00221E 03                    9695 	.db	3
      00221F EE 00                 9696 	.sleb128	110
      002221 01                    9697 	.db	1
      002222 09                    9698 	.db	9
      002223 00 00                 9699 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$45-Sstm8s_tim1$TIM1_TimeBaseInit$43
      002225 03                    9700 	.db	3
      002226 06                    9701 	.sleb128	6
      002227 01                    9702 	.db	1
      002228 09                    9703 	.db	9
      002229 00 3A                 9704 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$56-Sstm8s_tim1$TIM1_TimeBaseInit$45
      00222B 03                    9705 	.db	3
      00222C 03                    9706 	.sleb128	3
      00222D 01                    9707 	.db	1
      00222E 09                    9708 	.db	9
      00222F 00 06                 9709 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$57-Sstm8s_tim1$TIM1_TimeBaseInit$56
      002231 03                    9710 	.db	3
      002232 01                    9711 	.sleb128	1
      002233 01                    9712 	.db	1
      002234 09                    9713 	.db	9
      002235 00 05                 9714 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$58-Sstm8s_tim1$TIM1_TimeBaseInit$57
      002237 03                    9715 	.db	3
      002238 03                    9716 	.sleb128	3
      002239 01                    9717 	.db	1
      00223A 09                    9718 	.db	9
      00223B 00 06                 9719 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$59-Sstm8s_tim1$TIM1_TimeBaseInit$58
      00223D 03                    9720 	.db	3
      00223E 01                    9721 	.sleb128	1
      00223F 01                    9722 	.db	1
      002240 09                    9723 	.db	9
      002241 00 05                 9724 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$60-Sstm8s_tim1$TIM1_TimeBaseInit$59
      002243 03                    9725 	.db	3
      002244 03                    9726 	.sleb128	3
      002245 01                    9727 	.db	1
      002246 09                    9728 	.db	9
      002247 00 05                 9729 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$61-Sstm8s_tim1$TIM1_TimeBaseInit$60
      002249 03                    9730 	.db	3
      00224A 01                    9731 	.sleb128	1
      00224B 01                    9732 	.db	1
      00224C 09                    9733 	.db	9
      00224D 00 05                 9734 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$62-Sstm8s_tim1$TIM1_TimeBaseInit$61
      00224F 03                    9735 	.db	3
      002250 03                    9736 	.sleb128	3
      002251 01                    9737 	.db	1
      002252 09                    9738 	.db	9
      002253 00 06                 9739 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$63-Sstm8s_tim1$TIM1_TimeBaseInit$62
      002255 03                    9740 	.db	3
      002256 01                    9741 	.sleb128	1
      002257 01                    9742 	.db	1
      002258 09                    9743 	.db	9
      002259 00 01                 9744 	.dw	1+Sstm8s_tim1$TIM1_TimeBaseInit$64-Sstm8s_tim1$TIM1_TimeBaseInit$63
      00225B 00                    9745 	.db	0
      00225C 01                    9746 	.uleb128	1
      00225D 01                    9747 	.db	1
      00225E 00                    9748 	.db	0
      00225F 05                    9749 	.uleb128	5
      002260 02                    9750 	.db	2
      002261 00 00 A1 09           9751 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$66)
      002265 03                    9752 	.db	3
      002266 99 01                 9753 	.sleb128	153
      002268 01                    9754 	.db	1
      002269 09                    9755 	.db	9
      00226A 00 02                 9756 	.dw	Sstm8s_tim1$TIM1_OC1Init$69-Sstm8s_tim1$TIM1_OC1Init$66
      00226C 03                    9757 	.db	3
      00226D 0A                    9758 	.sleb128	10
      00226E 01                    9759 	.db	1
      00226F 09                    9760 	.db	9
      002270 00 43                 9761 	.dw	Sstm8s_tim1$TIM1_OC1Init$81-Sstm8s_tim1$TIM1_OC1Init$69
      002272 03                    9762 	.db	3
      002273 01                    9763 	.sleb128	1
      002274 01                    9764 	.db	1
      002275 09                    9765 	.db	9
      002276 00 1F                 9766 	.dw	Sstm8s_tim1$TIM1_OC1Init$89-Sstm8s_tim1$TIM1_OC1Init$81
      002278 03                    9767 	.db	3
      002279 01                    9768 	.sleb128	1
      00227A 01                    9769 	.db	1
      00227B 09                    9770 	.db	9
      00227C 00 1F                 9771 	.dw	Sstm8s_tim1$TIM1_OC1Init$97-Sstm8s_tim1$TIM1_OC1Init$89
      00227E 03                    9772 	.db	3
      00227F 01                    9773 	.sleb128	1
      002280 01                    9774 	.db	1
      002281 09                    9775 	.db	9
      002282 00 1F                 9776 	.dw	Sstm8s_tim1$TIM1_OC1Init$105-Sstm8s_tim1$TIM1_OC1Init$97
      002284 03                    9777 	.db	3
      002285 01                    9778 	.sleb128	1
      002286 01                    9779 	.db	1
      002287 09                    9780 	.db	9
      002288 00 1F                 9781 	.dw	Sstm8s_tim1$TIM1_OC1Init$113-Sstm8s_tim1$TIM1_OC1Init$105
      00228A 03                    9782 	.db	3
      00228B 01                    9783 	.sleb128	1
      00228C 01                    9784 	.db	1
      00228D 09                    9785 	.db	9
      00228E 00 1F                 9786 	.dw	Sstm8s_tim1$TIM1_OC1Init$121-Sstm8s_tim1$TIM1_OC1Init$113
      002290 03                    9787 	.db	3
      002291 01                    9788 	.sleb128	1
      002292 01                    9789 	.db	1
      002293 09                    9790 	.db	9
      002294 00 1F                 9791 	.dw	Sstm8s_tim1$TIM1_OC1Init$129-Sstm8s_tim1$TIM1_OC1Init$121
      002296 03                    9792 	.db	3
      002297 04                    9793 	.sleb128	4
      002298 01                    9794 	.db	1
      002299 09                    9795 	.db	9
      00229A 00 08                 9796 	.dw	Sstm8s_tim1$TIM1_OC1Init$130-Sstm8s_tim1$TIM1_OC1Init$129
      00229C 03                    9797 	.db	3
      00229D 04                    9798 	.sleb128	4
      00229E 01                    9799 	.db	1
      00229F 09                    9800 	.db	9
      0022A0 00 0B                 9801 	.dw	Sstm8s_tim1$TIM1_OC1Init$131-Sstm8s_tim1$TIM1_OC1Init$130
      0022A2 03                    9802 	.db	3
      0022A3 01                    9803 	.sleb128	1
      0022A4 01                    9804 	.db	1
      0022A5 09                    9805 	.db	9
      0022A6 00 08                 9806 	.dw	Sstm8s_tim1$TIM1_OC1Init$132-Sstm8s_tim1$TIM1_OC1Init$131
      0022A8 03                    9807 	.db	3
      0022A9 01                    9808 	.sleb128	1
      0022AA 01                    9809 	.db	1
      0022AB 09                    9810 	.db	9
      0022AC 00 06                 9811 	.dw	Sstm8s_tim1$TIM1_OC1Init$133-Sstm8s_tim1$TIM1_OC1Init$132
      0022AE 03                    9812 	.db	3
      0022AF 01                    9813 	.sleb128	1
      0022B0 01                    9814 	.db	1
      0022B1 09                    9815 	.db	9
      0022B2 00 0D                 9816 	.dw	Sstm8s_tim1$TIM1_OC1Init$134-Sstm8s_tim1$TIM1_OC1Init$133
      0022B4 03                    9817 	.db	3
      0022B5 03                    9818 	.sleb128	3
      0022B6 01                    9819 	.db	1
      0022B7 09                    9820 	.db	9
      0022B8 00 05                 9821 	.dw	Sstm8s_tim1$TIM1_OC1Init$135-Sstm8s_tim1$TIM1_OC1Init$134
      0022BA 03                    9822 	.db	3
      0022BB 01                    9823 	.sleb128	1
      0022BC 01                    9824 	.db	1
      0022BD 09                    9825 	.db	9
      0022BE 00 05                 9826 	.dw	Sstm8s_tim1$TIM1_OC1Init$136-Sstm8s_tim1$TIM1_OC1Init$135
      0022C0 03                    9827 	.db	3
      0022C1 03                    9828 	.sleb128	3
      0022C2 01                    9829 	.db	1
      0022C3 09                    9830 	.db	9
      0022C4 00 08                 9831 	.dw	Sstm8s_tim1$TIM1_OC1Init$137-Sstm8s_tim1$TIM1_OC1Init$136
      0022C6 03                    9832 	.db	3
      0022C7 02                    9833 	.sleb128	2
      0022C8 01                    9834 	.db	1
      0022C9 09                    9835 	.db	9
      0022CA 00 0B                 9836 	.dw	Sstm8s_tim1$TIM1_OC1Init$138-Sstm8s_tim1$TIM1_OC1Init$137
      0022CC 03                    9837 	.db	3
      0022CD 01                    9838 	.sleb128	1
      0022CE 01                    9839 	.db	1
      0022CF 09                    9840 	.db	9
      0022D0 00 0B                 9841 	.dw	Sstm8s_tim1$TIM1_OC1Init$139-Sstm8s_tim1$TIM1_OC1Init$138
      0022D2 03                    9842 	.db	3
      0022D3 03                    9843 	.sleb128	3
      0022D4 01                    9844 	.db	1
      0022D5 09                    9845 	.db	9
      0022D6 00 06                 9846 	.dw	Sstm8s_tim1$TIM1_OC1Init$140-Sstm8s_tim1$TIM1_OC1Init$139
      0022D8 03                    9847 	.db	3
      0022D9 01                    9848 	.sleb128	1
      0022DA 01                    9849 	.db	1
      0022DB 09                    9850 	.db	9
      0022DC 00 05                 9851 	.dw	Sstm8s_tim1$TIM1_OC1Init$141-Sstm8s_tim1$TIM1_OC1Init$140
      0022DE 03                    9852 	.db	3
      0022DF 01                    9853 	.sleb128	1
      0022E0 01                    9854 	.db	1
      0022E1 09                    9855 	.db	9
      0022E2 00 03                 9856 	.dw	1+Sstm8s_tim1$TIM1_OC1Init$143-Sstm8s_tim1$TIM1_OC1Init$141
      0022E4 00                    9857 	.db	0
      0022E5 01                    9858 	.uleb128	1
      0022E6 01                    9859 	.db	1
      0022E7 00                    9860 	.db	0
      0022E8 05                    9861 	.uleb128	5
      0022E9 02                    9862 	.db	2
      0022EA 00 00 A2 6C           9863 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$145)
      0022EE 03                    9864 	.db	3
      0022EF D8 01                 9865 	.sleb128	216
      0022F1 01                    9866 	.db	1
      0022F2 09                    9867 	.db	9
      0022F3 00 02                 9868 	.dw	Sstm8s_tim1$TIM1_OC2Init$148-Sstm8s_tim1$TIM1_OC2Init$145
      0022F5 03                    9869 	.db	3
      0022F6 0A                    9870 	.sleb128	10
      0022F7 01                    9871 	.db	1
      0022F8 09                    9872 	.db	9
      0022F9 00 43                 9873 	.dw	Sstm8s_tim1$TIM1_OC2Init$160-Sstm8s_tim1$TIM1_OC2Init$148
      0022FB 03                    9874 	.db	3
      0022FC 01                    9875 	.sleb128	1
      0022FD 01                    9876 	.db	1
      0022FE 09                    9877 	.db	9
      0022FF 00 1F                 9878 	.dw	Sstm8s_tim1$TIM1_OC2Init$168-Sstm8s_tim1$TIM1_OC2Init$160
      002301 03                    9879 	.db	3
      002302 01                    9880 	.sleb128	1
      002303 01                    9881 	.db	1
      002304 09                    9882 	.db	9
      002305 00 1F                 9883 	.dw	Sstm8s_tim1$TIM1_OC2Init$176-Sstm8s_tim1$TIM1_OC2Init$168
      002307 03                    9884 	.db	3
      002308 01                    9885 	.sleb128	1
      002309 01                    9886 	.db	1
      00230A 09                    9887 	.db	9
      00230B 00 1F                 9888 	.dw	Sstm8s_tim1$TIM1_OC2Init$184-Sstm8s_tim1$TIM1_OC2Init$176
      00230D 03                    9889 	.db	3
      00230E 01                    9890 	.sleb128	1
      00230F 01                    9891 	.db	1
      002310 09                    9892 	.db	9
      002311 00 1F                 9893 	.dw	Sstm8s_tim1$TIM1_OC2Init$192-Sstm8s_tim1$TIM1_OC2Init$184
      002313 03                    9894 	.db	3
      002314 01                    9895 	.sleb128	1
      002315 01                    9896 	.db	1
      002316 09                    9897 	.db	9
      002317 00 1F                 9898 	.dw	Sstm8s_tim1$TIM1_OC2Init$200-Sstm8s_tim1$TIM1_OC2Init$192
      002319 03                    9899 	.db	3
      00231A 01                    9900 	.sleb128	1
      00231B 01                    9901 	.db	1
      00231C 09                    9902 	.db	9
      00231D 00 1F                 9903 	.dw	Sstm8s_tim1$TIM1_OC2Init$208-Sstm8s_tim1$TIM1_OC2Init$200
      00231F 03                    9904 	.db	3
      002320 04                    9905 	.sleb128	4
      002321 01                    9906 	.db	1
      002322 09                    9907 	.db	9
      002323 00 08                 9908 	.dw	Sstm8s_tim1$TIM1_OC2Init$209-Sstm8s_tim1$TIM1_OC2Init$208
      002325 03                    9909 	.db	3
      002326 05                    9910 	.sleb128	5
      002327 01                    9911 	.db	1
      002328 09                    9912 	.db	9
      002329 00 0B                 9913 	.dw	Sstm8s_tim1$TIM1_OC2Init$210-Sstm8s_tim1$TIM1_OC2Init$209
      00232B 03                    9914 	.db	3
      00232C 01                    9915 	.sleb128	1
      00232D 01                    9916 	.db	1
      00232E 09                    9917 	.db	9
      00232F 00 08                 9918 	.dw	Sstm8s_tim1$TIM1_OC2Init$211-Sstm8s_tim1$TIM1_OC2Init$210
      002331 03                    9919 	.db	3
      002332 01                    9920 	.sleb128	1
      002333 01                    9921 	.db	1
      002334 09                    9922 	.db	9
      002335 00 06                 9923 	.dw	Sstm8s_tim1$TIM1_OC2Init$212-Sstm8s_tim1$TIM1_OC2Init$211
      002337 03                    9924 	.db	3
      002338 01                    9925 	.sleb128	1
      002339 01                    9926 	.db	1
      00233A 09                    9927 	.db	9
      00233B 00 0D                 9928 	.dw	Sstm8s_tim1$TIM1_OC2Init$213-Sstm8s_tim1$TIM1_OC2Init$212
      00233D 03                    9929 	.db	3
      00233E 03                    9930 	.sleb128	3
      00233F 01                    9931 	.db	1
      002340 09                    9932 	.db	9
      002341 00 05                 9933 	.dw	Sstm8s_tim1$TIM1_OC2Init$214-Sstm8s_tim1$TIM1_OC2Init$213
      002343 03                    9934 	.db	3
      002344 01                    9935 	.sleb128	1
      002345 01                    9936 	.db	1
      002346 09                    9937 	.db	9
      002347 00 05                 9938 	.dw	Sstm8s_tim1$TIM1_OC2Init$215-Sstm8s_tim1$TIM1_OC2Init$214
      002349 03                    9939 	.db	3
      00234A 03                    9940 	.sleb128	3
      00234B 01                    9941 	.db	1
      00234C 09                    9942 	.db	9
      00234D 00 08                 9943 	.dw	Sstm8s_tim1$TIM1_OC2Init$216-Sstm8s_tim1$TIM1_OC2Init$215
      00234F 03                    9944 	.db	3
      002350 02                    9945 	.sleb128	2
      002351 01                    9946 	.db	1
      002352 09                    9947 	.db	9
      002353 00 0B                 9948 	.dw	Sstm8s_tim1$TIM1_OC2Init$217-Sstm8s_tim1$TIM1_OC2Init$216
      002355 03                    9949 	.db	3
      002356 01                    9950 	.sleb128	1
      002357 01                    9951 	.db	1
      002358 09                    9952 	.db	9
      002359 00 0B                 9953 	.dw	Sstm8s_tim1$TIM1_OC2Init$218-Sstm8s_tim1$TIM1_OC2Init$217
      00235B 03                    9954 	.db	3
      00235C 03                    9955 	.sleb128	3
      00235D 01                    9956 	.db	1
      00235E 09                    9957 	.db	9
      00235F 00 06                 9958 	.dw	Sstm8s_tim1$TIM1_OC2Init$219-Sstm8s_tim1$TIM1_OC2Init$218
      002361 03                    9959 	.db	3
      002362 01                    9960 	.sleb128	1
      002363 01                    9961 	.db	1
      002364 09                    9962 	.db	9
      002365 00 05                 9963 	.dw	Sstm8s_tim1$TIM1_OC2Init$220-Sstm8s_tim1$TIM1_OC2Init$219
      002367 03                    9964 	.db	3
      002368 01                    9965 	.sleb128	1
      002369 01                    9966 	.db	1
      00236A 09                    9967 	.db	9
      00236B 00 03                 9968 	.dw	1+Sstm8s_tim1$TIM1_OC2Init$222-Sstm8s_tim1$TIM1_OC2Init$220
      00236D 00                    9969 	.db	0
      00236E 01                    9970 	.uleb128	1
      00236F 01                    9971 	.db	1
      002370 00                    9972 	.db	0
      002371 05                    9973 	.uleb128	5
      002372 02                    9974 	.db	2
      002373 00 00 A3 CF           9975 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$224)
      002377 03                    9976 	.db	3
      002378 98 02                 9977 	.sleb128	280
      00237A 01                    9978 	.db	1
      00237B 09                    9979 	.db	9
      00237C 00 02                 9980 	.dw	Sstm8s_tim1$TIM1_OC3Init$227-Sstm8s_tim1$TIM1_OC3Init$224
      00237E 03                    9981 	.db	3
      00237F 0A                    9982 	.sleb128	10
      002380 01                    9983 	.db	1
      002381 09                    9984 	.db	9
      002382 00 43                 9985 	.dw	Sstm8s_tim1$TIM1_OC3Init$239-Sstm8s_tim1$TIM1_OC3Init$227
      002384 03                    9986 	.db	3
      002385 01                    9987 	.sleb128	1
      002386 01                    9988 	.db	1
      002387 09                    9989 	.db	9
      002388 00 1F                 9990 	.dw	Sstm8s_tim1$TIM1_OC3Init$247-Sstm8s_tim1$TIM1_OC3Init$239
      00238A 03                    9991 	.db	3
      00238B 01                    9992 	.sleb128	1
      00238C 01                    9993 	.db	1
      00238D 09                    9994 	.db	9
      00238E 00 1F                 9995 	.dw	Sstm8s_tim1$TIM1_OC3Init$255-Sstm8s_tim1$TIM1_OC3Init$247
      002390 03                    9996 	.db	3
      002391 01                    9997 	.sleb128	1
      002392 01                    9998 	.db	1
      002393 09                    9999 	.db	9
      002394 00 1F                10000 	.dw	Sstm8s_tim1$TIM1_OC3Init$263-Sstm8s_tim1$TIM1_OC3Init$255
      002396 03                   10001 	.db	3
      002397 01                   10002 	.sleb128	1
      002398 01                   10003 	.db	1
      002399 09                   10004 	.db	9
      00239A 00 1F                10005 	.dw	Sstm8s_tim1$TIM1_OC3Init$271-Sstm8s_tim1$TIM1_OC3Init$263
      00239C 03                   10006 	.db	3
      00239D 01                   10007 	.sleb128	1
      00239E 01                   10008 	.db	1
      00239F 09                   10009 	.db	9
      0023A0 00 1F                10010 	.dw	Sstm8s_tim1$TIM1_OC3Init$279-Sstm8s_tim1$TIM1_OC3Init$271
      0023A2 03                   10011 	.db	3
      0023A3 01                   10012 	.sleb128	1
      0023A4 01                   10013 	.db	1
      0023A5 09                   10014 	.db	9
      0023A6 00 1F                10015 	.dw	Sstm8s_tim1$TIM1_OC3Init$287-Sstm8s_tim1$TIM1_OC3Init$279
      0023A8 03                   10016 	.db	3
      0023A9 04                   10017 	.sleb128	4
      0023AA 01                   10018 	.db	1
      0023AB 09                   10019 	.db	9
      0023AC 00 08                10020 	.dw	Sstm8s_tim1$TIM1_OC3Init$288-Sstm8s_tim1$TIM1_OC3Init$287
      0023AE 03                   10021 	.db	3
      0023AF 04                   10022 	.sleb128	4
      0023B0 01                   10023 	.db	1
      0023B1 09                   10024 	.db	9
      0023B2 00 0B                10025 	.dw	Sstm8s_tim1$TIM1_OC3Init$289-Sstm8s_tim1$TIM1_OC3Init$288
      0023B4 03                   10026 	.db	3
      0023B5 01                   10027 	.sleb128	1
      0023B6 01                   10028 	.db	1
      0023B7 09                   10029 	.db	9
      0023B8 00 08                10030 	.dw	Sstm8s_tim1$TIM1_OC3Init$290-Sstm8s_tim1$TIM1_OC3Init$289
      0023BA 03                   10031 	.db	3
      0023BB 01                   10032 	.sleb128	1
      0023BC 01                   10033 	.db	1
      0023BD 09                   10034 	.db	9
      0023BE 00 06                10035 	.dw	Sstm8s_tim1$TIM1_OC3Init$291-Sstm8s_tim1$TIM1_OC3Init$290
      0023C0 03                   10036 	.db	3
      0023C1 01                   10037 	.sleb128	1
      0023C2 01                   10038 	.db	1
      0023C3 09                   10039 	.db	9
      0023C4 00 0D                10040 	.dw	Sstm8s_tim1$TIM1_OC3Init$292-Sstm8s_tim1$TIM1_OC3Init$291
      0023C6 03                   10041 	.db	3
      0023C7 03                   10042 	.sleb128	3
      0023C8 01                   10043 	.db	1
      0023C9 09                   10044 	.db	9
      0023CA 00 05                10045 	.dw	Sstm8s_tim1$TIM1_OC3Init$293-Sstm8s_tim1$TIM1_OC3Init$292
      0023CC 03                   10046 	.db	3
      0023CD 01                   10047 	.sleb128	1
      0023CE 01                   10048 	.db	1
      0023CF 09                   10049 	.db	9
      0023D0 00 05                10050 	.dw	Sstm8s_tim1$TIM1_OC3Init$294-Sstm8s_tim1$TIM1_OC3Init$293
      0023D2 03                   10051 	.db	3
      0023D3 03                   10052 	.sleb128	3
      0023D4 01                   10053 	.db	1
      0023D5 09                   10054 	.db	9
      0023D6 00 08                10055 	.dw	Sstm8s_tim1$TIM1_OC3Init$295-Sstm8s_tim1$TIM1_OC3Init$294
      0023D8 03                   10056 	.db	3
      0023D9 02                   10057 	.sleb128	2
      0023DA 01                   10058 	.db	1
      0023DB 09                   10059 	.db	9
      0023DC 00 0B                10060 	.dw	Sstm8s_tim1$TIM1_OC3Init$296-Sstm8s_tim1$TIM1_OC3Init$295
      0023DE 03                   10061 	.db	3
      0023DF 01                   10062 	.sleb128	1
      0023E0 01                   10063 	.db	1
      0023E1 09                   10064 	.db	9
      0023E2 00 0B                10065 	.dw	Sstm8s_tim1$TIM1_OC3Init$297-Sstm8s_tim1$TIM1_OC3Init$296
      0023E4 03                   10066 	.db	3
      0023E5 03                   10067 	.sleb128	3
      0023E6 01                   10068 	.db	1
      0023E7 09                   10069 	.db	9
      0023E8 00 06                10070 	.dw	Sstm8s_tim1$TIM1_OC3Init$298-Sstm8s_tim1$TIM1_OC3Init$297
      0023EA 03                   10071 	.db	3
      0023EB 01                   10072 	.sleb128	1
      0023EC 01                   10073 	.db	1
      0023ED 09                   10074 	.db	9
      0023EE 00 05                10075 	.dw	Sstm8s_tim1$TIM1_OC3Init$299-Sstm8s_tim1$TIM1_OC3Init$298
      0023F0 03                   10076 	.db	3
      0023F1 01                   10077 	.sleb128	1
      0023F2 01                   10078 	.db	1
      0023F3 09                   10079 	.db	9
      0023F4 00 03                10080 	.dw	1+Sstm8s_tim1$TIM1_OC3Init$301-Sstm8s_tim1$TIM1_OC3Init$299
      0023F6 00                   10081 	.db	0
      0023F7 01                   10082 	.uleb128	1
      0023F8 01                   10083 	.db	1
      0023F9 00                   10084 	.db	0
      0023FA 05                   10085 	.uleb128	5
      0023FB 02                   10086 	.db	2
      0023FC 00 00 A5 32          10087 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$303)
      002400 03                   10088 	.db	3
      002401 D1 02                10089 	.sleb128	337
      002403 01                   10090 	.db	1
      002404 09                   10091 	.db	9
      002405 00 01                10092 	.dw	Sstm8s_tim1$TIM1_OC4Init$306-Sstm8s_tim1$TIM1_OC4Init$303
      002407 03                   10093 	.db	3
      002408 07                   10094 	.sleb128	7
      002409 01                   10095 	.db	1
      00240A 09                   10096 	.db	9
      00240B 00 43                10097 	.dw	Sstm8s_tim1$TIM1_OC4Init$318-Sstm8s_tim1$TIM1_OC4Init$306
      00240D 03                   10098 	.db	3
      00240E 01                   10099 	.sleb128	1
      00240F 01                   10100 	.db	1
      002410 09                   10101 	.db	9
      002411 00 1F                10102 	.dw	Sstm8s_tim1$TIM1_OC4Init$326-Sstm8s_tim1$TIM1_OC4Init$318
      002413 03                   10103 	.db	3
      002414 01                   10104 	.sleb128	1
      002415 01                   10105 	.db	1
      002416 09                   10106 	.db	9
      002417 00 1F                10107 	.dw	Sstm8s_tim1$TIM1_OC4Init$334-Sstm8s_tim1$TIM1_OC4Init$326
      002419 03                   10108 	.db	3
      00241A 01                   10109 	.sleb128	1
      00241B 01                   10110 	.db	1
      00241C 09                   10111 	.db	9
      00241D 00 1F                10112 	.dw	Sstm8s_tim1$TIM1_OC4Init$342-Sstm8s_tim1$TIM1_OC4Init$334
      00241F 03                   10113 	.db	3
      002420 03                   10114 	.sleb128	3
      002421 01                   10115 	.db	1
      002422 09                   10116 	.db	9
      002423 00 08                10117 	.dw	Sstm8s_tim1$TIM1_OC4Init$343-Sstm8s_tim1$TIM1_OC4Init$342
      002425 03                   10118 	.db	3
      002426 02                   10119 	.sleb128	2
      002427 01                   10120 	.db	1
      002428 09                   10121 	.db	9
      002429 00 0B                10122 	.dw	Sstm8s_tim1$TIM1_OC4Init$344-Sstm8s_tim1$TIM1_OC4Init$343
      00242B 03                   10123 	.db	3
      00242C 01                   10124 	.sleb128	1
      00242D 01                   10125 	.db	1
      00242E 09                   10126 	.db	9
      00242F 00 0B                10127 	.dw	Sstm8s_tim1$TIM1_OC4Init$345-Sstm8s_tim1$TIM1_OC4Init$344
      002431 03                   10128 	.db	3
      002432 03                   10129 	.sleb128	3
      002433 01                   10130 	.db	1
      002434 09                   10131 	.db	9
      002435 00 0A                10132 	.dw	Sstm8s_tim1$TIM1_OC4Init$346-Sstm8s_tim1$TIM1_OC4Init$345
      002437 03                   10133 	.db	3
      002438 06                   10134 	.sleb128	6
      002439 01                   10135 	.db	1
      00243A 09                   10136 	.db	9
      00243B 00 03                10137 	.dw	Sstm8s_tim1$TIM1_OC4Init$347-Sstm8s_tim1$TIM1_OC4Init$346
      00243D 03                   10138 	.db	3
      00243E 7E                   10139 	.sleb128	-2
      00243F 01                   10140 	.db	1
      002440 09                   10141 	.db	9
      002441 00 07                10142 	.dw	Sstm8s_tim1$TIM1_OC4Init$349-Sstm8s_tim1$TIM1_OC4Init$347
      002443 03                   10143 	.db	3
      002444 02                   10144 	.sleb128	2
      002445 01                   10145 	.db	1
      002446 09                   10146 	.db	9
      002447 00 08                10147 	.dw	Sstm8s_tim1$TIM1_OC4Init$352-Sstm8s_tim1$TIM1_OC4Init$349
      002449 03                   10148 	.db	3
      00244A 04                   10149 	.sleb128	4
      00244B 01                   10150 	.db	1
      00244C 09                   10151 	.db	9
      00244D 00 05                10152 	.dw	Sstm8s_tim1$TIM1_OC4Init$354-Sstm8s_tim1$TIM1_OC4Init$352
      00244F 03                   10153 	.db	3
      002450 04                   10154 	.sleb128	4
      002451 01                   10155 	.db	1
      002452 09                   10156 	.db	9
      002453 00 06                10157 	.dw	Sstm8s_tim1$TIM1_OC4Init$355-Sstm8s_tim1$TIM1_OC4Init$354
      002455 03                   10158 	.db	3
      002456 01                   10159 	.sleb128	1
      002457 01                   10160 	.db	1
      002458 09                   10161 	.db	9
      002459 00 05                10162 	.dw	Sstm8s_tim1$TIM1_OC4Init$356-Sstm8s_tim1$TIM1_OC4Init$355
      00245B 03                   10163 	.db	3
      00245C 01                   10164 	.sleb128	1
      00245D 01                   10165 	.db	1
      00245E 09                   10166 	.db	9
      00245F 00 02                10167 	.dw	1+Sstm8s_tim1$TIM1_OC4Init$358-Sstm8s_tim1$TIM1_OC4Init$356
      002461 00                   10168 	.db	0
      002462 01                   10169 	.uleb128	1
      002463 01                   10170 	.db	1
      002464 00                   10171 	.db	0
      002465 05                   10172 	.uleb128	5
      002466 02                   10173 	.db	2
      002467 00 00 A6 1F          10174 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$360)
      00246B 03                   10175 	.db	3
      00246C 83 03                10176 	.sleb128	387
      00246E 01                   10177 	.db	1
      00246F 09                   10178 	.db	9
      002470 00 01                10179 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$363-Sstm8s_tim1$TIM1_BDTRConfig$360
      002472 03                   10180 	.db	3
      002473 08                   10181 	.sleb128	8
      002474 01                   10182 	.db	1
      002475 09                   10183 	.db	9
      002476 00 1F                10184 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$371-Sstm8s_tim1$TIM1_BDTRConfig$363
      002478 03                   10185 	.db	3
      002479 01                   10186 	.sleb128	1
      00247A 01                   10187 	.db	1
      00247B 09                   10188 	.db	9
      00247C 00 30                10189 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$381-Sstm8s_tim1$TIM1_BDTRConfig$371
      00247E 03                   10190 	.db	3
      00247F 01                   10191 	.sleb128	1
      002480 01                   10192 	.db	1
      002481 09                   10193 	.db	9
      002482 00 1F                10194 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$389-Sstm8s_tim1$TIM1_BDTRConfig$381
      002484 03                   10195 	.db	3
      002485 01                   10196 	.sleb128	1
      002486 01                   10197 	.db	1
      002487 09                   10198 	.db	9
      002488 00 1F                10199 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$397-Sstm8s_tim1$TIM1_BDTRConfig$389
      00248A 03                   10200 	.db	3
      00248B 01                   10201 	.sleb128	1
      00248C 01                   10202 	.db	1
      00248D 09                   10203 	.db	9
      00248E 00 1F                10204 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$405-Sstm8s_tim1$TIM1_BDTRConfig$397
      002490 03                   10205 	.db	3
      002491 02                   10206 	.sleb128	2
      002492 01                   10207 	.db	1
      002493 09                   10208 	.db	9
      002494 00 06                10209 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$406-Sstm8s_tim1$TIM1_BDTRConfig$405
      002496 03                   10210 	.db	3
      002497 04                   10211 	.sleb128	4
      002498 01                   10212 	.db	1
      002499 09                   10213 	.db	9
      00249A 00 06                10214 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$407-Sstm8s_tim1$TIM1_BDTRConfig$406
      00249C 03                   10215 	.db	3
      00249D 01                   10216 	.sleb128	1
      00249E 01                   10217 	.db	1
      00249F 09                   10218 	.db	9
      0024A0 00 04                10219 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$408-Sstm8s_tim1$TIM1_BDTRConfig$407
      0024A2 03                   10220 	.db	3
      0024A3 01                   10221 	.sleb128	1
      0024A4 01                   10222 	.db	1
      0024A5 09                   10223 	.db	9
      0024A6 00 07                10224 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$409-Sstm8s_tim1$TIM1_BDTRConfig$408
      0024A8 03                   10225 	.db	3
      0024A9 01                   10226 	.sleb128	1
      0024AA 01                   10227 	.db	1
      0024AB 09                   10228 	.db	9
      0024AC 00 02                10229 	.dw	1+Sstm8s_tim1$TIM1_BDTRConfig$411-Sstm8s_tim1$TIM1_BDTRConfig$409
      0024AE 00                   10230 	.db	0
      0024AF 01                   10231 	.uleb128	1
      0024B0 01                   10232 	.db	1
      0024B1 00                   10233 	.db	0
      0024B2 05                   10234 	.uleb128	5
      0024B3 02                   10235 	.db	2
      0024B4 00 00 A6 E5          10236 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$413)
      0024B8 03                   10237 	.db	3
      0024B9 A6 03                10238 	.sleb128	422
      0024BB 01                   10239 	.db	1
      0024BC 09                   10240 	.db	9
      0024BD 00 01                10241 	.dw	Sstm8s_tim1$TIM1_ICInit$416-Sstm8s_tim1$TIM1_ICInit$413
      0024BF 03                   10242 	.db	3
      0024C0 07                   10243 	.sleb128	7
      0024C1 01                   10244 	.db	1
      0024C2 09                   10245 	.db	9
      0024C3 00 4A                10246 	.dw	Sstm8s_tim1$TIM1_ICInit$426-Sstm8s_tim1$TIM1_ICInit$416
      0024C5 03                   10247 	.db	3
      0024C6 01                   10248 	.sleb128	1
      0024C7 01                   10249 	.db	1
      0024C8 09                   10250 	.db	9
      0024C9 00 1E                10251 	.dw	Sstm8s_tim1$TIM1_ICInit$434-Sstm8s_tim1$TIM1_ICInit$426
      0024CB 03                   10252 	.db	3
      0024CC 01                   10253 	.sleb128	1
      0024CD 01                   10254 	.db	1
      0024CE 09                   10255 	.db	9
      0024CF 00 29                10256 	.dw	Sstm8s_tim1$TIM1_ICInit$444-Sstm8s_tim1$TIM1_ICInit$434
      0024D1 03                   10257 	.db	3
      0024D2 01                   10258 	.sleb128	1
      0024D3 01                   10259 	.db	1
      0024D4 09                   10260 	.db	9
      0024D5 00 31                10261 	.dw	Sstm8s_tim1$TIM1_ICInit$454-Sstm8s_tim1$TIM1_ICInit$444
      0024D7 03                   10262 	.db	3
      0024D8 01                   10263 	.sleb128	1
      0024D9 01                   10264 	.db	1
      0024DA 09                   10265 	.db	9
      0024DB 00 18                10266 	.dw	Sstm8s_tim1$TIM1_ICInit$461-Sstm8s_tim1$TIM1_ICInit$454
      0024DD 03                   10267 	.db	3
      0024DE 02                   10268 	.sleb128	2
      0024DF 01                   10269 	.db	1
      0024E0 09                   10270 	.db	9
      0024E1 00 07                10271 	.dw	Sstm8s_tim1$TIM1_ICInit$463-Sstm8s_tim1$TIM1_ICInit$461
      0024E3 03                   10272 	.db	3
      0024E4 03                   10273 	.sleb128	3
      0024E5 01                   10274 	.db	1
      0024E6 09                   10275 	.db	9
      0024E7 00 0E                10276 	.dw	Sstm8s_tim1$TIM1_ICInit$468-Sstm8s_tim1$TIM1_ICInit$463
      0024E9 03                   10277 	.db	3
      0024EA 04                   10278 	.sleb128	4
      0024EB 01                   10279 	.db	1
      0024EC 09                   10280 	.db	9
      0024ED 00 0A                10281 	.dw	Sstm8s_tim1$TIM1_ICInit$472-Sstm8s_tim1$TIM1_ICInit$468
      0024EF 03                   10282 	.db	3
      0024F0 02                   10283 	.sleb128	2
      0024F1 01                   10284 	.db	1
      0024F2 09                   10285 	.db	9
      0024F3 00 08                10286 	.dw	Sstm8s_tim1$TIM1_ICInit$474-Sstm8s_tim1$TIM1_ICInit$472
      0024F5 03                   10287 	.db	3
      0024F6 03                   10288 	.sleb128	3
      0024F7 01                   10289 	.db	1
      0024F8 09                   10290 	.db	9
      0024F9 00 0E                10291 	.dw	Sstm8s_tim1$TIM1_ICInit$479-Sstm8s_tim1$TIM1_ICInit$474
      0024FB 03                   10292 	.db	3
      0024FC 04                   10293 	.sleb128	4
      0024FD 01                   10294 	.db	1
      0024FE 09                   10295 	.db	9
      0024FF 00 0A                10296 	.dw	Sstm8s_tim1$TIM1_ICInit$483-Sstm8s_tim1$TIM1_ICInit$479
      002501 03                   10297 	.db	3
      002502 02                   10298 	.sleb128	2
      002503 01                   10299 	.db	1
      002504 09                   10300 	.db	9
      002505 00 08                10301 	.dw	Sstm8s_tim1$TIM1_ICInit$485-Sstm8s_tim1$TIM1_ICInit$483
      002507 03                   10302 	.db	3
      002508 03                   10303 	.sleb128	3
      002509 01                   10304 	.db	1
      00250A 09                   10305 	.db	9
      00250B 00 0E                10306 	.dw	Sstm8s_tim1$TIM1_ICInit$490-Sstm8s_tim1$TIM1_ICInit$485
      00250D 03                   10307 	.db	3
      00250E 04                   10308 	.sleb128	4
      00250F 01                   10309 	.db	1
      002510 09                   10310 	.db	9
      002511 00 0A                10311 	.dw	Sstm8s_tim1$TIM1_ICInit$495-Sstm8s_tim1$TIM1_ICInit$490
      002513 03                   10312 	.db	3
      002514 05                   10313 	.sleb128	5
      002515 01                   10314 	.db	1
      002516 09                   10315 	.db	9
      002517 00 0E                10316 	.dw	Sstm8s_tim1$TIM1_ICInit$500-Sstm8s_tim1$TIM1_ICInit$495
      002519 03                   10317 	.db	3
      00251A 04                   10318 	.sleb128	4
      00251B 01                   10319 	.db	1
      00251C 09                   10320 	.db	9
      00251D 00 07                10321 	.dw	Sstm8s_tim1$TIM1_ICInit$504-Sstm8s_tim1$TIM1_ICInit$500
      00251F 03                   10322 	.db	3
      002520 02                   10323 	.sleb128	2
      002521 01                   10324 	.db	1
      002522 09                   10325 	.db	9
      002523 00 02                10326 	.dw	1+Sstm8s_tim1$TIM1_ICInit$506-Sstm8s_tim1$TIM1_ICInit$504
      002525 00                   10327 	.db	0
      002526 01                   10328 	.uleb128	1
      002527 01                   10329 	.db	1
      002528 00                   10330 	.db	0
      002529 05                   10331 	.uleb128	5
      00252A 02                   10332 	.db	2
      00252B 00 00 A8 36          10333 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$508)
      00252F 03                   10334 	.db	3
      002530 E7 03                10335 	.sleb128	487
      002532 01                   10336 	.db	1
      002533 09                   10337 	.db	9
      002534 00 01                10338 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$511-Sstm8s_tim1$TIM1_PWMIConfig$508
      002536 03                   10339 	.db	3
      002537 0A                   10340 	.sleb128	10
      002538 01                   10341 	.db	1
      002539 09                   10342 	.db	9
      00253A 00 1E                10343 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$519-Sstm8s_tim1$TIM1_PWMIConfig$511
      00253C 03                   10344 	.db	3
      00253D 01                   10345 	.sleb128	1
      00253E 01                   10346 	.db	1
      00253F 09                   10347 	.db	9
      002540 00 2B                10348 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$527-Sstm8s_tim1$TIM1_PWMIConfig$519
      002542 03                   10349 	.db	3
      002543 01                   10350 	.sleb128	1
      002544 01                   10351 	.db	1
      002545 09                   10352 	.db	9
      002546 00 36                10353 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$537-Sstm8s_tim1$TIM1_PWMIConfig$527
      002548 03                   10354 	.db	3
      002549 01                   10355 	.sleb128	1
      00254A 01                   10356 	.db	1
      00254B 09                   10357 	.db	9
      00254C 00 31                10358 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$547-Sstm8s_tim1$TIM1_PWMIConfig$537
      00254E 03                   10359 	.db	3
      00254F 03                   10360 	.sleb128	3
      002550 01                   10361 	.db	1
      002551 09                   10362 	.db	9
      002552 00 07                10363 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$549-Sstm8s_tim1$TIM1_PWMIConfig$547
      002554 03                   10364 	.db	3
      002555 02                   10365 	.sleb128	2
      002556 01                   10366 	.db	1
      002557 09                   10367 	.db	9
      002558 00 07                10368 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$552-Sstm8s_tim1$TIM1_PWMIConfig$549
      00255A 03                   10369 	.db	3
      00255B 04                   10370 	.sleb128	4
      00255C 01                   10371 	.db	1
      00255D 09                   10372 	.db	9
      00255E 00 02                10373 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$554-Sstm8s_tim1$TIM1_PWMIConfig$552
      002560 03                   10374 	.db	3
      002561 04                   10375 	.sleb128	4
      002562 01                   10376 	.db	1
      002563 09                   10377 	.db	9
      002564 00 08                10378 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$556-Sstm8s_tim1$TIM1_PWMIConfig$554
      002566 03                   10379 	.db	3
      002567 02                   10380 	.sleb128	2
      002568 01                   10381 	.db	1
      002569 09                   10382 	.db	9
      00256A 00 07                10383 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$559-Sstm8s_tim1$TIM1_PWMIConfig$556
      00256C 03                   10384 	.db	3
      00256D 04                   10385 	.sleb128	4
      00256E 01                   10386 	.db	1
      00256F 09                   10387 	.db	9
      002570 00 04                10388 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$561-Sstm8s_tim1$TIM1_PWMIConfig$559
      002572 03                   10389 	.db	3
      002573 03                   10390 	.sleb128	3
      002574 01                   10391 	.db	1
      002575 09                   10392 	.db	9
      002576 00 07                10393 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$563-Sstm8s_tim1$TIM1_PWMIConfig$561
      002578 03                   10394 	.db	3
      002579 03                   10395 	.sleb128	3
      00257A 01                   10396 	.db	1
      00257B 09                   10397 	.db	9
      00257C 00 0E                10398 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$568-Sstm8s_tim1$TIM1_PWMIConfig$563
      00257E 03                   10399 	.db	3
      00257F 04                   10400 	.sleb128	4
      002580 01                   10401 	.db	1
      002581 09                   10402 	.db	9
      002582 00 07                10403 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$571-Sstm8s_tim1$TIM1_PWMIConfig$568
      002584 03                   10404 	.db	3
      002585 03                   10405 	.sleb128	3
      002586 01                   10406 	.db	1
      002587 09                   10407 	.db	9
      002588 00 0E                10408 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$576-Sstm8s_tim1$TIM1_PWMIConfig$571
      00258A 03                   10409 	.db	3
      00258B 03                   10410 	.sleb128	3
      00258C 01                   10411 	.db	1
      00258D 09                   10412 	.db	9
      00258E 00 0A                10413 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$581-Sstm8s_tim1$TIM1_PWMIConfig$576
      002590 03                   10414 	.db	3
      002591 05                   10415 	.sleb128	5
      002592 01                   10416 	.db	1
      002593 09                   10417 	.db	9
      002594 00 0E                10418 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$586-Sstm8s_tim1$TIM1_PWMIConfig$581
      002596 03                   10419 	.db	3
      002597 04                   10420 	.sleb128	4
      002598 01                   10421 	.db	1
      002599 09                   10422 	.db	9
      00259A 00 07                10423 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$589-Sstm8s_tim1$TIM1_PWMIConfig$586
      00259C 03                   10424 	.db	3
      00259D 03                   10425 	.sleb128	3
      00259E 01                   10426 	.db	1
      00259F 09                   10427 	.db	9
      0025A0 00 0E                10428 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$594-Sstm8s_tim1$TIM1_PWMIConfig$589
      0025A2 03                   10429 	.db	3
      0025A3 03                   10430 	.sleb128	3
      0025A4 01                   10431 	.db	1
      0025A5 09                   10432 	.db	9
      0025A6 00 07                10433 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$598-Sstm8s_tim1$TIM1_PWMIConfig$594
      0025A8 03                   10434 	.db	3
      0025A9 02                   10435 	.sleb128	2
      0025AA 01                   10436 	.db	1
      0025AB 09                   10437 	.db	9
      0025AC 00 02                10438 	.dw	1+Sstm8s_tim1$TIM1_PWMIConfig$600-Sstm8s_tim1$TIM1_PWMIConfig$598
      0025AE 00                   10439 	.db	0
      0025AF 01                   10440 	.uleb128	1
      0025B0 01                   10441 	.db	1
      0025B1 00                   10442 	.db	0
      0025B2 05                   10443 	.uleb128	5
      0025B3 02                   10444 	.db	2
      0025B4 00 00 A9 6A          10445 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$602)
      0025B8 03                   10446 	.db	3
      0025B9 B0 04                10447 	.sleb128	560
      0025BB 01                   10448 	.db	1
      0025BC 09                   10449 	.db	9
      0025BD 00 00                10450 	.dw	Sstm8s_tim1$TIM1_Cmd$604-Sstm8s_tim1$TIM1_Cmd$602
      0025BF 03                   10451 	.db	3
      0025C0 03                   10452 	.sleb128	3
      0025C1 01                   10453 	.db	1
      0025C2 09                   10454 	.db	9
      0025C3 00 1E                10455 	.dw	Sstm8s_tim1$TIM1_Cmd$612-Sstm8s_tim1$TIM1_Cmd$604
      0025C5 03                   10456 	.db	3
      0025C6 05                   10457 	.sleb128	5
      0025C7 01                   10458 	.db	1
      0025C8 09                   10459 	.db	9
      0025C9 00 03                10460 	.dw	Sstm8s_tim1$TIM1_Cmd$613-Sstm8s_tim1$TIM1_Cmd$612
      0025CB 03                   10461 	.db	3
      0025CC 7E                   10462 	.sleb128	-2
      0025CD 01                   10463 	.db	1
      0025CE 09                   10464 	.db	9
      0025CF 00 07                10465 	.dw	Sstm8s_tim1$TIM1_Cmd$615-Sstm8s_tim1$TIM1_Cmd$613
      0025D1 03                   10466 	.db	3
      0025D2 02                   10467 	.sleb128	2
      0025D3 01                   10468 	.db	1
      0025D4 09                   10469 	.db	9
      0025D5 00 08                10470 	.dw	Sstm8s_tim1$TIM1_Cmd$618-Sstm8s_tim1$TIM1_Cmd$615
      0025D7 03                   10471 	.db	3
      0025D8 04                   10472 	.sleb128	4
      0025D9 01                   10473 	.db	1
      0025DA 09                   10474 	.db	9
      0025DB 00 05                10475 	.dw	Sstm8s_tim1$TIM1_Cmd$620-Sstm8s_tim1$TIM1_Cmd$618
      0025DD 03                   10476 	.db	3
      0025DE 02                   10477 	.sleb128	2
      0025DF 01                   10478 	.db	1
      0025E0 09                   10479 	.db	9
      0025E1 00 01                10480 	.dw	1+Sstm8s_tim1$TIM1_Cmd$621-Sstm8s_tim1$TIM1_Cmd$620
      0025E3 00                   10481 	.db	0
      0025E4 01                   10482 	.uleb128	1
      0025E5 01                   10483 	.db	1
      0025E6 00                   10484 	.db	0
      0025E7 05                   10485 	.uleb128	5
      0025E8 02                   10486 	.db	2
      0025E9 00 00 A9 A0          10487 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$623)
      0025ED 03                   10488 	.db	3
      0025EE C6 04                10489 	.sleb128	582
      0025F0 01                   10490 	.db	1
      0025F1 09                   10491 	.db	9
      0025F2 00 00                10492 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625-Sstm8s_tim1$TIM1_CtrlPWMOutputs$623
      0025F4 03                   10493 	.db	3
      0025F5 03                   10494 	.sleb128	3
      0025F6 01                   10495 	.db	1
      0025F7 09                   10496 	.db	9
      0025F8 00 1E                10497 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633-Sstm8s_tim1$TIM1_CtrlPWMOutputs$625
      0025FA 03                   10498 	.db	3
      0025FB 06                   10499 	.sleb128	6
      0025FC 01                   10500 	.db	1
      0025FD 09                   10501 	.db	9
      0025FE 00 03                10502 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634-Sstm8s_tim1$TIM1_CtrlPWMOutputs$633
      002600 03                   10503 	.db	3
      002601 7E                   10504 	.sleb128	-2
      002602 01                   10505 	.db	1
      002603 09                   10506 	.db	9
      002604 00 07                10507 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636-Sstm8s_tim1$TIM1_CtrlPWMOutputs$634
      002606 03                   10508 	.db	3
      002607 02                   10509 	.sleb128	2
      002608 01                   10510 	.db	1
      002609 09                   10511 	.db	9
      00260A 00 08                10512 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639-Sstm8s_tim1$TIM1_CtrlPWMOutputs$636
      00260C 03                   10513 	.db	3
      00260D 04                   10514 	.sleb128	4
      00260E 01                   10515 	.db	1
      00260F 09                   10516 	.db	9
      002610 00 05                10517 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641-Sstm8s_tim1$TIM1_CtrlPWMOutputs$639
      002612 03                   10518 	.db	3
      002613 02                   10519 	.sleb128	2
      002614 01                   10520 	.db	1
      002615 09                   10521 	.db	9
      002616 00 01                10522 	.dw	1+Sstm8s_tim1$TIM1_CtrlPWMOutputs$642-Sstm8s_tim1$TIM1_CtrlPWMOutputs$641
      002618 00                   10523 	.db	0
      002619 01                   10524 	.uleb128	1
      00261A 01                   10525 	.db	1
      00261B 00                   10526 	.db	0
      00261C 05                   10527 	.uleb128	5
      00261D 02                   10528 	.db	2
      00261E 00 00 A9 D6          10529 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$644)
      002622 03                   10530 	.db	3
      002623 E8 04                10531 	.sleb128	616
      002625 01                   10532 	.db	1
      002626 09                   10533 	.db	9
      002627 00 01                10534 	.dw	Sstm8s_tim1$TIM1_ITConfig$647-Sstm8s_tim1$TIM1_ITConfig$644
      002629 03                   10535 	.db	3
      00262A 03                   10536 	.sleb128	3
      00262B 01                   10537 	.db	1
      00262C 09                   10538 	.db	9
      00262D 00 16                10539 	.dw	Sstm8s_tim1$TIM1_ITConfig$654-Sstm8s_tim1$TIM1_ITConfig$647
      00262F 03                   10540 	.db	3
      002630 01                   10541 	.sleb128	1
      002631 01                   10542 	.db	1
      002632 09                   10543 	.db	9
      002633 00 1E                10544 	.dw	Sstm8s_tim1$TIM1_ITConfig$662-Sstm8s_tim1$TIM1_ITConfig$654
      002635 03                   10545 	.db	3
      002636 05                   10546 	.sleb128	5
      002637 01                   10547 	.db	1
      002638 09                   10548 	.db	9
      002639 00 03                10549 	.dw	Sstm8s_tim1$TIM1_ITConfig$663-Sstm8s_tim1$TIM1_ITConfig$662
      00263B 03                   10550 	.db	3
      00263C 7D                   10551 	.sleb128	-3
      00263D 01                   10552 	.db	1
      00263E 09                   10553 	.db	9
      00263F 00 07                10554 	.dw	Sstm8s_tim1$TIM1_ITConfig$665-Sstm8s_tim1$TIM1_ITConfig$663
      002641 03                   10555 	.db	3
      002642 03                   10556 	.sleb128	3
      002643 01                   10557 	.db	1
      002644 09                   10558 	.db	9
      002645 00 08                10559 	.dw	Sstm8s_tim1$TIM1_ITConfig$668-Sstm8s_tim1$TIM1_ITConfig$665
      002647 03                   10560 	.db	3
      002648 05                   10561 	.sleb128	5
      002649 01                   10562 	.db	1
      00264A 09                   10563 	.db	9
      00264B 00 0C                10564 	.dw	Sstm8s_tim1$TIM1_ITConfig$672-Sstm8s_tim1$TIM1_ITConfig$668
      00264D 03                   10565 	.db	3
      00264E 02                   10566 	.sleb128	2
      00264F 01                   10567 	.db	1
      002650 09                   10568 	.db	9
      002651 00 02                10569 	.dw	1+Sstm8s_tim1$TIM1_ITConfig$674-Sstm8s_tim1$TIM1_ITConfig$672
      002653 00                   10570 	.db	0
      002654 01                   10571 	.uleb128	1
      002655 01                   10572 	.db	1
      002656 00                   10573 	.db	0
      002657 05                   10574 	.uleb128	5
      002658 02                   10575 	.db	2
      002659 00 00 AA 2B          10576 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$676)
      00265D 03                   10577 	.db	3
      00265E FF 04                10578 	.sleb128	639
      002660 01                   10579 	.db	1
      002661 09                   10580 	.db	9
      002662 00 00                10581 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$678-Sstm8s_tim1$TIM1_InternalClockConfig$676
      002664 03                   10582 	.db	3
      002665 03                   10583 	.sleb128	3
      002666 01                   10584 	.db	1
      002667 09                   10585 	.db	9
      002668 00 08                10586 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$679-Sstm8s_tim1$TIM1_InternalClockConfig$678
      00266A 03                   10587 	.db	3
      00266B 01                   10588 	.sleb128	1
      00266C 01                   10589 	.db	1
      00266D 09                   10590 	.db	9
      00266E 00 01                10591 	.dw	1+Sstm8s_tim1$TIM1_InternalClockConfig$680-Sstm8s_tim1$TIM1_InternalClockConfig$679
      002670 00                   10592 	.db	0
      002671 01                   10593 	.uleb128	1
      002672 01                   10594 	.db	1
      002673 00                   10595 	.db	0
      002674 05                   10596 	.uleb128	5
      002675 02                   10597 	.db	2
      002676 00 00 AA 34          10598 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$682)
      00267A 03                   10599 	.db	3
      00267B 95 05                10600 	.sleb128	661
      00267D 01                   10601 	.db	1
      00267E 09                   10602 	.db	9
      00267F 00 00                10603 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$684-Sstm8s_tim1$TIM1_ETRClockMode1Config$682
      002681 03                   10604 	.db	3
      002682 05                   10605 	.sleb128	5
      002683 01                   10606 	.db	1
      002684 09                   10607 	.db	9
      002685 00 31                10608 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$694-Sstm8s_tim1$TIM1_ETRClockMode1Config$684
      002687 03                   10609 	.db	3
      002688 01                   10610 	.sleb128	1
      002689 01                   10611 	.db	1
      00268A 09                   10612 	.db	9
      00268B 00 1F                10613 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$702-Sstm8s_tim1$TIM1_ETRClockMode1Config$694
      00268D 03                   10614 	.db	3
      00268E 03                   10615 	.sleb128	3
      00268F 01                   10616 	.db	1
      002690 09                   10617 	.db	9
      002691 00 0E                10618 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$707-Sstm8s_tim1$TIM1_ETRClockMode1Config$702
      002693 03                   10619 	.db	3
      002694 03                   10620 	.sleb128	3
      002695 01                   10621 	.db	1
      002696 09                   10622 	.db	9
      002697 00 0A                10623 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$708-Sstm8s_tim1$TIM1_ETRClockMode1Config$707
      002699 03                   10624 	.db	3
      00269A 02                   10625 	.sleb128	2
      00269B 01                   10626 	.db	1
      00269C 09                   10627 	.db	9
      00269D 00 01                10628 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode1Config$709-Sstm8s_tim1$TIM1_ETRClockMode1Config$708
      00269F 00                   10629 	.db	0
      0026A0 01                   10630 	.uleb128	1
      0026A1 01                   10631 	.db	1
      0026A2 00                   10632 	.db	0
      0026A3 05                   10633 	.uleb128	5
      0026A4 02                   10634 	.db	2
      0026A5 00 00 AA 9D          10635 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$711)
      0026A9 03                   10636 	.db	3
      0026AA B5 05                10637 	.sleb128	693
      0026AC 01                   10638 	.db	1
      0026AD 09                   10639 	.db	9
      0026AE 00 00                10640 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$713-Sstm8s_tim1$TIM1_ETRClockMode2Config$711
      0026B0 03                   10641 	.db	3
      0026B1 05                   10642 	.sleb128	5
      0026B2 01                   10643 	.db	1
      0026B3 09                   10644 	.db	9
      0026B4 00 31                10645 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$723-Sstm8s_tim1$TIM1_ETRClockMode2Config$713
      0026B6 03                   10646 	.db	3
      0026B7 01                   10647 	.sleb128	1
      0026B8 01                   10648 	.db	1
      0026B9 09                   10649 	.db	9
      0026BA 00 1F                10650 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$731-Sstm8s_tim1$TIM1_ETRClockMode2Config$723
      0026BC 03                   10651 	.db	3
      0026BD 03                   10652 	.sleb128	3
      0026BE 01                   10653 	.db	1
      0026BF 09                   10654 	.db	9
      0026C0 00 0E                10655 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$736-Sstm8s_tim1$TIM1_ETRClockMode2Config$731
      0026C2 03                   10656 	.db	3
      0026C3 03                   10657 	.sleb128	3
      0026C4 01                   10658 	.db	1
      0026C5 09                   10659 	.db	9
      0026C6 00 08                10660 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$737-Sstm8s_tim1$TIM1_ETRClockMode2Config$736
      0026C8 03                   10661 	.db	3
      0026C9 01                   10662 	.sleb128	1
      0026CA 01                   10663 	.db	1
      0026CB 09                   10664 	.db	9
      0026CC 00 01                10665 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode2Config$738-Sstm8s_tim1$TIM1_ETRClockMode2Config$737
      0026CE 00                   10666 	.db	0
      0026CF 01                   10667 	.uleb128	1
      0026D0 01                   10668 	.db	1
      0026D1 00                   10669 	.db	0
      0026D2 05                   10670 	.uleb128	5
      0026D3 02                   10671 	.db	2
      0026D4 00 00 AB 04          10672 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$740)
      0026D8 03                   10673 	.db	3
      0026D9 D4 05                10674 	.sleb128	724
      0026DB 01                   10675 	.db	1
      0026DC 09                   10676 	.db	9
      0026DD 00 01                10677 	.dw	Sstm8s_tim1$TIM1_ETRConfig$743-Sstm8s_tim1$TIM1_ETRConfig$740
      0026DF 03                   10678 	.db	3
      0026E0 05                   10679 	.sleb128	5
      0026E1 01                   10680 	.db	1
      0026E2 09                   10681 	.db	9
      0026E3 00 18                10682 	.dw	Sstm8s_tim1$TIM1_ETRConfig$750-Sstm8s_tim1$TIM1_ETRConfig$743
      0026E5 03                   10683 	.db	3
      0026E6 02                   10684 	.sleb128	2
      0026E7 01                   10685 	.db	1
      0026E8 09                   10686 	.db	9
      0026E9 00 09                10687 	.dw	Sstm8s_tim1$TIM1_ETRConfig$751-Sstm8s_tim1$TIM1_ETRConfig$750
      0026EB 03                   10688 	.db	3
      0026EC 01                   10689 	.sleb128	1
      0026ED 01                   10690 	.db	1
      0026EE 09                   10691 	.db	9
      0026EF 00 07                10692 	.dw	Sstm8s_tim1$TIM1_ETRConfig$752-Sstm8s_tim1$TIM1_ETRConfig$751
      0026F1 03                   10693 	.db	3
      0026F2 01                   10694 	.sleb128	1
      0026F3 01                   10695 	.db	1
      0026F4 09                   10696 	.db	9
      0026F5 00 02                10697 	.dw	1+Sstm8s_tim1$TIM1_ETRConfig$754-Sstm8s_tim1$TIM1_ETRConfig$752
      0026F7 00                   10698 	.db	0
      0026F8 01                   10699 	.uleb128	1
      0026F9 01                   10700 	.db	1
      0026FA 00                   10701 	.db	0
      0026FB 05                   10702 	.uleb128	5
      0026FC 02                   10703 	.db	2
      0026FD 00 00 AB 2F          10704 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$756)
      002701 03                   10705 	.db	3
      002702 EE 05                10706 	.sleb128	750
      002704 01                   10707 	.db	1
      002705 09                   10708 	.db	9
      002706 00 01                10709 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759-Sstm8s_tim1$TIM1_TIxExternalClockConfig$756
      002708 03                   10710 	.db	3
      002709 05                   10711 	.sleb128	5
      00270A 01                   10712 	.db	1
      00270B 09                   10713 	.db	9
      00270C 00 37                10714 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769-Sstm8s_tim1$TIM1_TIxExternalClockConfig$759
      00270E 03                   10715 	.db	3
      00270F 01                   10716 	.sleb128	1
      002710 01                   10717 	.db	1
      002711 09                   10718 	.db	9
      002712 00 1E                10719 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777-Sstm8s_tim1$TIM1_TIxExternalClockConfig$769
      002714 03                   10720 	.db	3
      002715 01                   10721 	.sleb128	1
      002716 01                   10722 	.db	1
      002717 09                   10723 	.db	9
      002718 00 18                10724 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784-Sstm8s_tim1$TIM1_TIxExternalClockConfig$777
      00271A 03                   10725 	.db	3
      00271B 03                   10726 	.sleb128	3
      00271C 01                   10727 	.db	1
      00271D 09                   10728 	.db	9
      00271E 00 08                10729 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786-Sstm8s_tim1$TIM1_TIxExternalClockConfig$784
      002720 03                   10730 	.db	3
      002721 02                   10731 	.sleb128	2
      002722 01                   10732 	.db	1
      002723 09                   10733 	.db	9
      002724 00 10                10734 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793-Sstm8s_tim1$TIM1_TIxExternalClockConfig$786
      002726 03                   10735 	.db	3
      002727 04                   10736 	.sleb128	4
      002728 01                   10737 	.db	1
      002729 09                   10738 	.db	9
      00272A 00 0D                10739 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799-Sstm8s_tim1$TIM1_TIxExternalClockConfig$793
      00272C 03                   10740 	.db	3
      00272D 04                   10741 	.sleb128	4
      00272E 01                   10742 	.db	1
      00272F 09                   10743 	.db	9
      002730 00 07                10744 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802-Sstm8s_tim1$TIM1_TIxExternalClockConfig$799
      002732 03                   10745 	.db	3
      002733 03                   10746 	.sleb128	3
      002734 01                   10747 	.db	1
      002735 09                   10748 	.db	9
      002736 00 08                10749 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803-Sstm8s_tim1$TIM1_TIxExternalClockConfig$802
      002738 03                   10750 	.db	3
      002739 01                   10751 	.sleb128	1
      00273A 01                   10752 	.db	1
      00273B 09                   10753 	.db	9
      00273C 00 02                10754 	.dw	1+Sstm8s_tim1$TIM1_TIxExternalClockConfig$805-Sstm8s_tim1$TIM1_TIxExternalClockConfig$803
      00273E 00                   10755 	.db	0
      00273F 01                   10756 	.uleb128	1
      002740 01                   10757 	.db	1
      002741 00                   10758 	.db	0
      002742 05                   10759 	.uleb128	5
      002743 02                   10760 	.db	2
      002744 00 00 AB D3          10761 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$807)
      002748 03                   10762 	.db	3
      002749 92 06                10763 	.sleb128	786
      00274B 01                   10764 	.db	1
      00274C 09                   10765 	.db	9
      00274D 00 00                10766 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$809-Sstm8s_tim1$TIM1_SelectInputTrigger$807
      00274F 03                   10767 	.db	3
      002750 03                   10768 	.sleb128	3
      002751 01                   10769 	.db	1
      002752 09                   10770 	.db	9
      002753 00 43                10771 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$821-Sstm8s_tim1$TIM1_SelectInputTrigger$809
      002755 03                   10772 	.db	3
      002756 03                   10773 	.sleb128	3
      002757 01                   10774 	.db	1
      002758 09                   10775 	.db	9
      002759 00 0A                10776 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$822-Sstm8s_tim1$TIM1_SelectInputTrigger$821
      00275B 03                   10777 	.db	3
      00275C 01                   10778 	.sleb128	1
      00275D 01                   10779 	.db	1
      00275E 09                   10780 	.db	9
      00275F 00 01                10781 	.dw	1+Sstm8s_tim1$TIM1_SelectInputTrigger$823-Sstm8s_tim1$TIM1_SelectInputTrigger$822
      002761 00                   10782 	.db	0
      002762 01                   10783 	.uleb128	1
      002763 01                   10784 	.db	1
      002764 00                   10785 	.db	0
      002765 05                   10786 	.uleb128	5
      002766 02                   10787 	.db	2
      002767 00 00 AC 21          10788 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$825)
      00276B 03                   10789 	.db	3
      00276C A2 06                10790 	.sleb128	802
      00276E 01                   10791 	.db	1
      00276F 09                   10792 	.db	9
      002770 00 00                10793 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$827-Sstm8s_tim1$TIM1_UpdateDisableConfig$825
      002772 03                   10794 	.db	3
      002773 03                   10795 	.sleb128	3
      002774 01                   10796 	.db	1
      002775 09                   10797 	.db	9
      002776 00 1E                10798 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$835-Sstm8s_tim1$TIM1_UpdateDisableConfig$827
      002778 03                   10799 	.db	3
      002779 05                   10800 	.sleb128	5
      00277A 01                   10801 	.db	1
      00277B 09                   10802 	.db	9
      00277C 00 03                10803 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$836-Sstm8s_tim1$TIM1_UpdateDisableConfig$835
      00277E 03                   10804 	.db	3
      00277F 7E                   10805 	.sleb128	-2
      002780 01                   10806 	.db	1
      002781 09                   10807 	.db	9
      002782 00 07                10808 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$838-Sstm8s_tim1$TIM1_UpdateDisableConfig$836
      002784 03                   10809 	.db	3
      002785 02                   10810 	.sleb128	2
      002786 01                   10811 	.db	1
      002787 09                   10812 	.db	9
      002788 00 08                10813 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$841-Sstm8s_tim1$TIM1_UpdateDisableConfig$838
      00278A 03                   10814 	.db	3
      00278B 04                   10815 	.sleb128	4
      00278C 01                   10816 	.db	1
      00278D 09                   10817 	.db	9
      00278E 00 05                10818 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$843-Sstm8s_tim1$TIM1_UpdateDisableConfig$841
      002790 03                   10819 	.db	3
      002791 02                   10820 	.sleb128	2
      002792 01                   10821 	.db	1
      002793 09                   10822 	.db	9
      002794 00 01                10823 	.dw	1+Sstm8s_tim1$TIM1_UpdateDisableConfig$844-Sstm8s_tim1$TIM1_UpdateDisableConfig$843
      002796 00                   10824 	.db	0
      002797 01                   10825 	.uleb128	1
      002798 01                   10826 	.db	1
      002799 00                   10827 	.db	0
      00279A 05                   10828 	.uleb128	5
      00279B 02                   10829 	.db	2
      00279C 00 00 AC 57          10830 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$846)
      0027A0 03                   10831 	.db	3
      0027A1 BA 06                10832 	.sleb128	826
      0027A3 01                   10833 	.db	1
      0027A4 09                   10834 	.db	9
      0027A5 00 00                10835 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$848-Sstm8s_tim1$TIM1_UpdateRequestConfig$846
      0027A7 03                   10836 	.db	3
      0027A8 03                   10837 	.sleb128	3
      0027A9 01                   10838 	.db	1
      0027AA 09                   10839 	.db	9
      0027AB 00 1E                10840 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$856-Sstm8s_tim1$TIM1_UpdateRequestConfig$848
      0027AD 03                   10841 	.db	3
      0027AE 05                   10842 	.sleb128	5
      0027AF 01                   10843 	.db	1
      0027B0 09                   10844 	.db	9
      0027B1 00 03                10845 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$857-Sstm8s_tim1$TIM1_UpdateRequestConfig$856
      0027B3 03                   10846 	.db	3
      0027B4 7E                   10847 	.sleb128	-2
      0027B5 01                   10848 	.db	1
      0027B6 09                   10849 	.db	9
      0027B7 00 07                10850 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$859-Sstm8s_tim1$TIM1_UpdateRequestConfig$857
      0027B9 03                   10851 	.db	3
      0027BA 02                   10852 	.sleb128	2
      0027BB 01                   10853 	.db	1
      0027BC 09                   10854 	.db	9
      0027BD 00 08                10855 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$862-Sstm8s_tim1$TIM1_UpdateRequestConfig$859
      0027BF 03                   10856 	.db	3
      0027C0 04                   10857 	.sleb128	4
      0027C1 01                   10858 	.db	1
      0027C2 09                   10859 	.db	9
      0027C3 00 05                10860 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$864-Sstm8s_tim1$TIM1_UpdateRequestConfig$862
      0027C5 03                   10861 	.db	3
      0027C6 02                   10862 	.sleb128	2
      0027C7 01                   10863 	.db	1
      0027C8 09                   10864 	.db	9
      0027C9 00 01                10865 	.dw	1+Sstm8s_tim1$TIM1_UpdateRequestConfig$865-Sstm8s_tim1$TIM1_UpdateRequestConfig$864
      0027CB 00                   10866 	.db	0
      0027CC 01                   10867 	.uleb128	1
      0027CD 01                   10868 	.db	1
      0027CE 00                   10869 	.db	0
      0027CF 05                   10870 	.uleb128	5
      0027D0 02                   10871 	.db	2
      0027D1 00 00 AC 8D          10872 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$867)
      0027D5 03                   10873 	.db	3
      0027D6 D0 06                10874 	.sleb128	848
      0027D8 01                   10875 	.db	1
      0027D9 09                   10876 	.db	9
      0027DA 00 00                10877 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$869-Sstm8s_tim1$TIM1_SelectHallSensor$867
      0027DC 03                   10878 	.db	3
      0027DD 03                   10879 	.sleb128	3
      0027DE 01                   10880 	.db	1
      0027DF 09                   10881 	.db	9
      0027E0 00 1E                10882 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$877-Sstm8s_tim1$TIM1_SelectHallSensor$869
      0027E2 03                   10883 	.db	3
      0027E3 05                   10884 	.sleb128	5
      0027E4 01                   10885 	.db	1
      0027E5 09                   10886 	.db	9
      0027E6 00 03                10887 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$878-Sstm8s_tim1$TIM1_SelectHallSensor$877
      0027E8 03                   10888 	.db	3
      0027E9 7E                   10889 	.sleb128	-2
      0027EA 01                   10890 	.db	1
      0027EB 09                   10891 	.db	9
      0027EC 00 07                10892 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$880-Sstm8s_tim1$TIM1_SelectHallSensor$878
      0027EE 03                   10893 	.db	3
      0027EF 02                   10894 	.sleb128	2
      0027F0 01                   10895 	.db	1
      0027F1 09                   10896 	.db	9
      0027F2 00 08                10897 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$883-Sstm8s_tim1$TIM1_SelectHallSensor$880
      0027F4 03                   10898 	.db	3
      0027F5 04                   10899 	.sleb128	4
      0027F6 01                   10900 	.db	1
      0027F7 09                   10901 	.db	9
      0027F8 00 05                10902 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$885-Sstm8s_tim1$TIM1_SelectHallSensor$883
      0027FA 03                   10903 	.db	3
      0027FB 02                   10904 	.sleb128	2
      0027FC 01                   10905 	.db	1
      0027FD 09                   10906 	.db	9
      0027FE 00 01                10907 	.dw	1+Sstm8s_tim1$TIM1_SelectHallSensor$886-Sstm8s_tim1$TIM1_SelectHallSensor$885
      002800 00                   10908 	.db	0
      002801 01                   10909 	.uleb128	1
      002802 01                   10910 	.db	1
      002803 00                   10911 	.db	0
      002804 05                   10912 	.uleb128	5
      002805 02                   10913 	.db	2
      002806 00 00 AC C3          10914 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$888)
      00280A 03                   10915 	.db	3
      00280B E8 06                10916 	.sleb128	872
      00280D 01                   10917 	.db	1
      00280E 09                   10918 	.db	9
      00280F 00 00                10919 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$890-Sstm8s_tim1$TIM1_SelectOnePulseMode$888
      002811 03                   10920 	.db	3
      002812 03                   10921 	.sleb128	3
      002813 01                   10922 	.db	1
      002814 09                   10923 	.db	9
      002815 00 1E                10924 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$898-Sstm8s_tim1$TIM1_SelectOnePulseMode$890
      002817 03                   10925 	.db	3
      002818 05                   10926 	.sleb128	5
      002819 01                   10927 	.db	1
      00281A 09                   10928 	.db	9
      00281B 00 03                10929 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$899-Sstm8s_tim1$TIM1_SelectOnePulseMode$898
      00281D 03                   10930 	.db	3
      00281E 7E                   10931 	.sleb128	-2
      00281F 01                   10932 	.db	1
      002820 09                   10933 	.db	9
      002821 00 07                10934 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$901-Sstm8s_tim1$TIM1_SelectOnePulseMode$899
      002823 03                   10935 	.db	3
      002824 02                   10936 	.sleb128	2
      002825 01                   10937 	.db	1
      002826 09                   10938 	.db	9
      002827 00 08                10939 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$904-Sstm8s_tim1$TIM1_SelectOnePulseMode$901
      002829 03                   10940 	.db	3
      00282A 04                   10941 	.sleb128	4
      00282B 01                   10942 	.db	1
      00282C 09                   10943 	.db	9
      00282D 00 05                10944 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$906-Sstm8s_tim1$TIM1_SelectOnePulseMode$904
      00282F 03                   10945 	.db	3
      002830 03                   10946 	.sleb128	3
      002831 01                   10947 	.db	1
      002832 09                   10948 	.db	9
      002833 00 01                10949 	.dw	1+Sstm8s_tim1$TIM1_SelectOnePulseMode$907-Sstm8s_tim1$TIM1_SelectOnePulseMode$906
      002835 00                   10950 	.db	0
      002836 01                   10951 	.uleb128	1
      002837 01                   10952 	.db	1
      002838 00                   10953 	.db	0
      002839 05                   10954 	.uleb128	5
      00283A 02                   10955 	.db	2
      00283B 00 00 AC F9          10956 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$909)
      00283F 03                   10957 	.db	3
      002840 86 07                10958 	.sleb128	902
      002842 01                   10959 	.db	1
      002843 09                   10960 	.db	9
      002844 00 00                10961 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$911-Sstm8s_tim1$TIM1_SelectOutputTrigger$909
      002846 03                   10962 	.db	3
      002847 03                   10963 	.sleb128	3
      002848 01                   10964 	.db	1
      002849 09                   10965 	.db	9
      00284A 00 4C                10966 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$924-Sstm8s_tim1$TIM1_SelectOutputTrigger$911
      00284C 03                   10967 	.db	3
      00284D 03                   10968 	.sleb128	3
      00284E 01                   10969 	.db	1
      00284F 09                   10970 	.db	9
      002850 00 05                10971 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$925-Sstm8s_tim1$TIM1_SelectOutputTrigger$924
      002852 03                   10972 	.db	3
      002853 01                   10973 	.sleb128	1
      002854 01                   10974 	.db	1
      002855 09                   10975 	.db	9
      002856 00 05                10976 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$926-Sstm8s_tim1$TIM1_SelectOutputTrigger$925
      002858 03                   10977 	.db	3
      002859 01                   10978 	.sleb128	1
      00285A 01                   10979 	.db	1
      00285B 09                   10980 	.db	9
      00285C 00 01                10981 	.dw	1+Sstm8s_tim1$TIM1_SelectOutputTrigger$927-Sstm8s_tim1$TIM1_SelectOutputTrigger$926
      00285E 00                   10982 	.db	0
      00285F 01                   10983 	.uleb128	1
      002860 01                   10984 	.db	1
      002861 00                   10985 	.db	0
      002862 05                   10986 	.uleb128	5
      002863 02                   10987 	.db	2
      002864 00 00 AD 50          10988 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$929)
      002868 03                   10989 	.db	3
      002869 9A 07                10990 	.sleb128	922
      00286B 01                   10991 	.db	1
      00286C 09                   10992 	.db	9
      00286D 00 00                10993 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$931-Sstm8s_tim1$TIM1_SelectSlaveMode$929
      00286F 03                   10994 	.db	3
      002870 03                   10995 	.sleb128	3
      002871 01                   10996 	.db	1
      002872 09                   10997 	.db	9
      002873 00 33                10998 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$942-Sstm8s_tim1$TIM1_SelectSlaveMode$931
      002875 03                   10999 	.db	3
      002876 03                   11000 	.sleb128	3
      002877 01                   11001 	.db	1
      002878 09                   11002 	.db	9
      002879 00 05                11003 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$943-Sstm8s_tim1$TIM1_SelectSlaveMode$942
      00287B 03                   11004 	.db	3
      00287C 01                   11005 	.sleb128	1
      00287D 01                   11006 	.db	1
      00287E 09                   11007 	.db	9
      00287F 00 05                11008 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$944-Sstm8s_tim1$TIM1_SelectSlaveMode$943
      002881 03                   11009 	.db	3
      002882 01                   11010 	.sleb128	1
      002883 01                   11011 	.db	1
      002884 09                   11012 	.db	9
      002885 00 01                11013 	.dw	1+Sstm8s_tim1$TIM1_SelectSlaveMode$945-Sstm8s_tim1$TIM1_SelectSlaveMode$944
      002887 00                   11014 	.db	0
      002888 01                   11015 	.uleb128	1
      002889 01                   11016 	.db	1
      00288A 00                   11017 	.db	0
      00288B 05                   11018 	.uleb128	5
      00288C 02                   11019 	.db	2
      00288D 00 00 AD 8E          11020 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947)
      002891 03                   11021 	.db	3
      002892 AA 07                11022 	.sleb128	938
      002894 01                   11023 	.db	1
      002895 09                   11024 	.db	9
      002896 00 00                11025 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947
      002898 03                   11026 	.db	3
      002899 03                   11027 	.sleb128	3
      00289A 01                   11028 	.db	1
      00289B 09                   11029 	.db	9
      00289C 00 1E                11030 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949
      00289E 03                   11031 	.db	3
      00289F 05                   11032 	.sleb128	5
      0028A0 01                   11033 	.db	1
      0028A1 09                   11034 	.db	9
      0028A2 00 03                11035 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957
      0028A4 03                   11036 	.db	3
      0028A5 7E                   11037 	.sleb128	-2
      0028A6 01                   11038 	.db	1
      0028A7 09                   11039 	.db	9
      0028A8 00 07                11040 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958
      0028AA 03                   11041 	.db	3
      0028AB 02                   11042 	.sleb128	2
      0028AC 01                   11043 	.db	1
      0028AD 09                   11044 	.db	9
      0028AE 00 08                11045 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960
      0028B0 03                   11046 	.db	3
      0028B1 04                   11047 	.sleb128	4
      0028B2 01                   11048 	.db	1
      0028B3 09                   11049 	.db	9
      0028B4 00 05                11050 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963
      0028B6 03                   11051 	.db	3
      0028B7 02                   11052 	.sleb128	2
      0028B8 01                   11053 	.db	1
      0028B9 09                   11054 	.db	9
      0028BA 00 01                11055 	.dw	1+Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965
      0028BC 00                   11056 	.db	0
      0028BD 01                   11057 	.uleb128	1
      0028BE 01                   11058 	.db	1
      0028BF 00                   11059 	.db	0
      0028C0 05                   11060 	.uleb128	5
      0028C1 02                   11061 	.db	2
      0028C2 00 00 AD C4          11062 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968)
      0028C6 03                   11063 	.db	3
      0028C7 CE 07                11064 	.sleb128	974
      0028C9 01                   11065 	.db	1
      0028CA 09                   11066 	.db	9
      0028CB 00 00                11067 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968
      0028CD 03                   11068 	.db	3
      0028CE 05                   11069 	.sleb128	5
      0028CF 01                   11070 	.db	1
      0028D0 09                   11071 	.db	9
      0028D1 00 29                11072 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970
      0028D3 03                   11073 	.db	3
      0028D4 01                   11074 	.sleb128	1
      0028D5 01                   11075 	.db	1
      0028D6 09                   11076 	.db	9
      0028D7 00 1E                11077 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980
      0028D9 03                   11078 	.db	3
      0028DA 01                   11079 	.sleb128	1
      0028DB 01                   11080 	.db	1
      0028DC 09                   11081 	.db	9
      0028DD 00 1E                11082 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988
      0028DF 03                   11083 	.db	3
      0028E0 05                   11084 	.sleb128	5
      0028E1 01                   11085 	.db	1
      0028E2 09                   11086 	.db	9
      0028E3 00 03                11087 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996
      0028E5 03                   11088 	.db	3
      0028E6 7E                   11089 	.sleb128	-2
      0028E7 01                   11090 	.db	1
      0028E8 09                   11091 	.db	9
      0028E9 00 07                11092 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997
      0028EB 03                   11093 	.db	3
      0028EC 02                   11094 	.sleb128	2
      0028ED 01                   11095 	.db	1
      0028EE 09                   11096 	.db	9
      0028EF 00 08                11097 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999
      0028F1 03                   11098 	.db	3
      0028F2 04                   11099 	.sleb128	4
      0028F3 01                   11100 	.db	1
      0028F4 09                   11101 	.db	9
      0028F5 00 05                11102 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002
      0028F7 03                   11103 	.db	3
      0028F8 7C                   11104 	.sleb128	-4
      0028F9 01                   11105 	.db	1
      0028FA 09                   11106 	.db	9
      0028FB 00 03                11107 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004
      0028FD 03                   11108 	.db	3
      0028FE 07                   11109 	.sleb128	7
      0028FF 01                   11110 	.db	1
      002900 09                   11111 	.db	9
      002901 00 07                11112 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005
      002903 03                   11113 	.db	3
      002904 02                   11114 	.sleb128	2
      002905 01                   11115 	.db	1
      002906 09                   11116 	.db	9
      002907 00 08                11117 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007
      002909 03                   11118 	.db	3
      00290A 04                   11119 	.sleb128	4
      00290B 01                   11120 	.db	1
      00290C 09                   11121 	.db	9
      00290D 00 05                11122 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010
      00290F 03                   11123 	.db	3
      002910 03                   11124 	.sleb128	3
      002911 01                   11125 	.db	1
      002912 09                   11126 	.db	9
      002913 00 05                11127 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012
      002915 03                   11128 	.db	3
      002916 01                   11129 	.sleb128	1
      002917 01                   11130 	.db	1
      002918 09                   11131 	.db	9
      002919 00 05                11132 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013
      00291B 03                   11133 	.db	3
      00291C 03                   11134 	.sleb128	3
      00291D 01                   11135 	.db	1
      00291E 09                   11136 	.db	9
      00291F 00 0A                11137 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014
      002921 03                   11138 	.db	3
      002922 02                   11139 	.sleb128	2
      002923 01                   11140 	.db	1
      002924 09                   11141 	.db	9
      002925 00 0A                11142 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015
      002927 03                   11143 	.db	3
      002928 02                   11144 	.sleb128	2
      002929 01                   11145 	.db	1
      00292A 09                   11146 	.db	9
      00292B 00 01                11147 	.dw	1+Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016
      00292D 00                   11148 	.db	0
      00292E 01                   11149 	.uleb128	1
      00292F 01                   11150 	.db	1
      002930 00                   11151 	.db	0
      002931 05                   11152 	.uleb128	5
      002932 02                   11153 	.db	2
      002933 00 00 AE 76          11154 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1019)
      002937 03                   11155 	.db	3
      002938 FE 07                11156 	.sleb128	1022
      00293A 01                   11157 	.db	1
      00293B 09                   11158 	.db	9
      00293C 00 00                11159 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1021-Sstm8s_tim1$TIM1_PrescalerConfig$1019
      00293E 03                   11160 	.db	3
      00293F 04                   11161 	.sleb128	4
      002940 01                   11162 	.db	1
      002941 09                   11163 	.db	9
      002942 00 1E                11164 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1029-Sstm8s_tim1$TIM1_PrescalerConfig$1021
      002944 03                   11165 	.db	3
      002945 03                   11166 	.sleb128	3
      002946 01                   11167 	.db	1
      002947 09                   11168 	.db	9
      002948 00 06                11169 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1030-Sstm8s_tim1$TIM1_PrescalerConfig$1029
      00294A 03                   11170 	.db	3
      00294B 01                   11171 	.sleb128	1
      00294C 01                   11172 	.db	1
      00294D 09                   11173 	.db	9
      00294E 00 05                11174 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1031-Sstm8s_tim1$TIM1_PrescalerConfig$1030
      002950 03                   11175 	.db	3
      002951 03                   11176 	.sleb128	3
      002952 01                   11177 	.db	1
      002953 09                   11178 	.db	9
      002954 00 06                11179 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1032-Sstm8s_tim1$TIM1_PrescalerConfig$1031
      002956 03                   11180 	.db	3
      002957 01                   11181 	.sleb128	1
      002958 01                   11182 	.db	1
      002959 09                   11183 	.db	9
      00295A 00 01                11184 	.dw	1+Sstm8s_tim1$TIM1_PrescalerConfig$1033-Sstm8s_tim1$TIM1_PrescalerConfig$1032
      00295C 00                   11185 	.db	0
      00295D 01                   11186 	.uleb128	1
      00295E 01                   11187 	.db	1
      00295F 00                   11188 	.db	0
      002960 05                   11189 	.uleb128	5
      002961 02                   11190 	.db	2
      002962 00 00 AE A6          11191 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1035)
      002966 03                   11192 	.db	3
      002967 97 08                11193 	.sleb128	1047
      002969 01                   11194 	.db	1
      00296A 09                   11195 	.db	9
      00296B 00 00                11196 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1037-Sstm8s_tim1$TIM1_CounterModeConfig$1035
      00296D 03                   11197 	.db	3
      00296E 03                   11198 	.sleb128	3
      00296F 01                   11199 	.db	1
      002970 09                   11200 	.db	9
      002971 00 3A                11201 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1048-Sstm8s_tim1$TIM1_CounterModeConfig$1037
      002973 03                   11202 	.db	3
      002974 04                   11203 	.sleb128	4
      002975 01                   11204 	.db	1
      002976 09                   11205 	.db	9
      002977 00 05                11206 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1049-Sstm8s_tim1$TIM1_CounterModeConfig$1048
      002979 03                   11207 	.db	3
      00297A 01                   11208 	.sleb128	1
      00297B 01                   11209 	.db	1
      00297C 09                   11210 	.db	9
      00297D 00 05                11211 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1050-Sstm8s_tim1$TIM1_CounterModeConfig$1049
      00297F 03                   11212 	.db	3
      002980 01                   11213 	.sleb128	1
      002981 01                   11214 	.db	1
      002982 09                   11215 	.db	9
      002983 00 01                11216 	.dw	1+Sstm8s_tim1$TIM1_CounterModeConfig$1051-Sstm8s_tim1$TIM1_CounterModeConfig$1050
      002985 00                   11217 	.db	0
      002986 01                   11218 	.uleb128	1
      002987 01                   11219 	.db	1
      002988 00                   11220 	.db	0
      002989 05                   11221 	.uleb128	5
      00298A 02                   11222 	.db	2
      00298B 00 00 AE EB          11223 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1053)
      00298F 03                   11224 	.db	3
      002990 AA 08                11225 	.sleb128	1066
      002992 01                   11226 	.db	1
      002993 09                   11227 	.db	9
      002994 00 00                11228 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1055-Sstm8s_tim1$TIM1_ForcedOC1Config$1053
      002996 03                   11229 	.db	3
      002997 03                   11230 	.sleb128	3
      002998 01                   11231 	.db	1
      002999 09                   11232 	.db	9
      00299A 00 21                11233 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1064-Sstm8s_tim1$TIM1_ForcedOC1Config$1055
      00299C 03                   11234 	.db	3
      00299D 03                   11235 	.sleb128	3
      00299E 01                   11236 	.db	1
      00299F 09                   11237 	.db	9
      0029A0 00 05                11238 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1065-Sstm8s_tim1$TIM1_ForcedOC1Config$1064
      0029A2 03                   11239 	.db	3
      0029A3 01                   11240 	.sleb128	1
      0029A4 01                   11241 	.db	1
      0029A5 09                   11242 	.db	9
      0029A6 00 05                11243 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1066-Sstm8s_tim1$TIM1_ForcedOC1Config$1065
      0029A8 03                   11244 	.db	3
      0029A9 01                   11245 	.sleb128	1
      0029AA 01                   11246 	.db	1
      0029AB 09                   11247 	.db	9
      0029AC 00 01                11248 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC1Config$1067-Sstm8s_tim1$TIM1_ForcedOC1Config$1066
      0029AE 00                   11249 	.db	0
      0029AF 01                   11250 	.uleb128	1
      0029B0 01                   11251 	.db	1
      0029B1 00                   11252 	.db	0
      0029B2 05                   11253 	.uleb128	5
      0029B3 02                   11254 	.db	2
      0029B4 00 00 AF 17          11255 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1069)
      0029B8 03                   11256 	.db	3
      0029B9 BC 08                11257 	.sleb128	1084
      0029BB 01                   11258 	.db	1
      0029BC 09                   11259 	.db	9
      0029BD 00 00                11260 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1071-Sstm8s_tim1$TIM1_ForcedOC2Config$1069
      0029BF 03                   11261 	.db	3
      0029C0 03                   11262 	.sleb128	3
      0029C1 01                   11263 	.db	1
      0029C2 09                   11264 	.db	9
      0029C3 00 21                11265 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1080-Sstm8s_tim1$TIM1_ForcedOC2Config$1071
      0029C5 03                   11266 	.db	3
      0029C6 03                   11267 	.sleb128	3
      0029C7 01                   11268 	.db	1
      0029C8 09                   11269 	.db	9
      0029C9 00 05                11270 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1081-Sstm8s_tim1$TIM1_ForcedOC2Config$1080
      0029CB 03                   11271 	.db	3
      0029CC 01                   11272 	.sleb128	1
      0029CD 01                   11273 	.db	1
      0029CE 09                   11274 	.db	9
      0029CF 00 05                11275 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1082-Sstm8s_tim1$TIM1_ForcedOC2Config$1081
      0029D1 03                   11276 	.db	3
      0029D2 01                   11277 	.sleb128	1
      0029D3 01                   11278 	.db	1
      0029D4 09                   11279 	.db	9
      0029D5 00 01                11280 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC2Config$1083-Sstm8s_tim1$TIM1_ForcedOC2Config$1082
      0029D7 00                   11281 	.db	0
      0029D8 01                   11282 	.uleb128	1
      0029D9 01                   11283 	.db	1
      0029DA 00                   11284 	.db	0
      0029DB 05                   11285 	.uleb128	5
      0029DC 02                   11286 	.db	2
      0029DD 00 00 AF 43          11287 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1085)
      0029E1 03                   11288 	.db	3
      0029E2 CF 08                11289 	.sleb128	1103
      0029E4 01                   11290 	.db	1
      0029E5 09                   11291 	.db	9
      0029E6 00 00                11292 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1087-Sstm8s_tim1$TIM1_ForcedOC3Config$1085
      0029E8 03                   11293 	.db	3
      0029E9 03                   11294 	.sleb128	3
      0029EA 01                   11295 	.db	1
      0029EB 09                   11296 	.db	9
      0029EC 00 21                11297 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1096-Sstm8s_tim1$TIM1_ForcedOC3Config$1087
      0029EE 03                   11298 	.db	3
      0029EF 03                   11299 	.sleb128	3
      0029F0 01                   11300 	.db	1
      0029F1 09                   11301 	.db	9
      0029F2 00 05                11302 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1097-Sstm8s_tim1$TIM1_ForcedOC3Config$1096
      0029F4 03                   11303 	.db	3
      0029F5 01                   11304 	.sleb128	1
      0029F6 01                   11305 	.db	1
      0029F7 09                   11306 	.db	9
      0029F8 00 05                11307 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1098-Sstm8s_tim1$TIM1_ForcedOC3Config$1097
      0029FA 03                   11308 	.db	3
      0029FB 01                   11309 	.sleb128	1
      0029FC 01                   11310 	.db	1
      0029FD 09                   11311 	.db	9
      0029FE 00 01                11312 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC3Config$1099-Sstm8s_tim1$TIM1_ForcedOC3Config$1098
      002A00 00                   11313 	.db	0
      002A01 01                   11314 	.uleb128	1
      002A02 01                   11315 	.db	1
      002A03 00                   11316 	.db	0
      002A04 05                   11317 	.uleb128	5
      002A05 02                   11318 	.db	2
      002A06 00 00 AF 6F          11319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1101)
      002A0A 03                   11320 	.db	3
      002A0B E2 08                11321 	.sleb128	1122
      002A0D 01                   11322 	.db	1
      002A0E 09                   11323 	.db	9
      002A0F 00 00                11324 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1103-Sstm8s_tim1$TIM1_ForcedOC4Config$1101
      002A11 03                   11325 	.db	3
      002A12 03                   11326 	.sleb128	3
      002A13 01                   11327 	.db	1
      002A14 09                   11328 	.db	9
      002A15 00 21                11329 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1112-Sstm8s_tim1$TIM1_ForcedOC4Config$1103
      002A17 03                   11330 	.db	3
      002A18 03                   11331 	.sleb128	3
      002A19 01                   11332 	.db	1
      002A1A 09                   11333 	.db	9
      002A1B 00 05                11334 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1113-Sstm8s_tim1$TIM1_ForcedOC4Config$1112
      002A1D 03                   11335 	.db	3
      002A1E 01                   11336 	.sleb128	1
      002A1F 01                   11337 	.db	1
      002A20 09                   11338 	.db	9
      002A21 00 05                11339 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1114-Sstm8s_tim1$TIM1_ForcedOC4Config$1113
      002A23 03                   11340 	.db	3
      002A24 01                   11341 	.sleb128	1
      002A25 01                   11342 	.db	1
      002A26 09                   11343 	.db	9
      002A27 00 01                11344 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC4Config$1115-Sstm8s_tim1$TIM1_ForcedOC4Config$1114
      002A29 00                   11345 	.db	0
      002A2A 01                   11346 	.uleb128	1
      002A2B 01                   11347 	.db	1
      002A2C 00                   11348 	.db	0
      002A2D 05                   11349 	.uleb128	5
      002A2E 02                   11350 	.db	2
      002A2F 00 00 AF 9B          11351 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1117)
      002A33 03                   11352 	.db	3
      002A34 F2 08                11353 	.sleb128	1138
      002A36 01                   11354 	.db	1
      002A37 09                   11355 	.db	9
      002A38 00 00                11356 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119-Sstm8s_tim1$TIM1_ARRPreloadConfig$1117
      002A3A 03                   11357 	.db	3
      002A3B 03                   11358 	.sleb128	3
      002A3C 01                   11359 	.db	1
      002A3D 09                   11360 	.db	9
      002A3E 00 1E                11361 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127-Sstm8s_tim1$TIM1_ARRPreloadConfig$1119
      002A40 03                   11362 	.db	3
      002A41 05                   11363 	.sleb128	5
      002A42 01                   11364 	.db	1
      002A43 09                   11365 	.db	9
      002A44 00 03                11366 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128-Sstm8s_tim1$TIM1_ARRPreloadConfig$1127
      002A46 03                   11367 	.db	3
      002A47 7E                   11368 	.sleb128	-2
      002A48 01                   11369 	.db	1
      002A49 09                   11370 	.db	9
      002A4A 00 07                11371 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130-Sstm8s_tim1$TIM1_ARRPreloadConfig$1128
      002A4C 03                   11372 	.db	3
      002A4D 02                   11373 	.sleb128	2
      002A4E 01                   11374 	.db	1
      002A4F 09                   11375 	.db	9
      002A50 00 08                11376 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133-Sstm8s_tim1$TIM1_ARRPreloadConfig$1130
      002A52 03                   11377 	.db	3
      002A53 04                   11378 	.sleb128	4
      002A54 01                   11379 	.db	1
      002A55 09                   11380 	.db	9
      002A56 00 05                11381 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135-Sstm8s_tim1$TIM1_ARRPreloadConfig$1133
      002A58 03                   11382 	.db	3
      002A59 02                   11383 	.sleb128	2
      002A5A 01                   11384 	.db	1
      002A5B 09                   11385 	.db	9
      002A5C 00 01                11386 	.dw	1+Sstm8s_tim1$TIM1_ARRPreloadConfig$1136-Sstm8s_tim1$TIM1_ARRPreloadConfig$1135
      002A5E 00                   11387 	.db	0
      002A5F 01                   11388 	.uleb128	1
      002A60 01                   11389 	.db	1
      002A61 00                   11390 	.db	0
      002A62 05                   11391 	.uleb128	5
      002A63 02                   11392 	.db	2
      002A64 00 00 AF D1          11393 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1138)
      002A68 03                   11394 	.db	3
      002A69 88 09                11395 	.sleb128	1160
      002A6B 01                   11396 	.db	1
      002A6C 09                   11397 	.db	9
      002A6D 00 00                11398 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1140-Sstm8s_tim1$TIM1_SelectCOM$1138
      002A6F 03                   11399 	.db	3
      002A70 03                   11400 	.sleb128	3
      002A71 01                   11401 	.db	1
      002A72 09                   11402 	.db	9
      002A73 00 1E                11403 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1148-Sstm8s_tim1$TIM1_SelectCOM$1140
      002A75 03                   11404 	.db	3
      002A76 05                   11405 	.sleb128	5
      002A77 01                   11406 	.db	1
      002A78 09                   11407 	.db	9
      002A79 00 03                11408 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1149-Sstm8s_tim1$TIM1_SelectCOM$1148
      002A7B 03                   11409 	.db	3
      002A7C 7E                   11410 	.sleb128	-2
      002A7D 01                   11411 	.db	1
      002A7E 09                   11412 	.db	9
      002A7F 00 07                11413 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1151-Sstm8s_tim1$TIM1_SelectCOM$1149
      002A81 03                   11414 	.db	3
      002A82 02                   11415 	.sleb128	2
      002A83 01                   11416 	.db	1
      002A84 09                   11417 	.db	9
      002A85 00 08                11418 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1154-Sstm8s_tim1$TIM1_SelectCOM$1151
      002A87 03                   11419 	.db	3
      002A88 04                   11420 	.sleb128	4
      002A89 01                   11421 	.db	1
      002A8A 09                   11422 	.db	9
      002A8B 00 05                11423 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1156-Sstm8s_tim1$TIM1_SelectCOM$1154
      002A8D 03                   11424 	.db	3
      002A8E 02                   11425 	.sleb128	2
      002A8F 01                   11426 	.db	1
      002A90 09                   11427 	.db	9
      002A91 00 01                11428 	.dw	1+Sstm8s_tim1$TIM1_SelectCOM$1157-Sstm8s_tim1$TIM1_SelectCOM$1156
      002A93 00                   11429 	.db	0
      002A94 01                   11430 	.uleb128	1
      002A95 01                   11431 	.db	1
      002A96 00                   11432 	.db	0
      002A97 05                   11433 	.uleb128	5
      002A98 02                   11434 	.db	2
      002A99 00 00 B0 07          11435 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1159)
      002A9D 03                   11436 	.db	3
      002A9E 9E 09                11437 	.sleb128	1182
      002AA0 01                   11438 	.db	1
      002AA1 09                   11439 	.db	9
      002AA2 00 00                11440 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1161-Sstm8s_tim1$TIM1_CCPreloadControl$1159
      002AA4 03                   11441 	.db	3
      002AA5 03                   11442 	.sleb128	3
      002AA6 01                   11443 	.db	1
      002AA7 09                   11444 	.db	9
      002AA8 00 1E                11445 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1169-Sstm8s_tim1$TIM1_CCPreloadControl$1161
      002AAA 03                   11446 	.db	3
      002AAB 05                   11447 	.sleb128	5
      002AAC 01                   11448 	.db	1
      002AAD 09                   11449 	.db	9
      002AAE 00 03                11450 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1170-Sstm8s_tim1$TIM1_CCPreloadControl$1169
      002AB0 03                   11451 	.db	3
      002AB1 7E                   11452 	.sleb128	-2
      002AB2 01                   11453 	.db	1
      002AB3 09                   11454 	.db	9
      002AB4 00 07                11455 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1172-Sstm8s_tim1$TIM1_CCPreloadControl$1170
      002AB6 03                   11456 	.db	3
      002AB7 02                   11457 	.sleb128	2
      002AB8 01                   11458 	.db	1
      002AB9 09                   11459 	.db	9
      002ABA 00 08                11460 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1175-Sstm8s_tim1$TIM1_CCPreloadControl$1172
      002ABC 03                   11461 	.db	3
      002ABD 04                   11462 	.sleb128	4
      002ABE 01                   11463 	.db	1
      002ABF 09                   11464 	.db	9
      002AC0 00 05                11465 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1177-Sstm8s_tim1$TIM1_CCPreloadControl$1175
      002AC2 03                   11466 	.db	3
      002AC3 02                   11467 	.sleb128	2
      002AC4 01                   11468 	.db	1
      002AC5 09                   11469 	.db	9
      002AC6 00 01                11470 	.dw	1+Sstm8s_tim1$TIM1_CCPreloadControl$1178-Sstm8s_tim1$TIM1_CCPreloadControl$1177
      002AC8 00                   11471 	.db	0
      002AC9 01                   11472 	.uleb128	1
      002ACA 01                   11473 	.db	1
      002ACB 00                   11474 	.db	0
      002ACC 05                   11475 	.uleb128	5
      002ACD 02                   11476 	.db	2
      002ACE 00 00 B0 3D          11477 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1180)
      002AD2 03                   11478 	.db	3
      002AD3 B4 09                11479 	.sleb128	1204
      002AD5 01                   11480 	.db	1
      002AD6 09                   11481 	.db	9
      002AD7 00 00                11482 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182-Sstm8s_tim1$TIM1_OC1PreloadConfig$1180
      002AD9 03                   11483 	.db	3
      002ADA 03                   11484 	.sleb128	3
      002ADB 01                   11485 	.db	1
      002ADC 09                   11486 	.db	9
      002ADD 00 1E                11487 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190-Sstm8s_tim1$TIM1_OC1PreloadConfig$1182
      002ADF 03                   11488 	.db	3
      002AE0 05                   11489 	.sleb128	5
      002AE1 01                   11490 	.db	1
      002AE2 09                   11491 	.db	9
      002AE3 00 03                11492 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191-Sstm8s_tim1$TIM1_OC1PreloadConfig$1190
      002AE5 03                   11493 	.db	3
      002AE6 7E                   11494 	.sleb128	-2
      002AE7 01                   11495 	.db	1
      002AE8 09                   11496 	.db	9
      002AE9 00 07                11497 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193-Sstm8s_tim1$TIM1_OC1PreloadConfig$1191
      002AEB 03                   11498 	.db	3
      002AEC 02                   11499 	.sleb128	2
      002AED 01                   11500 	.db	1
      002AEE 09                   11501 	.db	9
      002AEF 00 08                11502 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196-Sstm8s_tim1$TIM1_OC1PreloadConfig$1193
      002AF1 03                   11503 	.db	3
      002AF2 04                   11504 	.sleb128	4
      002AF3 01                   11505 	.db	1
      002AF4 09                   11506 	.db	9
      002AF5 00 05                11507 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198-Sstm8s_tim1$TIM1_OC1PreloadConfig$1196
      002AF7 03                   11508 	.db	3
      002AF8 02                   11509 	.sleb128	2
      002AF9 01                   11510 	.db	1
      002AFA 09                   11511 	.db	9
      002AFB 00 01                11512 	.dw	1+Sstm8s_tim1$TIM1_OC1PreloadConfig$1199-Sstm8s_tim1$TIM1_OC1PreloadConfig$1198
      002AFD 00                   11513 	.db	0
      002AFE 01                   11514 	.uleb128	1
      002AFF 01                   11515 	.db	1
      002B00 00                   11516 	.db	0
      002B01 05                   11517 	.uleb128	5
      002B02 02                   11518 	.db	2
      002B03 00 00 B0 73          11519 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1201)
      002B07 03                   11520 	.db	3
      002B08 CA 09                11521 	.sleb128	1226
      002B0A 01                   11522 	.db	1
      002B0B 09                   11523 	.db	9
      002B0C 00 00                11524 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203-Sstm8s_tim1$TIM1_OC2PreloadConfig$1201
      002B0E 03                   11525 	.db	3
      002B0F 03                   11526 	.sleb128	3
      002B10 01                   11527 	.db	1
      002B11 09                   11528 	.db	9
      002B12 00 1E                11529 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211-Sstm8s_tim1$TIM1_OC2PreloadConfig$1203
      002B14 03                   11530 	.db	3
      002B15 05                   11531 	.sleb128	5
      002B16 01                   11532 	.db	1
      002B17 09                   11533 	.db	9
      002B18 00 03                11534 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212-Sstm8s_tim1$TIM1_OC2PreloadConfig$1211
      002B1A 03                   11535 	.db	3
      002B1B 7E                   11536 	.sleb128	-2
      002B1C 01                   11537 	.db	1
      002B1D 09                   11538 	.db	9
      002B1E 00 07                11539 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214-Sstm8s_tim1$TIM1_OC2PreloadConfig$1212
      002B20 03                   11540 	.db	3
      002B21 02                   11541 	.sleb128	2
      002B22 01                   11542 	.db	1
      002B23 09                   11543 	.db	9
      002B24 00 08                11544 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217-Sstm8s_tim1$TIM1_OC2PreloadConfig$1214
      002B26 03                   11545 	.db	3
      002B27 04                   11546 	.sleb128	4
      002B28 01                   11547 	.db	1
      002B29 09                   11548 	.db	9
      002B2A 00 05                11549 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219-Sstm8s_tim1$TIM1_OC2PreloadConfig$1217
      002B2C 03                   11550 	.db	3
      002B2D 02                   11551 	.sleb128	2
      002B2E 01                   11552 	.db	1
      002B2F 09                   11553 	.db	9
      002B30 00 01                11554 	.dw	1+Sstm8s_tim1$TIM1_OC2PreloadConfig$1220-Sstm8s_tim1$TIM1_OC2PreloadConfig$1219
      002B32 00                   11555 	.db	0
      002B33 01                   11556 	.uleb128	1
      002B34 01                   11557 	.db	1
      002B35 00                   11558 	.db	0
      002B36 05                   11559 	.uleb128	5
      002B37 02                   11560 	.db	2
      002B38 00 00 B0 A9          11561 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1222)
      002B3C 03                   11562 	.db	3
      002B3D E0 09                11563 	.sleb128	1248
      002B3F 01                   11564 	.db	1
      002B40 09                   11565 	.db	9
      002B41 00 00                11566 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224-Sstm8s_tim1$TIM1_OC3PreloadConfig$1222
      002B43 03                   11567 	.db	3
      002B44 03                   11568 	.sleb128	3
      002B45 01                   11569 	.db	1
      002B46 09                   11570 	.db	9
      002B47 00 1E                11571 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232-Sstm8s_tim1$TIM1_OC3PreloadConfig$1224
      002B49 03                   11572 	.db	3
      002B4A 05                   11573 	.sleb128	5
      002B4B 01                   11574 	.db	1
      002B4C 09                   11575 	.db	9
      002B4D 00 03                11576 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233-Sstm8s_tim1$TIM1_OC3PreloadConfig$1232
      002B4F 03                   11577 	.db	3
      002B50 7E                   11578 	.sleb128	-2
      002B51 01                   11579 	.db	1
      002B52 09                   11580 	.db	9
      002B53 00 07                11581 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235-Sstm8s_tim1$TIM1_OC3PreloadConfig$1233
      002B55 03                   11582 	.db	3
      002B56 02                   11583 	.sleb128	2
      002B57 01                   11584 	.db	1
      002B58 09                   11585 	.db	9
      002B59 00 08                11586 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238-Sstm8s_tim1$TIM1_OC3PreloadConfig$1235
      002B5B 03                   11587 	.db	3
      002B5C 04                   11588 	.sleb128	4
      002B5D 01                   11589 	.db	1
      002B5E 09                   11590 	.db	9
      002B5F 00 05                11591 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240-Sstm8s_tim1$TIM1_OC3PreloadConfig$1238
      002B61 03                   11592 	.db	3
      002B62 02                   11593 	.sleb128	2
      002B63 01                   11594 	.db	1
      002B64 09                   11595 	.db	9
      002B65 00 01                11596 	.dw	1+Sstm8s_tim1$TIM1_OC3PreloadConfig$1241-Sstm8s_tim1$TIM1_OC3PreloadConfig$1240
      002B67 00                   11597 	.db	0
      002B68 01                   11598 	.uleb128	1
      002B69 01                   11599 	.db	1
      002B6A 00                   11600 	.db	0
      002B6B 05                   11601 	.uleb128	5
      002B6C 02                   11602 	.db	2
      002B6D 00 00 B0 DF          11603 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1243)
      002B71 03                   11604 	.db	3
      002B72 F6 09                11605 	.sleb128	1270
      002B74 01                   11606 	.db	1
      002B75 09                   11607 	.db	9
      002B76 00 00                11608 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245-Sstm8s_tim1$TIM1_OC4PreloadConfig$1243
      002B78 03                   11609 	.db	3
      002B79 03                   11610 	.sleb128	3
      002B7A 01                   11611 	.db	1
      002B7B 09                   11612 	.db	9
      002B7C 00 1E                11613 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253-Sstm8s_tim1$TIM1_OC4PreloadConfig$1245
      002B7E 03                   11614 	.db	3
      002B7F 05                   11615 	.sleb128	5
      002B80 01                   11616 	.db	1
      002B81 09                   11617 	.db	9
      002B82 00 03                11618 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254-Sstm8s_tim1$TIM1_OC4PreloadConfig$1253
      002B84 03                   11619 	.db	3
      002B85 7E                   11620 	.sleb128	-2
      002B86 01                   11621 	.db	1
      002B87 09                   11622 	.db	9
      002B88 00 07                11623 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256-Sstm8s_tim1$TIM1_OC4PreloadConfig$1254
      002B8A 03                   11624 	.db	3
      002B8B 02                   11625 	.sleb128	2
      002B8C 01                   11626 	.db	1
      002B8D 09                   11627 	.db	9
      002B8E 00 08                11628 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259-Sstm8s_tim1$TIM1_OC4PreloadConfig$1256
      002B90 03                   11629 	.db	3
      002B91 04                   11630 	.sleb128	4
      002B92 01                   11631 	.db	1
      002B93 09                   11632 	.db	9
      002B94 00 05                11633 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261-Sstm8s_tim1$TIM1_OC4PreloadConfig$1259
      002B96 03                   11634 	.db	3
      002B97 02                   11635 	.sleb128	2
      002B98 01                   11636 	.db	1
      002B99 09                   11637 	.db	9
      002B9A 00 01                11638 	.dw	1+Sstm8s_tim1$TIM1_OC4PreloadConfig$1262-Sstm8s_tim1$TIM1_OC4PreloadConfig$1261
      002B9C 00                   11639 	.db	0
      002B9D 01                   11640 	.uleb128	1
      002B9E 01                   11641 	.db	1
      002B9F 00                   11642 	.db	0
      002BA0 05                   11643 	.uleb128	5
      002BA1 02                   11644 	.db	2
      002BA2 00 00 B1 15          11645 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1264)
      002BA6 03                   11646 	.db	3
      002BA7 8C 0A                11647 	.sleb128	1292
      002BA9 01                   11648 	.db	1
      002BAA 09                   11649 	.db	9
      002BAB 00 00                11650 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1266-Sstm8s_tim1$TIM1_OC1FastConfig$1264
      002BAD 03                   11651 	.db	3
      002BAE 03                   11652 	.sleb128	3
      002BAF 01                   11653 	.db	1
      002BB0 09                   11654 	.db	9
      002BB1 00 1E                11655 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1274-Sstm8s_tim1$TIM1_OC1FastConfig$1266
      002BB3 03                   11656 	.db	3
      002BB4 05                   11657 	.sleb128	5
      002BB5 01                   11658 	.db	1
      002BB6 09                   11659 	.db	9
      002BB7 00 03                11660 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1275-Sstm8s_tim1$TIM1_OC1FastConfig$1274
      002BB9 03                   11661 	.db	3
      002BBA 7E                   11662 	.sleb128	-2
      002BBB 01                   11663 	.db	1
      002BBC 09                   11664 	.db	9
      002BBD 00 07                11665 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1277-Sstm8s_tim1$TIM1_OC1FastConfig$1275
      002BBF 03                   11666 	.db	3
      002BC0 02                   11667 	.sleb128	2
      002BC1 01                   11668 	.db	1
      002BC2 09                   11669 	.db	9
      002BC3 00 08                11670 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1280-Sstm8s_tim1$TIM1_OC1FastConfig$1277
      002BC5 03                   11671 	.db	3
      002BC6 04                   11672 	.sleb128	4
      002BC7 01                   11673 	.db	1
      002BC8 09                   11674 	.db	9
      002BC9 00 05                11675 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1282-Sstm8s_tim1$TIM1_OC1FastConfig$1280
      002BCB 03                   11676 	.db	3
      002BCC 02                   11677 	.sleb128	2
      002BCD 01                   11678 	.db	1
      002BCE 09                   11679 	.db	9
      002BCF 00 01                11680 	.dw	1+Sstm8s_tim1$TIM1_OC1FastConfig$1283-Sstm8s_tim1$TIM1_OC1FastConfig$1282
      002BD1 00                   11681 	.db	0
      002BD2 01                   11682 	.uleb128	1
      002BD3 01                   11683 	.db	1
      002BD4 00                   11684 	.db	0
      002BD5 05                   11685 	.uleb128	5
      002BD6 02                   11686 	.db	2
      002BD7 00 00 B1 4B          11687 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1285)
      002BDB 03                   11688 	.db	3
      002BDC A2 0A                11689 	.sleb128	1314
      002BDE 01                   11690 	.db	1
      002BDF 09                   11691 	.db	9
      002BE0 00 00                11692 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1287-Sstm8s_tim1$TIM1_OC2FastConfig$1285
      002BE2 03                   11693 	.db	3
      002BE3 03                   11694 	.sleb128	3
      002BE4 01                   11695 	.db	1
      002BE5 09                   11696 	.db	9
      002BE6 00 1E                11697 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1295-Sstm8s_tim1$TIM1_OC2FastConfig$1287
      002BE8 03                   11698 	.db	3
      002BE9 05                   11699 	.sleb128	5
      002BEA 01                   11700 	.db	1
      002BEB 09                   11701 	.db	9
      002BEC 00 03                11702 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1296-Sstm8s_tim1$TIM1_OC2FastConfig$1295
      002BEE 03                   11703 	.db	3
      002BEF 7E                   11704 	.sleb128	-2
      002BF0 01                   11705 	.db	1
      002BF1 09                   11706 	.db	9
      002BF2 00 07                11707 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1298-Sstm8s_tim1$TIM1_OC2FastConfig$1296
      002BF4 03                   11708 	.db	3
      002BF5 02                   11709 	.sleb128	2
      002BF6 01                   11710 	.db	1
      002BF7 09                   11711 	.db	9
      002BF8 00 08                11712 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1301-Sstm8s_tim1$TIM1_OC2FastConfig$1298
      002BFA 03                   11713 	.db	3
      002BFB 04                   11714 	.sleb128	4
      002BFC 01                   11715 	.db	1
      002BFD 09                   11716 	.db	9
      002BFE 00 05                11717 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1303-Sstm8s_tim1$TIM1_OC2FastConfig$1301
      002C00 03                   11718 	.db	3
      002C01 02                   11719 	.sleb128	2
      002C02 01                   11720 	.db	1
      002C03 09                   11721 	.db	9
      002C04 00 01                11722 	.dw	1+Sstm8s_tim1$TIM1_OC2FastConfig$1304-Sstm8s_tim1$TIM1_OC2FastConfig$1303
      002C06 00                   11723 	.db	0
      002C07 01                   11724 	.uleb128	1
      002C08 01                   11725 	.db	1
      002C09 00                   11726 	.db	0
      002C0A 05                   11727 	.uleb128	5
      002C0B 02                   11728 	.db	2
      002C0C 00 00 B1 81          11729 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1306)
      002C10 03                   11730 	.db	3
      002C11 B8 0A                11731 	.sleb128	1336
      002C13 01                   11732 	.db	1
      002C14 09                   11733 	.db	9
      002C15 00 00                11734 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1308-Sstm8s_tim1$TIM1_OC3FastConfig$1306
      002C17 03                   11735 	.db	3
      002C18 03                   11736 	.sleb128	3
      002C19 01                   11737 	.db	1
      002C1A 09                   11738 	.db	9
      002C1B 00 1E                11739 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1316-Sstm8s_tim1$TIM1_OC3FastConfig$1308
      002C1D 03                   11740 	.db	3
      002C1E 05                   11741 	.sleb128	5
      002C1F 01                   11742 	.db	1
      002C20 09                   11743 	.db	9
      002C21 00 03                11744 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1317-Sstm8s_tim1$TIM1_OC3FastConfig$1316
      002C23 03                   11745 	.db	3
      002C24 7E                   11746 	.sleb128	-2
      002C25 01                   11747 	.db	1
      002C26 09                   11748 	.db	9
      002C27 00 07                11749 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1319-Sstm8s_tim1$TIM1_OC3FastConfig$1317
      002C29 03                   11750 	.db	3
      002C2A 02                   11751 	.sleb128	2
      002C2B 01                   11752 	.db	1
      002C2C 09                   11753 	.db	9
      002C2D 00 08                11754 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1322-Sstm8s_tim1$TIM1_OC3FastConfig$1319
      002C2F 03                   11755 	.db	3
      002C30 04                   11756 	.sleb128	4
      002C31 01                   11757 	.db	1
      002C32 09                   11758 	.db	9
      002C33 00 05                11759 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1324-Sstm8s_tim1$TIM1_OC3FastConfig$1322
      002C35 03                   11760 	.db	3
      002C36 02                   11761 	.sleb128	2
      002C37 01                   11762 	.db	1
      002C38 09                   11763 	.db	9
      002C39 00 01                11764 	.dw	1+Sstm8s_tim1$TIM1_OC3FastConfig$1325-Sstm8s_tim1$TIM1_OC3FastConfig$1324
      002C3B 00                   11765 	.db	0
      002C3C 01                   11766 	.uleb128	1
      002C3D 01                   11767 	.db	1
      002C3E 00                   11768 	.db	0
      002C3F 05                   11769 	.uleb128	5
      002C40 02                   11770 	.db	2
      002C41 00 00 B1 B7          11771 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1327)
      002C45 03                   11772 	.db	3
      002C46 CE 0A                11773 	.sleb128	1358
      002C48 01                   11774 	.db	1
      002C49 09                   11775 	.db	9
      002C4A 00 00                11776 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1329-Sstm8s_tim1$TIM1_OC4FastConfig$1327
      002C4C 03                   11777 	.db	3
      002C4D 03                   11778 	.sleb128	3
      002C4E 01                   11779 	.db	1
      002C4F 09                   11780 	.db	9
      002C50 00 1E                11781 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1337-Sstm8s_tim1$TIM1_OC4FastConfig$1329
      002C52 03                   11782 	.db	3
      002C53 05                   11783 	.sleb128	5
      002C54 01                   11784 	.db	1
      002C55 09                   11785 	.db	9
      002C56 00 03                11786 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1338-Sstm8s_tim1$TIM1_OC4FastConfig$1337
      002C58 03                   11787 	.db	3
      002C59 7E                   11788 	.sleb128	-2
      002C5A 01                   11789 	.db	1
      002C5B 09                   11790 	.db	9
      002C5C 00 07                11791 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1340-Sstm8s_tim1$TIM1_OC4FastConfig$1338
      002C5E 03                   11792 	.db	3
      002C5F 02                   11793 	.sleb128	2
      002C60 01                   11794 	.db	1
      002C61 09                   11795 	.db	9
      002C62 00 08                11796 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1343-Sstm8s_tim1$TIM1_OC4FastConfig$1340
      002C64 03                   11797 	.db	3
      002C65 04                   11798 	.sleb128	4
      002C66 01                   11799 	.db	1
      002C67 09                   11800 	.db	9
      002C68 00 05                11801 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1345-Sstm8s_tim1$TIM1_OC4FastConfig$1343
      002C6A 03                   11802 	.db	3
      002C6B 02                   11803 	.sleb128	2
      002C6C 01                   11804 	.db	1
      002C6D 09                   11805 	.db	9
      002C6E 00 01                11806 	.dw	1+Sstm8s_tim1$TIM1_OC4FastConfig$1346-Sstm8s_tim1$TIM1_OC4FastConfig$1345
      002C70 00                   11807 	.db	0
      002C71 01                   11808 	.uleb128	1
      002C72 01                   11809 	.db	1
      002C73 00                   11810 	.db	0
      002C74 05                   11811 	.uleb128	5
      002C75 02                   11812 	.db	2
      002C76 00 00 B1 ED          11813 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1348)
      002C7A 03                   11814 	.db	3
      002C7B EC 0A                11815 	.sleb128	1388
      002C7D 01                   11816 	.db	1
      002C7E 09                   11817 	.db	9
      002C7F 00 00                11818 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1350-Sstm8s_tim1$TIM1_GenerateEvent$1348
      002C81 03                   11819 	.db	3
      002C82 03                   11820 	.sleb128	3
      002C83 01                   11821 	.db	1
      002C84 09                   11822 	.db	9
      002C85 00 16                11823 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1357-Sstm8s_tim1$TIM1_GenerateEvent$1350
      002C87 03                   11824 	.db	3
      002C88 03                   11825 	.sleb128	3
      002C89 01                   11826 	.db	1
      002C8A 09                   11827 	.db	9
      002C8B 00 06                11828 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1358-Sstm8s_tim1$TIM1_GenerateEvent$1357
      002C8D 03                   11829 	.db	3
      002C8E 01                   11830 	.sleb128	1
      002C8F 01                   11831 	.db	1
      002C90 09                   11832 	.db	9
      002C91 00 01                11833 	.dw	1+Sstm8s_tim1$TIM1_GenerateEvent$1359-Sstm8s_tim1$TIM1_GenerateEvent$1358
      002C93 00                   11834 	.db	0
      002C94 01                   11835 	.uleb128	1
      002C95 01                   11836 	.db	1
      002C96 00                   11837 	.db	0
      002C97 05                   11838 	.uleb128	5
      002C98 02                   11839 	.db	2
      002C99 00 00 B2 0A          11840 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1361)
      002C9D 03                   11841 	.db	3
      002C9E FD 0A                11842 	.sleb128	1405
      002CA0 01                   11843 	.db	1
      002CA1 09                   11844 	.db	9
      002CA2 00 00                11845 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363-Sstm8s_tim1$TIM1_OC1PolarityConfig$1361
      002CA4 03                   11846 	.db	3
      002CA5 03                   11847 	.sleb128	3
      002CA6 01                   11848 	.db	1
      002CA7 09                   11849 	.db	9
      002CA8 00 1F                11850 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371-Sstm8s_tim1$TIM1_OC1PolarityConfig$1363
      002CAA 03                   11851 	.db	3
      002CAB 05                   11852 	.sleb128	5
      002CAC 01                   11853 	.db	1
      002CAD 09                   11854 	.db	9
      002CAE 00 03                11855 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372-Sstm8s_tim1$TIM1_OC1PolarityConfig$1371
      002CB0 03                   11856 	.db	3
      002CB1 7E                   11857 	.sleb128	-2
      002CB2 01                   11858 	.db	1
      002CB3 09                   11859 	.db	9
      002CB4 00 07                11860 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374-Sstm8s_tim1$TIM1_OC1PolarityConfig$1372
      002CB6 03                   11861 	.db	3
      002CB7 02                   11862 	.sleb128	2
      002CB8 01                   11863 	.db	1
      002CB9 09                   11864 	.db	9
      002CBA 00 08                11865 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377-Sstm8s_tim1$TIM1_OC1PolarityConfig$1374
      002CBC 03                   11866 	.db	3
      002CBD 04                   11867 	.sleb128	4
      002CBE 01                   11868 	.db	1
      002CBF 09                   11869 	.db	9
      002CC0 00 05                11870 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379-Sstm8s_tim1$TIM1_OC1PolarityConfig$1377
      002CC2 03                   11871 	.db	3
      002CC3 02                   11872 	.sleb128	2
      002CC4 01                   11873 	.db	1
      002CC5 09                   11874 	.db	9
      002CC6 00 01                11875 	.dw	1+Sstm8s_tim1$TIM1_OC1PolarityConfig$1380-Sstm8s_tim1$TIM1_OC1PolarityConfig$1379
      002CC8 00                   11876 	.db	0
      002CC9 01                   11877 	.uleb128	1
      002CCA 01                   11878 	.db	1
      002CCB 00                   11879 	.db	0
      002CCC 05                   11880 	.uleb128	5
      002CCD 02                   11881 	.db	2
      002CCE 00 00 B2 41          11882 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382)
      002CD2 03                   11883 	.db	3
      002CD3 95 0B                11884 	.sleb128	1429
      002CD5 01                   11885 	.db	1
      002CD6 09                   11886 	.db	9
      002CD7 00 00                11887 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382
      002CD9 03                   11888 	.db	3
      002CDA 03                   11889 	.sleb128	3
      002CDB 01                   11890 	.db	1
      002CDC 09                   11891 	.db	9
      002CDD 00 1F                11892 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384
      002CDF 03                   11893 	.db	3
      002CE0 05                   11894 	.sleb128	5
      002CE1 01                   11895 	.db	1
      002CE2 09                   11896 	.db	9
      002CE3 00 03                11897 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392
      002CE5 03                   11898 	.db	3
      002CE6 7E                   11899 	.sleb128	-2
      002CE7 01                   11900 	.db	1
      002CE8 09                   11901 	.db	9
      002CE9 00 07                11902 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393
      002CEB 03                   11903 	.db	3
      002CEC 02                   11904 	.sleb128	2
      002CED 01                   11905 	.db	1
      002CEE 09                   11906 	.db	9
      002CEF 00 08                11907 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395
      002CF1 03                   11908 	.db	3
      002CF2 04                   11909 	.sleb128	4
      002CF3 01                   11910 	.db	1
      002CF4 09                   11911 	.db	9
      002CF5 00 05                11912 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398
      002CF7 03                   11913 	.db	3
      002CF8 02                   11914 	.sleb128	2
      002CF9 01                   11915 	.db	1
      002CFA 09                   11916 	.db	9
      002CFB 00 01                11917 	.dw	1+Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400
      002CFD 00                   11918 	.db	0
      002CFE 01                   11919 	.uleb128	1
      002CFF 01                   11920 	.db	1
      002D00 00                   11921 	.db	0
      002D01 05                   11922 	.uleb128	5
      002D02 02                   11923 	.db	2
      002D03 00 00 B2 78          11924 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1403)
      002D07 03                   11925 	.db	3
      002D08 AD 0B                11926 	.sleb128	1453
      002D0A 01                   11927 	.db	1
      002D0B 09                   11928 	.db	9
      002D0C 00 00                11929 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405-Sstm8s_tim1$TIM1_OC2PolarityConfig$1403
      002D0E 03                   11930 	.db	3
      002D0F 03                   11931 	.sleb128	3
      002D10 01                   11932 	.db	1
      002D11 09                   11933 	.db	9
      002D12 00 1F                11934 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413-Sstm8s_tim1$TIM1_OC2PolarityConfig$1405
      002D14 03                   11935 	.db	3
      002D15 05                   11936 	.sleb128	5
      002D16 01                   11937 	.db	1
      002D17 09                   11938 	.db	9
      002D18 00 03                11939 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414-Sstm8s_tim1$TIM1_OC2PolarityConfig$1413
      002D1A 03                   11940 	.db	3
      002D1B 7E                   11941 	.sleb128	-2
      002D1C 01                   11942 	.db	1
      002D1D 09                   11943 	.db	9
      002D1E 00 07                11944 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416-Sstm8s_tim1$TIM1_OC2PolarityConfig$1414
      002D20 03                   11945 	.db	3
      002D21 02                   11946 	.sleb128	2
      002D22 01                   11947 	.db	1
      002D23 09                   11948 	.db	9
      002D24 00 08                11949 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419-Sstm8s_tim1$TIM1_OC2PolarityConfig$1416
      002D26 03                   11950 	.db	3
      002D27 04                   11951 	.sleb128	4
      002D28 01                   11952 	.db	1
      002D29 09                   11953 	.db	9
      002D2A 00 05                11954 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421-Sstm8s_tim1$TIM1_OC2PolarityConfig$1419
      002D2C 03                   11955 	.db	3
      002D2D 02                   11956 	.sleb128	2
      002D2E 01                   11957 	.db	1
      002D2F 09                   11958 	.db	9
      002D30 00 01                11959 	.dw	1+Sstm8s_tim1$TIM1_OC2PolarityConfig$1422-Sstm8s_tim1$TIM1_OC2PolarityConfig$1421
      002D32 00                   11960 	.db	0
      002D33 01                   11961 	.uleb128	1
      002D34 01                   11962 	.db	1
      002D35 00                   11963 	.db	0
      002D36 05                   11964 	.uleb128	5
      002D37 02                   11965 	.db	2
      002D38 00 00 B2 AF          11966 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424)
      002D3C 03                   11967 	.db	3
      002D3D C5 0B                11968 	.sleb128	1477
      002D3F 01                   11969 	.db	1
      002D40 09                   11970 	.db	9
      002D41 00 00                11971 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424
      002D43 03                   11972 	.db	3
      002D44 03                   11973 	.sleb128	3
      002D45 01                   11974 	.db	1
      002D46 09                   11975 	.db	9
      002D47 00 1F                11976 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426
      002D49 03                   11977 	.db	3
      002D4A 05                   11978 	.sleb128	5
      002D4B 01                   11979 	.db	1
      002D4C 09                   11980 	.db	9
      002D4D 00 03                11981 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434
      002D4F 03                   11982 	.db	3
      002D50 7E                   11983 	.sleb128	-2
      002D51 01                   11984 	.db	1
      002D52 09                   11985 	.db	9
      002D53 00 07                11986 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435
      002D55 03                   11987 	.db	3
      002D56 02                   11988 	.sleb128	2
      002D57 01                   11989 	.db	1
      002D58 09                   11990 	.db	9
      002D59 00 08                11991 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437
      002D5B 03                   11992 	.db	3
      002D5C 04                   11993 	.sleb128	4
      002D5D 01                   11994 	.db	1
      002D5E 09                   11995 	.db	9
      002D5F 00 05                11996 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440
      002D61 03                   11997 	.db	3
      002D62 02                   11998 	.sleb128	2
      002D63 01                   11999 	.db	1
      002D64 09                   12000 	.db	9
      002D65 00 01                12001 	.dw	1+Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442
      002D67 00                   12002 	.db	0
      002D68 01                   12003 	.uleb128	1
      002D69 01                   12004 	.db	1
      002D6A 00                   12005 	.db	0
      002D6B 05                   12006 	.uleb128	5
      002D6C 02                   12007 	.db	2
      002D6D 00 00 B2 E6          12008 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1445)
      002D71 03                   12009 	.db	3
      002D72 DD 0B                12010 	.sleb128	1501
      002D74 01                   12011 	.db	1
      002D75 09                   12012 	.db	9
      002D76 00 00                12013 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447-Sstm8s_tim1$TIM1_OC3PolarityConfig$1445
      002D78 03                   12014 	.db	3
      002D79 03                   12015 	.sleb128	3
      002D7A 01                   12016 	.db	1
      002D7B 09                   12017 	.db	9
      002D7C 00 1F                12018 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455-Sstm8s_tim1$TIM1_OC3PolarityConfig$1447
      002D7E 03                   12019 	.db	3
      002D7F 05                   12020 	.sleb128	5
      002D80 01                   12021 	.db	1
      002D81 09                   12022 	.db	9
      002D82 00 03                12023 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456-Sstm8s_tim1$TIM1_OC3PolarityConfig$1455
      002D84 03                   12024 	.db	3
      002D85 7E                   12025 	.sleb128	-2
      002D86 01                   12026 	.db	1
      002D87 09                   12027 	.db	9
      002D88 00 07                12028 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458-Sstm8s_tim1$TIM1_OC3PolarityConfig$1456
      002D8A 03                   12029 	.db	3
      002D8B 02                   12030 	.sleb128	2
      002D8C 01                   12031 	.db	1
      002D8D 09                   12032 	.db	9
      002D8E 00 08                12033 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461-Sstm8s_tim1$TIM1_OC3PolarityConfig$1458
      002D90 03                   12034 	.db	3
      002D91 04                   12035 	.sleb128	4
      002D92 01                   12036 	.db	1
      002D93 09                   12037 	.db	9
      002D94 00 05                12038 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463-Sstm8s_tim1$TIM1_OC3PolarityConfig$1461
      002D96 03                   12039 	.db	3
      002D97 02                   12040 	.sleb128	2
      002D98 01                   12041 	.db	1
      002D99 09                   12042 	.db	9
      002D9A 00 01                12043 	.dw	1+Sstm8s_tim1$TIM1_OC3PolarityConfig$1464-Sstm8s_tim1$TIM1_OC3PolarityConfig$1463
      002D9C 00                   12044 	.db	0
      002D9D 01                   12045 	.uleb128	1
      002D9E 01                   12046 	.db	1
      002D9F 00                   12047 	.db	0
      002DA0 05                   12048 	.uleb128	5
      002DA1 02                   12049 	.db	2
      002DA2 00 00 B3 1D          12050 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466)
      002DA6 03                   12051 	.db	3
      002DA7 F6 0B                12052 	.sleb128	1526
      002DA9 01                   12053 	.db	1
      002DAA 09                   12054 	.db	9
      002DAB 00 00                12055 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466
      002DAD 03                   12056 	.db	3
      002DAE 03                   12057 	.sleb128	3
      002DAF 01                   12058 	.db	1
      002DB0 09                   12059 	.db	9
      002DB1 00 1F                12060 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468
      002DB3 03                   12061 	.db	3
      002DB4 05                   12062 	.sleb128	5
      002DB5 01                   12063 	.db	1
      002DB6 09                   12064 	.db	9
      002DB7 00 03                12065 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476
      002DB9 03                   12066 	.db	3
      002DBA 7E                   12067 	.sleb128	-2
      002DBB 01                   12068 	.db	1
      002DBC 09                   12069 	.db	9
      002DBD 00 07                12070 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477
      002DBF 03                   12071 	.db	3
      002DC0 02                   12072 	.sleb128	2
      002DC1 01                   12073 	.db	1
      002DC2 09                   12074 	.db	9
      002DC3 00 08                12075 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479
      002DC5 03                   12076 	.db	3
      002DC6 04                   12077 	.sleb128	4
      002DC7 01                   12078 	.db	1
      002DC8 09                   12079 	.db	9
      002DC9 00 05                12080 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482
      002DCB 03                   12081 	.db	3
      002DCC 02                   12082 	.sleb128	2
      002DCD 01                   12083 	.db	1
      002DCE 09                   12084 	.db	9
      002DCF 00 01                12085 	.dw	1+Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484
      002DD1 00                   12086 	.db	0
      002DD2 01                   12087 	.uleb128	1
      002DD3 01                   12088 	.db	1
      002DD4 00                   12089 	.db	0
      002DD5 05                   12090 	.uleb128	5
      002DD6 02                   12091 	.db	2
      002DD7 00 00 B3 54          12092 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1487)
      002DDB 03                   12093 	.db	3
      002DDC 8E 0C                12094 	.sleb128	1550
      002DDE 01                   12095 	.db	1
      002DDF 09                   12096 	.db	9
      002DE0 00 00                12097 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489-Sstm8s_tim1$TIM1_OC4PolarityConfig$1487
      002DE2 03                   12098 	.db	3
      002DE3 03                   12099 	.sleb128	3
      002DE4 01                   12100 	.db	1
      002DE5 09                   12101 	.db	9
      002DE6 00 1F                12102 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497-Sstm8s_tim1$TIM1_OC4PolarityConfig$1489
      002DE8 03                   12103 	.db	3
      002DE9 05                   12104 	.sleb128	5
      002DEA 01                   12105 	.db	1
      002DEB 09                   12106 	.db	9
      002DEC 00 03                12107 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498-Sstm8s_tim1$TIM1_OC4PolarityConfig$1497
      002DEE 03                   12108 	.db	3
      002DEF 7E                   12109 	.sleb128	-2
      002DF0 01                   12110 	.db	1
      002DF1 09                   12111 	.db	9
      002DF2 00 07                12112 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500-Sstm8s_tim1$TIM1_OC4PolarityConfig$1498
      002DF4 03                   12113 	.db	3
      002DF5 02                   12114 	.sleb128	2
      002DF6 01                   12115 	.db	1
      002DF7 09                   12116 	.db	9
      002DF8 00 08                12117 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503-Sstm8s_tim1$TIM1_OC4PolarityConfig$1500
      002DFA 03                   12118 	.db	3
      002DFB 04                   12119 	.sleb128	4
      002DFC 01                   12120 	.db	1
      002DFD 09                   12121 	.db	9
      002DFE 00 05                12122 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505-Sstm8s_tim1$TIM1_OC4PolarityConfig$1503
      002E00 03                   12123 	.db	3
      002E01 02                   12124 	.sleb128	2
      002E02 01                   12125 	.db	1
      002E03 09                   12126 	.db	9
      002E04 00 01                12127 	.dw	1+Sstm8s_tim1$TIM1_OC4PolarityConfig$1506-Sstm8s_tim1$TIM1_OC4PolarityConfig$1505
      002E06 00                   12128 	.db	0
      002E07 01                   12129 	.uleb128	1
      002E08 01                   12130 	.db	1
      002E09 00                   12131 	.db	0
      002E0A 05                   12132 	.uleb128	5
      002E0B 02                   12133 	.db	2
      002E0C 00 00 B3 8B          12134 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1508)
      002E10 03                   12135 	.db	3
      002E11 AA 0C                12136 	.sleb128	1578
      002E13 01                   12137 	.db	1
      002E14 09                   12138 	.db	9
      002E15 00 01                12139 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1511-Sstm8s_tim1$TIM1_CCxCmd$1508
      002E17 03                   12140 	.db	3
      002E18 03                   12141 	.sleb128	3
      002E19 01                   12142 	.db	1
      002E1A 09                   12143 	.db	9
      002E1B 00 4A                12144 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1521-Sstm8s_tim1$TIM1_CCxCmd$1511
      002E1D 03                   12145 	.db	3
      002E1E 01                   12146 	.sleb128	1
      002E1F 01                   12147 	.db	1
      002E20 09                   12148 	.db	9
      002E21 00 1E                12149 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1529-Sstm8s_tim1$TIM1_CCxCmd$1521
      002E23 03                   12150 	.db	3
      002E24 02                   12151 	.sleb128	2
      002E25 01                   12152 	.db	1
      002E26 09                   12153 	.db	9
      002E27 00 07                12154 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1530-Sstm8s_tim1$TIM1_CCxCmd$1529
      002E29 03                   12155 	.db	3
      002E2A 05                   12156 	.sleb128	5
      002E2B 01                   12157 	.db	1
      002E2C 09                   12158 	.db	9
      002E2D 00 03                12159 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1532-Sstm8s_tim1$TIM1_CCxCmd$1530
      002E2F 03                   12160 	.db	3
      002E30 7E                   12161 	.sleb128	-2
      002E31 01                   12162 	.db	1
      002E32 09                   12163 	.db	9
      002E33 00 07                12164 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1534-Sstm8s_tim1$TIM1_CCxCmd$1532
      002E35 03                   12165 	.db	3
      002E36 02                   12166 	.sleb128	2
      002E37 01                   12167 	.db	1
      002E38 09                   12168 	.db	9
      002E39 00 08                12169 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1537-Sstm8s_tim1$TIM1_CCxCmd$1534
      002E3B 03                   12170 	.db	3
      002E3C 04                   12171 	.sleb128	4
      002E3D 01                   12172 	.db	1
      002E3E 09                   12173 	.db	9
      002E3F 00 08                12174 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1539-Sstm8s_tim1$TIM1_CCxCmd$1537
      002E41 03                   12175 	.db	3
      002E42 04                   12176 	.sleb128	4
      002E43 01                   12177 	.db	1
      002E44 09                   12178 	.db	9
      002E45 00 08                12179 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1540-Sstm8s_tim1$TIM1_CCxCmd$1539
      002E47 03                   12180 	.db	3
      002E48 78                   12181 	.sleb128	-8
      002E49 01                   12182 	.db	1
      002E4A 09                   12183 	.db	9
      002E4B 00 03                12184 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1542-Sstm8s_tim1$TIM1_CCxCmd$1540
      002E4D 03                   12185 	.db	3
      002E4E 0B                   12186 	.sleb128	11
      002E4F 01                   12187 	.db	1
      002E50 09                   12188 	.db	9
      002E51 00 07                12189 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1544-Sstm8s_tim1$TIM1_CCxCmd$1542
      002E53 03                   12190 	.db	3
      002E54 02                   12191 	.sleb128	2
      002E55 01                   12192 	.db	1
      002E56 09                   12193 	.db	9
      002E57 00 08                12194 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1547-Sstm8s_tim1$TIM1_CCxCmd$1544
      002E59 03                   12195 	.db	3
      002E5A 04                   12196 	.sleb128	4
      002E5B 01                   12197 	.db	1
      002E5C 09                   12198 	.db	9
      002E5D 00 08                12199 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1549-Sstm8s_tim1$TIM1_CCxCmd$1547
      002E5F 03                   12200 	.db	3
      002E60 08                   12201 	.sleb128	8
      002E61 01                   12202 	.db	1
      002E62 09                   12203 	.db	9
      002E63 00 03                12204 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1550-Sstm8s_tim1$TIM1_CCxCmd$1549
      002E65 03                   12205 	.db	3
      002E66 7B                   12206 	.sleb128	-5
      002E67 01                   12207 	.db	1
      002E68 09                   12208 	.db	9
      002E69 00 0C                12209 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1552-Sstm8s_tim1$TIM1_CCxCmd$1550
      002E6B 03                   12210 	.db	3
      002E6C 03                   12211 	.sleb128	3
      002E6D 01                   12212 	.db	1
      002E6E 09                   12213 	.db	9
      002E6F 00 07                12214 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1554-Sstm8s_tim1$TIM1_CCxCmd$1552
      002E71 03                   12215 	.db	3
      002E72 02                   12216 	.sleb128	2
      002E73 01                   12217 	.db	1
      002E74 09                   12218 	.db	9
      002E75 00 08                12219 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1557-Sstm8s_tim1$TIM1_CCxCmd$1554
      002E77 03                   12220 	.db	3
      002E78 04                   12221 	.sleb128	4
      002E79 01                   12222 	.db	1
      002E7A 09                   12223 	.db	9
      002E7B 00 08                12224 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1560-Sstm8s_tim1$TIM1_CCxCmd$1557
      002E7D 03                   12225 	.db	3
      002E7E 06                   12226 	.sleb128	6
      002E7F 01                   12227 	.db	1
      002E80 09                   12228 	.db	9
      002E81 00 07                12229 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1562-Sstm8s_tim1$TIM1_CCxCmd$1560
      002E83 03                   12230 	.db	3
      002E84 02                   12231 	.sleb128	2
      002E85 01                   12232 	.db	1
      002E86 09                   12233 	.db	9
      002E87 00 08                12234 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1565-Sstm8s_tim1$TIM1_CCxCmd$1562
      002E89 03                   12235 	.db	3
      002E8A 04                   12236 	.sleb128	4
      002E8B 01                   12237 	.db	1
      002E8C 09                   12238 	.db	9
      002E8D 00 05                12239 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1567-Sstm8s_tim1$TIM1_CCxCmd$1565
      002E8F 03                   12240 	.db	3
      002E90 03                   12241 	.sleb128	3
      002E91 01                   12242 	.db	1
      002E92 09                   12243 	.db	9
      002E93 00 02                12244 	.dw	1+Sstm8s_tim1$TIM1_CCxCmd$1569-Sstm8s_tim1$TIM1_CCxCmd$1567
      002E95 00                   12245 	.db	0
      002E96 01                   12246 	.uleb128	1
      002E97 01                   12247 	.db	1
      002E98 00                   12248 	.db	0
      002E99 05                   12249 	.uleb128	5
      002E9A 02                   12250 	.db	2
      002E9B 00 00 B4 73          12251 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1571)
      002E9F 03                   12252 	.db	3
      002EA0 EE 0C                12253 	.sleb128	1646
      002EA2 01                   12254 	.db	1
      002EA3 09                   12255 	.db	9
      002EA4 00 01                12256 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1574-Sstm8s_tim1$TIM1_CCxNCmd$1571
      002EA6 03                   12257 	.db	3
      002EA7 03                   12258 	.sleb128	3
      002EA8 01                   12259 	.db	1
      002EA9 09                   12260 	.db	9
      002EAA 00 34                12261 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1583-Sstm8s_tim1$TIM1_CCxNCmd$1574
      002EAC 03                   12262 	.db	3
      002EAD 01                   12263 	.sleb128	1
      002EAE 01                   12264 	.db	1
      002EAF 09                   12265 	.db	9
      002EB0 00 1E                12266 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1591-Sstm8s_tim1$TIM1_CCxNCmd$1583
      002EB2 03                   12267 	.db	3
      002EB3 02                   12268 	.sleb128	2
      002EB4 01                   12269 	.db	1
      002EB5 09                   12270 	.db	9
      002EB6 00 07                12271 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1592-Sstm8s_tim1$TIM1_CCxNCmd$1591
      002EB8 03                   12272 	.db	3
      002EB9 05                   12273 	.sleb128	5
      002EBA 01                   12274 	.db	1
      002EBB 09                   12275 	.db	9
      002EBC 00 03                12276 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1594-Sstm8s_tim1$TIM1_CCxNCmd$1592
      002EBE 03                   12277 	.db	3
      002EBF 7E                   12278 	.sleb128	-2
      002EC0 01                   12279 	.db	1
      002EC1 09                   12280 	.db	9
      002EC2 00 07                12281 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1596-Sstm8s_tim1$TIM1_CCxNCmd$1594
      002EC4 03                   12282 	.db	3
      002EC5 02                   12283 	.sleb128	2
      002EC6 01                   12284 	.db	1
      002EC7 09                   12285 	.db	9
      002EC8 00 08                12286 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1599-Sstm8s_tim1$TIM1_CCxNCmd$1596
      002ECA 03                   12287 	.db	3
      002ECB 04                   12288 	.sleb128	4
      002ECC 01                   12289 	.db	1
      002ECD 09                   12290 	.db	9
      002ECE 00 08                12291 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1601-Sstm8s_tim1$TIM1_CCxNCmd$1599
      002ED0 03                   12292 	.db	3
      002ED1 03                   12293 	.sleb128	3
      002ED2 01                   12294 	.db	1
      002ED3 09                   12295 	.db	9
      002ED4 00 08                12296 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1602-Sstm8s_tim1$TIM1_CCxNCmd$1601
      002ED6 03                   12297 	.db	3
      002ED7 79                   12298 	.sleb128	-7
      002ED8 01                   12299 	.db	1
      002ED9 09                   12300 	.db	9
      002EDA 00 03                12301 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1604-Sstm8s_tim1$TIM1_CCxNCmd$1602
      002EDC 03                   12302 	.db	3
      002EDD 0A                   12303 	.sleb128	10
      002EDE 01                   12304 	.db	1
      002EDF 09                   12305 	.db	9
      002EE0 00 07                12306 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1606-Sstm8s_tim1$TIM1_CCxNCmd$1604
      002EE2 03                   12307 	.db	3
      002EE3 02                   12308 	.sleb128	2
      002EE4 01                   12309 	.db	1
      002EE5 09                   12310 	.db	9
      002EE6 00 08                12311 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1609-Sstm8s_tim1$TIM1_CCxNCmd$1606
      002EE8 03                   12312 	.db	3
      002EE9 04                   12313 	.sleb128	4
      002EEA 01                   12314 	.db	1
      002EEB 09                   12315 	.db	9
      002EEC 00 08                12316 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1611-Sstm8s_tim1$TIM1_CCxNCmd$1609
      002EEE 03                   12317 	.db	3
      002EEF 08                   12318 	.sleb128	8
      002EF0 01                   12319 	.db	1
      002EF1 09                   12320 	.db	9
      002EF2 00 03                12321 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1613-Sstm8s_tim1$TIM1_CCxNCmd$1611
      002EF4 03                   12322 	.db	3
      002EF5 7E                   12323 	.sleb128	-2
      002EF6 01                   12324 	.db	1
      002EF7 09                   12325 	.db	9
      002EF8 00 07                12326 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1615-Sstm8s_tim1$TIM1_CCxNCmd$1613
      002EFA 03                   12327 	.db	3
      002EFB 02                   12328 	.sleb128	2
      002EFC 01                   12329 	.db	1
      002EFD 09                   12330 	.db	9
      002EFE 00 08                12331 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1618-Sstm8s_tim1$TIM1_CCxNCmd$1615
      002F00 03                   12332 	.db	3
      002F01 04                   12333 	.sleb128	4
      002F02 01                   12334 	.db	1
      002F03 09                   12335 	.db	9
      002F04 00 05                12336 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1620-Sstm8s_tim1$TIM1_CCxNCmd$1618
      002F06 03                   12337 	.db	3
      002F07 03                   12338 	.sleb128	3
      002F08 01                   12339 	.db	1
      002F09 09                   12340 	.db	9
      002F0A 00 02                12341 	.dw	1+Sstm8s_tim1$TIM1_CCxNCmd$1622-Sstm8s_tim1$TIM1_CCxNCmd$1620
      002F0C 00                   12342 	.db	0
      002F0D 01                   12343 	.uleb128	1
      002F0E 01                   12344 	.db	1
      002F0F 00                   12345 	.db	0
      002F10 05                   12346 	.uleb128	5
      002F11 02                   12347 	.db	2
      002F12 00 00 B5 22          12348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1624)
      002F16 03                   12349 	.db	3
      002F17 AF 0D                12350 	.sleb128	1711
      002F19 01                   12351 	.db	1
      002F1A 09                   12352 	.db	9
      002F1B 00 01                12353 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1627-Sstm8s_tim1$TIM1_SelectOCxM$1624
      002F1D 03                   12354 	.db	3
      002F1E 03                   12355 	.sleb128	3
      002F1F 01                   12356 	.db	1
      002F20 09                   12357 	.db	9
      002F21 00 4A                12358 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1637-Sstm8s_tim1$TIM1_SelectOCxM$1627
      002F23 03                   12359 	.db	3
      002F24 01                   12360 	.sleb128	1
      002F25 01                   12361 	.db	1
      002F26 09                   12362 	.db	9
      002F27 00 55                12363 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1651-Sstm8s_tim1$TIM1_SelectOCxM$1637
      002F29 03                   12364 	.db	3
      002F2A 02                   12365 	.sleb128	2
      002F2B 01                   12366 	.db	1
      002F2C 09                   12367 	.db	9
      002F2D 00 07                12368 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1653-Sstm8s_tim1$TIM1_SelectOCxM$1651
      002F2F 03                   12369 	.db	3
      002F30 03                   12370 	.sleb128	3
      002F31 01                   12371 	.db	1
      002F32 09                   12372 	.db	9
      002F33 00 08                12373 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1654-Sstm8s_tim1$TIM1_SelectOCxM$1653
      002F35 03                   12374 	.db	3
      002F36 03                   12375 	.sleb128	3
      002F37 01                   12376 	.db	1
      002F38 09                   12377 	.db	9
      002F39 00 05                12378 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1655-Sstm8s_tim1$TIM1_SelectOCxM$1654
      002F3B 03                   12379 	.db	3
      002F3C 01                   12380 	.sleb128	1
      002F3D 01                   12381 	.db	1
      002F3E 09                   12382 	.db	9
      002F3F 00 08                12383 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1657-Sstm8s_tim1$TIM1_SelectOCxM$1655
      002F41 03                   12384 	.db	3
      002F42 02                   12385 	.sleb128	2
      002F43 01                   12386 	.db	1
      002F44 09                   12387 	.db	9
      002F45 00 08                12388 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1659-Sstm8s_tim1$TIM1_SelectOCxM$1657
      002F47 03                   12389 	.db	3
      002F48 03                   12390 	.sleb128	3
      002F49 01                   12391 	.db	1
      002F4A 09                   12392 	.db	9
      002F4B 00 08                12393 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1660-Sstm8s_tim1$TIM1_SelectOCxM$1659
      002F4D 03                   12394 	.db	3
      002F4E 03                   12395 	.sleb128	3
      002F4F 01                   12396 	.db	1
      002F50 09                   12397 	.db	9
      002F51 00 05                12398 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1661-Sstm8s_tim1$TIM1_SelectOCxM$1660
      002F53 03                   12399 	.db	3
      002F54 01                   12400 	.sleb128	1
      002F55 01                   12401 	.db	1
      002F56 09                   12402 	.db	9
      002F57 00 08                12403 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1663-Sstm8s_tim1$TIM1_SelectOCxM$1661
      002F59 03                   12404 	.db	3
      002F5A 05                   12405 	.sleb128	5
      002F5B 01                   12406 	.db	1
      002F5C 09                   12407 	.db	9
      002F5D 00 04                12408 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1664-Sstm8s_tim1$TIM1_SelectOCxM$1663
      002F5F 03                   12409 	.db	3
      002F60 7D                   12410 	.sleb128	-3
      002F61 01                   12411 	.db	1
      002F62 09                   12412 	.db	9
      002F63 00 08                12413 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1666-Sstm8s_tim1$TIM1_SelectOCxM$1664
      002F65 03                   12414 	.db	3
      002F66 03                   12415 	.sleb128	3
      002F67 01                   12416 	.db	1
      002F68 09                   12417 	.db	9
      002F69 00 06                12418 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1667-Sstm8s_tim1$TIM1_SelectOCxM$1666
      002F6B 03                   12419 	.db	3
      002F6C 03                   12420 	.sleb128	3
      002F6D 01                   12421 	.db	1
      002F6E 09                   12422 	.db	9
      002F6F 00 05                12423 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1668-Sstm8s_tim1$TIM1_SelectOCxM$1667
      002F71 03                   12424 	.db	3
      002F72 01                   12425 	.sleb128	1
      002F73 01                   12426 	.db	1
      002F74 09                   12427 	.db	9
      002F75 00 08                12428 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1671-Sstm8s_tim1$TIM1_SelectOCxM$1668
      002F77 03                   12429 	.db	3
      002F78 05                   12430 	.sleb128	5
      002F79 01                   12431 	.db	1
      002F7A 09                   12432 	.db	9
      002F7B 00 06                12433 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1672-Sstm8s_tim1$TIM1_SelectOCxM$1671
      002F7D 03                   12434 	.db	3
      002F7E 03                   12435 	.sleb128	3
      002F7F 01                   12436 	.db	1
      002F80 09                   12437 	.db	9
      002F81 00 05                12438 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1673-Sstm8s_tim1$TIM1_SelectOCxM$1672
      002F83 03                   12439 	.db	3
      002F84 01                   12440 	.sleb128	1
      002F85 01                   12441 	.db	1
      002F86 09                   12442 	.db	9
      002F87 00 05                12443 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1675-Sstm8s_tim1$TIM1_SelectOCxM$1673
      002F89 03                   12444 	.db	3
      002F8A 02                   12445 	.sleb128	2
      002F8B 01                   12446 	.db	1
      002F8C 09                   12447 	.db	9
      002F8D 00 02                12448 	.dw	1+Sstm8s_tim1$TIM1_SelectOCxM$1677-Sstm8s_tim1$TIM1_SelectOCxM$1675
      002F8F 00                   12449 	.db	0
      002F90 01                   12450 	.uleb128	1
      002F91 01                   12451 	.db	1
      002F92 00                   12452 	.db	0
      002F93 05                   12453 	.uleb128	5
      002F94 02                   12454 	.db	2
      002F95 00 00 B6 2C          12455 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1679)
      002F99 03                   12456 	.db	3
      002F9A E1 0D                12457 	.sleb128	1761
      002F9C 01                   12458 	.db	1
      002F9D 09                   12459 	.db	9
      002F9E 00 00                12460 	.dw	Sstm8s_tim1$TIM1_SetCounter$1681-Sstm8s_tim1$TIM1_SetCounter$1679
      002FA0 03                   12461 	.db	3
      002FA1 03                   12462 	.sleb128	3
      002FA2 01                   12463 	.db	1
      002FA3 09                   12464 	.db	9
      002FA4 00 06                12465 	.dw	Sstm8s_tim1$TIM1_SetCounter$1682-Sstm8s_tim1$TIM1_SetCounter$1681
      002FA6 03                   12466 	.db	3
      002FA7 01                   12467 	.sleb128	1
      002FA8 01                   12468 	.db	1
      002FA9 09                   12469 	.db	9
      002FAA 00 05                12470 	.dw	Sstm8s_tim1$TIM1_SetCounter$1683-Sstm8s_tim1$TIM1_SetCounter$1682
      002FAC 03                   12471 	.db	3
      002FAD 01                   12472 	.sleb128	1
      002FAE 01                   12473 	.db	1
      002FAF 09                   12474 	.db	9
      002FB0 00 01                12475 	.dw	1+Sstm8s_tim1$TIM1_SetCounter$1684-Sstm8s_tim1$TIM1_SetCounter$1683
      002FB2 00                   12476 	.db	0
      002FB3 01                   12477 	.uleb128	1
      002FB4 01                   12478 	.db	1
      002FB5 00                   12479 	.db	0
      002FB6 05                   12480 	.uleb128	5
      002FB7 02                   12481 	.db	2
      002FB8 00 00 B6 38          12482 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1686)
      002FBC 03                   12483 	.db	3
      002FBD EE 0D                12484 	.sleb128	1774
      002FBF 01                   12485 	.db	1
      002FC0 09                   12486 	.db	9
      002FC1 00 00                12487 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1688-Sstm8s_tim1$TIM1_SetAutoreload$1686
      002FC3 03                   12488 	.db	3
      002FC4 03                   12489 	.sleb128	3
      002FC5 01                   12490 	.db	1
      002FC6 09                   12491 	.db	9
      002FC7 00 06                12492 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1689-Sstm8s_tim1$TIM1_SetAutoreload$1688
      002FC9 03                   12493 	.db	3
      002FCA 01                   12494 	.sleb128	1
      002FCB 01                   12495 	.db	1
      002FCC 09                   12496 	.db	9
      002FCD 00 05                12497 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1690-Sstm8s_tim1$TIM1_SetAutoreload$1689
      002FCF 03                   12498 	.db	3
      002FD0 01                   12499 	.sleb128	1
      002FD1 01                   12500 	.db	1
      002FD2 09                   12501 	.db	9
      002FD3 00 01                12502 	.dw	1+Sstm8s_tim1$TIM1_SetAutoreload$1691-Sstm8s_tim1$TIM1_SetAutoreload$1690
      002FD5 00                   12503 	.db	0
      002FD6 01                   12504 	.uleb128	1
      002FD7 01                   12505 	.db	1
      002FD8 00                   12506 	.db	0
      002FD9 05                   12507 	.uleb128	5
      002FDA 02                   12508 	.db	2
      002FDB 00 00 B6 44          12509 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1693)
      002FDF 03                   12510 	.db	3
      002FE0 FB 0D                12511 	.sleb128	1787
      002FE2 01                   12512 	.db	1
      002FE3 09                   12513 	.db	9
      002FE4 00 00                12514 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1695-Sstm8s_tim1$TIM1_SetCompare1$1693
      002FE6 03                   12515 	.db	3
      002FE7 03                   12516 	.sleb128	3
      002FE8 01                   12517 	.db	1
      002FE9 09                   12518 	.db	9
      002FEA 00 06                12519 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1696-Sstm8s_tim1$TIM1_SetCompare1$1695
      002FEC 03                   12520 	.db	3
      002FED 01                   12521 	.sleb128	1
      002FEE 01                   12522 	.db	1
      002FEF 09                   12523 	.db	9
      002FF0 00 05                12524 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1697-Sstm8s_tim1$TIM1_SetCompare1$1696
      002FF2 03                   12525 	.db	3
      002FF3 01                   12526 	.sleb128	1
      002FF4 01                   12527 	.db	1
      002FF5 09                   12528 	.db	9
      002FF6 00 01                12529 	.dw	1+Sstm8s_tim1$TIM1_SetCompare1$1698-Sstm8s_tim1$TIM1_SetCompare1$1697
      002FF8 00                   12530 	.db	0
      002FF9 01                   12531 	.uleb128	1
      002FFA 01                   12532 	.db	1
      002FFB 00                   12533 	.db	0
      002FFC 05                   12534 	.uleb128	5
      002FFD 02                   12535 	.db	2
      002FFE 00 00 B6 50          12536 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1700)
      003002 03                   12537 	.db	3
      003003 88 0E                12538 	.sleb128	1800
      003005 01                   12539 	.db	1
      003006 09                   12540 	.db	9
      003007 00 00                12541 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1702-Sstm8s_tim1$TIM1_SetCompare2$1700
      003009 03                   12542 	.db	3
      00300A 03                   12543 	.sleb128	3
      00300B 01                   12544 	.db	1
      00300C 09                   12545 	.db	9
      00300D 00 06                12546 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1703-Sstm8s_tim1$TIM1_SetCompare2$1702
      00300F 03                   12547 	.db	3
      003010 01                   12548 	.sleb128	1
      003011 01                   12549 	.db	1
      003012 09                   12550 	.db	9
      003013 00 05                12551 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1704-Sstm8s_tim1$TIM1_SetCompare2$1703
      003015 03                   12552 	.db	3
      003016 01                   12553 	.sleb128	1
      003017 01                   12554 	.db	1
      003018 09                   12555 	.db	9
      003019 00 01                12556 	.dw	1+Sstm8s_tim1$TIM1_SetCompare2$1705-Sstm8s_tim1$TIM1_SetCompare2$1704
      00301B 00                   12557 	.db	0
      00301C 01                   12558 	.uleb128	1
      00301D 01                   12559 	.db	1
      00301E 00                   12560 	.db	0
      00301F 05                   12561 	.uleb128	5
      003020 02                   12562 	.db	2
      003021 00 00 B6 5C          12563 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1707)
      003025 03                   12564 	.db	3
      003026 95 0E                12565 	.sleb128	1813
      003028 01                   12566 	.db	1
      003029 09                   12567 	.db	9
      00302A 00 00                12568 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1709-Sstm8s_tim1$TIM1_SetCompare3$1707
      00302C 03                   12569 	.db	3
      00302D 03                   12570 	.sleb128	3
      00302E 01                   12571 	.db	1
      00302F 09                   12572 	.db	9
      003030 00 06                12573 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1710-Sstm8s_tim1$TIM1_SetCompare3$1709
      003032 03                   12574 	.db	3
      003033 01                   12575 	.sleb128	1
      003034 01                   12576 	.db	1
      003035 09                   12577 	.db	9
      003036 00 05                12578 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1711-Sstm8s_tim1$TIM1_SetCompare3$1710
      003038 03                   12579 	.db	3
      003039 01                   12580 	.sleb128	1
      00303A 01                   12581 	.db	1
      00303B 09                   12582 	.db	9
      00303C 00 01                12583 	.dw	1+Sstm8s_tim1$TIM1_SetCompare3$1712-Sstm8s_tim1$TIM1_SetCompare3$1711
      00303E 00                   12584 	.db	0
      00303F 01                   12585 	.uleb128	1
      003040 01                   12586 	.db	1
      003041 00                   12587 	.db	0
      003042 05                   12588 	.uleb128	5
      003043 02                   12589 	.db	2
      003044 00 00 B6 68          12590 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1714)
      003048 03                   12591 	.db	3
      003049 A2 0E                12592 	.sleb128	1826
      00304B 01                   12593 	.db	1
      00304C 09                   12594 	.db	9
      00304D 00 00                12595 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1716-Sstm8s_tim1$TIM1_SetCompare4$1714
      00304F 03                   12596 	.db	3
      003050 03                   12597 	.sleb128	3
      003051 01                   12598 	.db	1
      003052 09                   12599 	.db	9
      003053 00 06                12600 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1717-Sstm8s_tim1$TIM1_SetCompare4$1716
      003055 03                   12601 	.db	3
      003056 01                   12602 	.sleb128	1
      003057 01                   12603 	.db	1
      003058 09                   12604 	.db	9
      003059 00 05                12605 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1718-Sstm8s_tim1$TIM1_SetCompare4$1717
      00305B 03                   12606 	.db	3
      00305C 01                   12607 	.sleb128	1
      00305D 01                   12608 	.db	1
      00305E 09                   12609 	.db	9
      00305F 00 01                12610 	.dw	1+Sstm8s_tim1$TIM1_SetCompare4$1719-Sstm8s_tim1$TIM1_SetCompare4$1718
      003061 00                   12611 	.db	0
      003062 01                   12612 	.uleb128	1
      003063 01                   12613 	.db	1
      003064 00                   12614 	.db	0
      003065 05                   12615 	.uleb128	5
      003066 02                   12616 	.db	2
      003067 00 00 B6 74          12617 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1721)
      00306B 03                   12618 	.db	3
      00306C B3 0E                12619 	.sleb128	1843
      00306E 01                   12620 	.db	1
      00306F 09                   12621 	.db	9
      003070 00 00                12622 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723-Sstm8s_tim1$TIM1_SetIC1Prescaler$1721
      003072 03                   12623 	.db	3
      003073 03                   12624 	.sleb128	3
      003074 01                   12625 	.db	1
      003075 09                   12626 	.db	9
      003076 00 31                12627 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733-Sstm8s_tim1$TIM1_SetIC1Prescaler$1723
      003078 03                   12628 	.db	3
      003079 03                   12629 	.sleb128	3
      00307A 01                   12630 	.db	1
      00307B 09                   12631 	.db	9
      00307C 00 05                12632 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734-Sstm8s_tim1$TIM1_SetIC1Prescaler$1733
      00307E 03                   12633 	.db	3
      00307F 01                   12634 	.sleb128	1
      003080 01                   12635 	.db	1
      003081 09                   12636 	.db	9
      003082 00 05                12637 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735-Sstm8s_tim1$TIM1_SetIC1Prescaler$1734
      003084 03                   12638 	.db	3
      003085 01                   12639 	.sleb128	1
      003086 01                   12640 	.db	1
      003087 09                   12641 	.db	9
      003088 00 01                12642 	.dw	1+Sstm8s_tim1$TIM1_SetIC1Prescaler$1736-Sstm8s_tim1$TIM1_SetIC1Prescaler$1735
      00308A 00                   12643 	.db	0
      00308B 01                   12644 	.uleb128	1
      00308C 01                   12645 	.db	1
      00308D 00                   12646 	.db	0
      00308E 05                   12647 	.uleb128	5
      00308F 02                   12648 	.db	2
      003090 00 00 B6 B0          12649 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1738)
      003094 03                   12650 	.db	3
      003095 C7 0E                12651 	.sleb128	1863
      003097 01                   12652 	.db	1
      003098 09                   12653 	.db	9
      003099 00 00                12654 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740-Sstm8s_tim1$TIM1_SetIC2Prescaler$1738
      00309B 03                   12655 	.db	3
      00309C 04                   12656 	.sleb128	4
      00309D 01                   12657 	.db	1
      00309E 09                   12658 	.db	9
      00309F 00 31                12659 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750-Sstm8s_tim1$TIM1_SetIC2Prescaler$1740
      0030A1 03                   12660 	.db	3
      0030A2 03                   12661 	.sleb128	3
      0030A3 01                   12662 	.db	1
      0030A4 09                   12663 	.db	9
      0030A5 00 05                12664 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751-Sstm8s_tim1$TIM1_SetIC2Prescaler$1750
      0030A7 03                   12665 	.db	3
      0030A8 01                   12666 	.sleb128	1
      0030A9 01                   12667 	.db	1
      0030AA 09                   12668 	.db	9
      0030AB 00 05                12669 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752-Sstm8s_tim1$TIM1_SetIC2Prescaler$1751
      0030AD 03                   12670 	.db	3
      0030AE 01                   12671 	.sleb128	1
      0030AF 01                   12672 	.db	1
      0030B0 09                   12673 	.db	9
      0030B1 00 01                12674 	.dw	1+Sstm8s_tim1$TIM1_SetIC2Prescaler$1753-Sstm8s_tim1$TIM1_SetIC2Prescaler$1752
      0030B3 00                   12675 	.db	0
      0030B4 01                   12676 	.uleb128	1
      0030B5 01                   12677 	.db	1
      0030B6 00                   12678 	.db	0
      0030B7 05                   12679 	.uleb128	5
      0030B8 02                   12680 	.db	2
      0030B9 00 00 B6 EC          12681 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1755)
      0030BD 03                   12682 	.db	3
      0030BE DC 0E                12683 	.sleb128	1884
      0030C0 01                   12684 	.db	1
      0030C1 09                   12685 	.db	9
      0030C2 00 00                12686 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757-Sstm8s_tim1$TIM1_SetIC3Prescaler$1755
      0030C4 03                   12687 	.db	3
      0030C5 04                   12688 	.sleb128	4
      0030C6 01                   12689 	.db	1
      0030C7 09                   12690 	.db	9
      0030C8 00 31                12691 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767-Sstm8s_tim1$TIM1_SetIC3Prescaler$1757
      0030CA 03                   12692 	.db	3
      0030CB 03                   12693 	.sleb128	3
      0030CC 01                   12694 	.db	1
      0030CD 09                   12695 	.db	9
      0030CE 00 05                12696 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768-Sstm8s_tim1$TIM1_SetIC3Prescaler$1767
      0030D0 03                   12697 	.db	3
      0030D1 01                   12698 	.sleb128	1
      0030D2 01                   12699 	.db	1
      0030D3 09                   12700 	.db	9
      0030D4 00 05                12701 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769-Sstm8s_tim1$TIM1_SetIC3Prescaler$1768
      0030D6 03                   12702 	.db	3
      0030D7 01                   12703 	.sleb128	1
      0030D8 01                   12704 	.db	1
      0030D9 09                   12705 	.db	9
      0030DA 00 01                12706 	.dw	1+Sstm8s_tim1$TIM1_SetIC3Prescaler$1770-Sstm8s_tim1$TIM1_SetIC3Prescaler$1769
      0030DC 00                   12707 	.db	0
      0030DD 01                   12708 	.uleb128	1
      0030DE 01                   12709 	.db	1
      0030DF 00                   12710 	.db	0
      0030E0 05                   12711 	.uleb128	5
      0030E1 02                   12712 	.db	2
      0030E2 00 00 B7 28          12713 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1772)
      0030E6 03                   12714 	.db	3
      0030E7 F1 0E                12715 	.sleb128	1905
      0030E9 01                   12716 	.db	1
      0030EA 09                   12717 	.db	9
      0030EB 00 00                12718 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774-Sstm8s_tim1$TIM1_SetIC4Prescaler$1772
      0030ED 03                   12719 	.db	3
      0030EE 04                   12720 	.sleb128	4
      0030EF 01                   12721 	.db	1
      0030F0 09                   12722 	.db	9
      0030F1 00 31                12723 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784-Sstm8s_tim1$TIM1_SetIC4Prescaler$1774
      0030F3 03                   12724 	.db	3
      0030F4 03                   12725 	.sleb128	3
      0030F5 01                   12726 	.db	1
      0030F6 09                   12727 	.db	9
      0030F7 00 05                12728 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785-Sstm8s_tim1$TIM1_SetIC4Prescaler$1784
      0030F9 03                   12729 	.db	3
      0030FA 01                   12730 	.sleb128	1
      0030FB 01                   12731 	.db	1
      0030FC 09                   12732 	.db	9
      0030FD 00 05                12733 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786-Sstm8s_tim1$TIM1_SetIC4Prescaler$1785
      0030FF 03                   12734 	.db	3
      003100 01                   12735 	.sleb128	1
      003101 01                   12736 	.db	1
      003102 09                   12737 	.db	9
      003103 00 01                12738 	.dw	1+Sstm8s_tim1$TIM1_SetIC4Prescaler$1787-Sstm8s_tim1$TIM1_SetIC4Prescaler$1786
      003105 00                   12739 	.db	0
      003106 01                   12740 	.uleb128	1
      003107 01                   12741 	.db	1
      003108 00                   12742 	.db	0
      003109 05                   12743 	.uleb128	5
      00310A 02                   12744 	.db	2
      00310B 00 00 B7 64          12745 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1789)
      00310F 03                   12746 	.db	3
      003110 81 0F                12747 	.sleb128	1921
      003112 01                   12748 	.db	1
      003113 09                   12749 	.db	9
      003114 00 01                12750 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1792-Sstm8s_tim1$TIM1_GetCapture1$1789
      003116 03                   12751 	.db	3
      003117 07                   12752 	.sleb128	7
      003118 01                   12753 	.db	1
      003119 09                   12754 	.db	9
      00311A 00 04                12755 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1793-Sstm8s_tim1$TIM1_GetCapture1$1792
      00311C 03                   12756 	.db	3
      00311D 01                   12757 	.sleb128	1
      00311E 01                   12758 	.db	1
      00311F 09                   12759 	.db	9
      003120 00 03                12760 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1794-Sstm8s_tim1$TIM1_GetCapture1$1793
      003122 03                   12761 	.db	3
      003123 02                   12762 	.sleb128	2
      003124 01                   12763 	.db	1
      003125 09                   12764 	.db	9
      003126 00 02                12765 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1795-Sstm8s_tim1$TIM1_GetCapture1$1794
      003128 03                   12766 	.db	3
      003129 01                   12767 	.sleb128	1
      00312A 01                   12768 	.db	1
      00312B 09                   12769 	.db	9
      00312C 00 0D                12770 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1798-Sstm8s_tim1$TIM1_GetCapture1$1795
      00312E 03                   12771 	.db	3
      00312F 02                   12772 	.sleb128	2
      003130 01                   12773 	.db	1
      003131 09                   12774 	.db	9
      003132 00 00                12775 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1799-Sstm8s_tim1$TIM1_GetCapture1$1798
      003134 03                   12776 	.db	3
      003135 01                   12777 	.sleb128	1
      003136 01                   12778 	.db	1
      003137 09                   12779 	.db	9
      003138 00 03                12780 	.dw	1+Sstm8s_tim1$TIM1_GetCapture1$1801-Sstm8s_tim1$TIM1_GetCapture1$1799
      00313A 00                   12781 	.db	0
      00313B 01                   12782 	.uleb128	1
      00313C 01                   12783 	.db	1
      00313D 00                   12784 	.db	0
      00313E 05                   12785 	.uleb128	5
      00313F 02                   12786 	.db	2
      003140 00 00 B7 7E          12787 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1803)
      003144 03                   12788 	.db	3
      003145 96 0F                12789 	.sleb128	1942
      003147 01                   12790 	.db	1
      003148 09                   12791 	.db	9
      003149 00 01                12792 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1806-Sstm8s_tim1$TIM1_GetCapture2$1803
      00314B 03                   12793 	.db	3
      00314C 07                   12794 	.sleb128	7
      00314D 01                   12795 	.db	1
      00314E 09                   12796 	.db	9
      00314F 00 04                12797 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1807-Sstm8s_tim1$TIM1_GetCapture2$1806
      003151 03                   12798 	.db	3
      003152 01                   12799 	.sleb128	1
      003153 01                   12800 	.db	1
      003154 09                   12801 	.db	9
      003155 00 03                12802 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1808-Sstm8s_tim1$TIM1_GetCapture2$1807
      003157 03                   12803 	.db	3
      003158 02                   12804 	.sleb128	2
      003159 01                   12805 	.db	1
      00315A 09                   12806 	.db	9
      00315B 00 02                12807 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1809-Sstm8s_tim1$TIM1_GetCapture2$1808
      00315D 03                   12808 	.db	3
      00315E 01                   12809 	.sleb128	1
      00315F 01                   12810 	.db	1
      003160 09                   12811 	.db	9
      003161 00 0D                12812 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1812-Sstm8s_tim1$TIM1_GetCapture2$1809
      003163 03                   12813 	.db	3
      003164 02                   12814 	.sleb128	2
      003165 01                   12815 	.db	1
      003166 09                   12816 	.db	9
      003167 00 00                12817 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1813-Sstm8s_tim1$TIM1_GetCapture2$1812
      003169 03                   12818 	.db	3
      00316A 01                   12819 	.sleb128	1
      00316B 01                   12820 	.db	1
      00316C 09                   12821 	.db	9
      00316D 00 03                12822 	.dw	1+Sstm8s_tim1$TIM1_GetCapture2$1815-Sstm8s_tim1$TIM1_GetCapture2$1813
      00316F 00                   12823 	.db	0
      003170 01                   12824 	.uleb128	1
      003171 01                   12825 	.db	1
      003172 00                   12826 	.db	0
      003173 05                   12827 	.uleb128	5
      003174 02                   12828 	.db	2
      003175 00 00 B7 98          12829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1817)
      003179 03                   12830 	.db	3
      00317A AB 0F                12831 	.sleb128	1963
      00317C 01                   12832 	.db	1
      00317D 09                   12833 	.db	9
      00317E 00 01                12834 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1820-Sstm8s_tim1$TIM1_GetCapture3$1817
      003180 03                   12835 	.db	3
      003181 06                   12836 	.sleb128	6
      003182 01                   12837 	.db	1
      003183 09                   12838 	.db	9
      003184 00 04                12839 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1821-Sstm8s_tim1$TIM1_GetCapture3$1820
      003186 03                   12840 	.db	3
      003187 01                   12841 	.sleb128	1
      003188 01                   12842 	.db	1
      003189 09                   12843 	.db	9
      00318A 00 03                12844 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1822-Sstm8s_tim1$TIM1_GetCapture3$1821
      00318C 03                   12845 	.db	3
      00318D 02                   12846 	.sleb128	2
      00318E 01                   12847 	.db	1
      00318F 09                   12848 	.db	9
      003190 00 02                12849 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1823-Sstm8s_tim1$TIM1_GetCapture3$1822
      003192 03                   12850 	.db	3
      003193 01                   12851 	.sleb128	1
      003194 01                   12852 	.db	1
      003195 09                   12853 	.db	9
      003196 00 0D                12854 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1826-Sstm8s_tim1$TIM1_GetCapture3$1823
      003198 03                   12855 	.db	3
      003199 02                   12856 	.sleb128	2
      00319A 01                   12857 	.db	1
      00319B 09                   12858 	.db	9
      00319C 00 00                12859 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1827-Sstm8s_tim1$TIM1_GetCapture3$1826
      00319E 03                   12860 	.db	3
      00319F 01                   12861 	.sleb128	1
      0031A0 01                   12862 	.db	1
      0031A1 09                   12863 	.db	9
      0031A2 00 03                12864 	.dw	1+Sstm8s_tim1$TIM1_GetCapture3$1829-Sstm8s_tim1$TIM1_GetCapture3$1827
      0031A4 00                   12865 	.db	0
      0031A5 01                   12866 	.uleb128	1
      0031A6 01                   12867 	.db	1
      0031A7 00                   12868 	.db	0
      0031A8 05                   12869 	.uleb128	5
      0031A9 02                   12870 	.db	2
      0031AA 00 00 B7 B2          12871 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1831)
      0031AE 03                   12872 	.db	3
      0031AF BF 0F                12873 	.sleb128	1983
      0031B1 01                   12874 	.db	1
      0031B2 09                   12875 	.db	9
      0031B3 00 01                12876 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1834-Sstm8s_tim1$TIM1_GetCapture4$1831
      0031B5 03                   12877 	.db	3
      0031B6 06                   12878 	.sleb128	6
      0031B7 01                   12879 	.db	1
      0031B8 09                   12880 	.db	9
      0031B9 00 04                12881 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1835-Sstm8s_tim1$TIM1_GetCapture4$1834
      0031BB 03                   12882 	.db	3
      0031BC 01                   12883 	.sleb128	1
      0031BD 01                   12884 	.db	1
      0031BE 09                   12885 	.db	9
      0031BF 00 03                12886 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1836-Sstm8s_tim1$TIM1_GetCapture4$1835
      0031C1 03                   12887 	.db	3
      0031C2 02                   12888 	.sleb128	2
      0031C3 01                   12889 	.db	1
      0031C4 09                   12890 	.db	9
      0031C5 00 02                12891 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1837-Sstm8s_tim1$TIM1_GetCapture4$1836
      0031C7 03                   12892 	.db	3
      0031C8 01                   12893 	.sleb128	1
      0031C9 01                   12894 	.db	1
      0031CA 09                   12895 	.db	9
      0031CB 00 0D                12896 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1840-Sstm8s_tim1$TIM1_GetCapture4$1837
      0031CD 03                   12897 	.db	3
      0031CE 02                   12898 	.sleb128	2
      0031CF 01                   12899 	.db	1
      0031D0 09                   12900 	.db	9
      0031D1 00 00                12901 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1841-Sstm8s_tim1$TIM1_GetCapture4$1840
      0031D3 03                   12902 	.db	3
      0031D4 01                   12903 	.sleb128	1
      0031D5 01                   12904 	.db	1
      0031D6 09                   12905 	.db	9
      0031D7 00 03                12906 	.dw	1+Sstm8s_tim1$TIM1_GetCapture4$1843-Sstm8s_tim1$TIM1_GetCapture4$1841
      0031D9 00                   12907 	.db	0
      0031DA 01                   12908 	.uleb128	1
      0031DB 01                   12909 	.db	1
      0031DC 00                   12910 	.db	0
      0031DD 05                   12911 	.uleb128	5
      0031DE 02                   12912 	.db	2
      0031DF 00 00 B7 CC          12913 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1845)
      0031E3 03                   12914 	.db	3
      0031E4 D3 0F                12915 	.sleb128	2003
      0031E6 01                   12916 	.db	1
      0031E7 09                   12917 	.db	9
      0031E8 00 02                12918 	.dw	Sstm8s_tim1$TIM1_GetCounter$1848-Sstm8s_tim1$TIM1_GetCounter$1845
      0031EA 03                   12919 	.db	3
      0031EB 04                   12920 	.sleb128	4
      0031EC 01                   12921 	.db	1
      0031ED 09                   12922 	.db	9
      0031EE 00 08                12923 	.dw	Sstm8s_tim1$TIM1_GetCounter$1849-Sstm8s_tim1$TIM1_GetCounter$1848
      0031F0 03                   12924 	.db	3
      0031F1 03                   12925 	.sleb128	3
      0031F2 01                   12926 	.db	1
      0031F3 09                   12927 	.db	9
      0031F4 00 0C                12928 	.dw	Sstm8s_tim1$TIM1_GetCounter$1850-Sstm8s_tim1$TIM1_GetCounter$1849
      0031F6 03                   12929 	.db	3
      0031F7 01                   12930 	.sleb128	1
      0031F8 01                   12931 	.db	1
      0031F9 09                   12932 	.db	9
      0031FA 00 03                12933 	.dw	1+Sstm8s_tim1$TIM1_GetCounter$1852-Sstm8s_tim1$TIM1_GetCounter$1850
      0031FC 00                   12934 	.db	0
      0031FD 01                   12935 	.uleb128	1
      0031FE 01                   12936 	.db	1
      0031FF 00                   12937 	.db	0
      003200 05                   12938 	.uleb128	5
      003201 02                   12939 	.db	2
      003202 00 00 B7 E5          12940 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1854)
      003206 03                   12941 	.db	3
      003207 E2 0F                12942 	.sleb128	2018
      003209 01                   12943 	.db	1
      00320A 09                   12944 	.db	9
      00320B 00 02                12945 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1857-Sstm8s_tim1$TIM1_GetPrescaler$1854
      00320D 03                   12946 	.db	3
      00320E 04                   12947 	.sleb128	4
      00320F 01                   12948 	.db	1
      003210 09                   12949 	.db	9
      003211 00 08                12950 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1858-Sstm8s_tim1$TIM1_GetPrescaler$1857
      003213 03                   12951 	.db	3
      003214 03                   12952 	.sleb128	3
      003215 01                   12953 	.db	1
      003216 09                   12954 	.db	9
      003217 00 0C                12955 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1859-Sstm8s_tim1$TIM1_GetPrescaler$1858
      003219 03                   12956 	.db	3
      00321A 01                   12957 	.sleb128	1
      00321B 01                   12958 	.db	1
      00321C 09                   12959 	.db	9
      00321D 00 03                12960 	.dw	1+Sstm8s_tim1$TIM1_GetPrescaler$1861-Sstm8s_tim1$TIM1_GetPrescaler$1859
      00321F 00                   12961 	.db	0
      003220 01                   12962 	.uleb128	1
      003221 01                   12963 	.db	1
      003222 00                   12964 	.db	0
      003223 05                   12965 	.uleb128	5
      003224 02                   12966 	.db	2
      003225 00 00 B7 FE          12967 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1863)
      003229 03                   12968 	.db	3
      00322A FE 0F                12969 	.sleb128	2046
      00322C 01                   12970 	.db	1
      00322D 09                   12971 	.db	9
      00322E 00 01                12972 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1866-Sstm8s_tim1$TIM1_GetFlagStatus$1863
      003230 03                   12973 	.db	3
      003231 06                   12974 	.sleb128	6
      003232 01                   12975 	.db	1
      003233 09                   12976 	.db	9
      003234 00 75                12977 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1888-Sstm8s_tim1$TIM1_GetFlagStatus$1866
      003236 03                   12978 	.db	3
      003237 02                   12979 	.sleb128	2
      003238 01                   12980 	.db	1
      003239 09                   12981 	.db	9
      00323A 00 0B                12982 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1889-Sstm8s_tim1$TIM1_GetFlagStatus$1888
      00323C 03                   12983 	.db	3
      00323D 01                   12984 	.sleb128	1
      00323E 01                   12985 	.db	1
      00323F 09                   12986 	.db	9
      003240 00 01                12987 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1890-Sstm8s_tim1$TIM1_GetFlagStatus$1889
      003242 03                   12988 	.db	3
      003243 02                   12989 	.sleb128	2
      003244 01                   12990 	.db	1
      003245 09                   12991 	.db	9
      003246 00 0F                12992 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1894-Sstm8s_tim1$TIM1_GetFlagStatus$1890
      003248 03                   12993 	.db	3
      003249 02                   12994 	.sleb128	2
      00324A 01                   12995 	.db	1
      00324B 09                   12996 	.db	9
      00324C 00 05                12997 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1897-Sstm8s_tim1$TIM1_GetFlagStatus$1894
      00324E 03                   12998 	.db	3
      00324F 04                   12999 	.sleb128	4
      003250 01                   13000 	.db	1
      003251 09                   13001 	.db	9
      003252 00 01                13002 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1899-Sstm8s_tim1$TIM1_GetFlagStatus$1897
      003254 03                   13003 	.db	3
      003255 02                   13004 	.sleb128	2
      003256 01                   13005 	.db	1
      003257 09                   13006 	.db	9
      003258 00 00                13007 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1900-Sstm8s_tim1$TIM1_GetFlagStatus$1899
      00325A 03                   13008 	.db	3
      00325B 01                   13009 	.sleb128	1
      00325C 01                   13010 	.db	1
      00325D 09                   13011 	.db	9
      00325E 00 03                13012 	.dw	1+Sstm8s_tim1$TIM1_GetFlagStatus$1902-Sstm8s_tim1$TIM1_GetFlagStatus$1900
      003260 00                   13013 	.db	0
      003261 01                   13014 	.uleb128	1
      003262 01                   13015 	.db	1
      003263 00                   13016 	.db	0
      003264 05                   13017 	.uleb128	5
      003265 02                   13018 	.db	2
      003266 00 00 B8 98          13019 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1904)
      00326A 03                   13020 	.db	3
      00326B A6 10                13021 	.sleb128	2086
      00326D 01                   13022 	.db	1
      00326E 09                   13023 	.db	9
      00326F 00 01                13024 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1907-Sstm8s_tim1$TIM1_ClearFlag$1904
      003271 03                   13025 	.db	3
      003272 03                   13026 	.sleb128	3
      003273 01                   13027 	.db	1
      003274 09                   13028 	.db	9
      003275 00 23                13029 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1914-Sstm8s_tim1$TIM1_ClearFlag$1907
      003277 03                   13030 	.db	3
      003278 03                   13031 	.sleb128	3
      003279 01                   13032 	.db	1
      00327A 09                   13033 	.db	9
      00327B 00 06                13034 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1915-Sstm8s_tim1$TIM1_ClearFlag$1914
      00327D 03                   13035 	.db	3
      00327E 01                   13036 	.sleb128	1
      00327F 01                   13037 	.db	1
      003280 09                   13038 	.db	9
      003281 00 09                13039 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1916-Sstm8s_tim1$TIM1_ClearFlag$1915
      003283 03                   13040 	.db	3
      003284 02                   13041 	.sleb128	2
      003285 01                   13042 	.db	1
      003286 09                   13043 	.db	9
      003287 00 02                13044 	.dw	1+Sstm8s_tim1$TIM1_ClearFlag$1918-Sstm8s_tim1$TIM1_ClearFlag$1916
      003289 00                   13045 	.db	0
      00328A 01                   13046 	.uleb128	1
      00328B 01                   13047 	.db	1
      00328C 00                   13048 	.db	0
      00328D 05                   13049 	.uleb128	5
      00328E 02                   13050 	.db	2
      00328F 00 00 B8 CD          13051 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1920)
      003293 03                   13052 	.db	3
      003294 BF 10                13053 	.sleb128	2111
      003296 01                   13054 	.db	1
      003297 09                   13055 	.db	9
      003298 00 01                13056 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1923-Sstm8s_tim1$TIM1_GetITStatus$1920
      00329A 03                   13057 	.db	3
      00329B 06                   13058 	.sleb128	6
      00329C 01                   13059 	.db	1
      00329D 09                   13060 	.db	9
      00329E 00 56                13061 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1938-Sstm8s_tim1$TIM1_GetITStatus$1923
      0032A0 03                   13062 	.db	3
      0032A1 02                   13063 	.sleb128	2
      0032A2 01                   13064 	.db	1
      0032A3 09                   13065 	.db	9
      0032A4 00 07                13066 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1939-Sstm8s_tim1$TIM1_GetITStatus$1938
      0032A6 03                   13067 	.db	3
      0032A7 02                   13068 	.sleb128	2
      0032A8 01                   13069 	.db	1
      0032A9 09                   13070 	.db	9
      0032AA 00 05                13071 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1940-Sstm8s_tim1$TIM1_GetITStatus$1939
      0032AC 03                   13072 	.db	3
      0032AD 02                   13073 	.sleb128	2
      0032AE 01                   13074 	.db	1
      0032AF 09                   13075 	.db	9
      0032B0 00 0D                13076 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1942-Sstm8s_tim1$TIM1_GetITStatus$1940
      0032B2 03                   13077 	.db	3
      0032B3 02                   13078 	.sleb128	2
      0032B4 01                   13079 	.db	1
      0032B5 09                   13080 	.db	9
      0032B6 00 05                13081 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1945-Sstm8s_tim1$TIM1_GetITStatus$1942
      0032B8 03                   13082 	.db	3
      0032B9 04                   13083 	.sleb128	4
      0032BA 01                   13084 	.db	1
      0032BB 09                   13085 	.db	9
      0032BC 00 01                13086 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1947-Sstm8s_tim1$TIM1_GetITStatus$1945
      0032BE 03                   13087 	.db	3
      0032BF 02                   13088 	.sleb128	2
      0032C0 01                   13089 	.db	1
      0032C1 09                   13090 	.db	9
      0032C2 00 00                13091 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1948-Sstm8s_tim1$TIM1_GetITStatus$1947
      0032C4 03                   13092 	.db	3
      0032C5 01                   13093 	.sleb128	1
      0032C6 01                   13094 	.db	1
      0032C7 09                   13095 	.db	9
      0032C8 00 03                13096 	.dw	1+Sstm8s_tim1$TIM1_GetITStatus$1950-Sstm8s_tim1$TIM1_GetITStatus$1948
      0032CA 00                   13097 	.db	0
      0032CB 01                   13098 	.uleb128	1
      0032CC 01                   13099 	.db	1
      0032CD 00                   13100 	.db	0
      0032CE 05                   13101 	.uleb128	5
      0032CF 02                   13102 	.db	2
      0032D0 00 00 B9 46          13103 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1952)
      0032D4 03                   13104 	.db	3
      0032D5 E4 10                13105 	.sleb128	2148
      0032D7 01                   13106 	.db	1
      0032D8 09                   13107 	.db	9
      0032D9 00 00                13108 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1954-Sstm8s_tim1$TIM1_ClearITPendingBit$1952
      0032DB 03                   13109 	.db	3
      0032DC 03                   13110 	.sleb128	3
      0032DD 01                   13111 	.db	1
      0032DE 09                   13112 	.db	9
      0032DF 00 16                13113 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1961-Sstm8s_tim1$TIM1_ClearITPendingBit$1954
      0032E1 03                   13114 	.db	3
      0032E2 03                   13115 	.sleb128	3
      0032E3 01                   13116 	.db	1
      0032E4 09                   13117 	.db	9
      0032E5 00 06                13118 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1962-Sstm8s_tim1$TIM1_ClearITPendingBit$1961
      0032E7 03                   13119 	.db	3
      0032E8 01                   13120 	.sleb128	1
      0032E9 01                   13121 	.db	1
      0032EA 09                   13122 	.db	9
      0032EB 00 01                13123 	.dw	1+Sstm8s_tim1$TIM1_ClearITPendingBit$1963-Sstm8s_tim1$TIM1_ClearITPendingBit$1962
      0032ED 00                   13124 	.db	0
      0032EE 01                   13125 	.uleb128	1
      0032EF 01                   13126 	.db	1
      0032F0 00                   13127 	.db	0
      0032F1 05                   13128 	.uleb128	5
      0032F2 02                   13129 	.db	2
      0032F3 00 00 B9 63          13130 	.dw	0,(Sstm8s_tim1$TI1_Config$1965)
      0032F7 03                   13131 	.db	3
      0032F8 FD 10                13132 	.sleb128	2173
      0032FA 01                   13133 	.db	1
      0032FB 09                   13134 	.db	9
      0032FC 00 01                13135 	.dw	Sstm8s_tim1$TI1_Config$1968-Sstm8s_tim1$TI1_Config$1965
      0032FE 03                   13136 	.db	3
      0032FF 05                   13137 	.sleb128	5
      003300 01                   13138 	.db	1
      003301 09                   13139 	.db	9
      003302 00 08                13140 	.dw	Sstm8s_tim1$TI1_Config$1969-Sstm8s_tim1$TI1_Config$1968
      003304 03                   13141 	.db	3
      003305 03                   13142 	.sleb128	3
      003306 01                   13143 	.db	1
      003307 09                   13144 	.db	9
      003308 00 07                13145 	.dw	Sstm8s_tim1$TI1_Config$1970-Sstm8s_tim1$TI1_Config$1969
      00330A 03                   13146 	.db	3
      00330B 01                   13147 	.sleb128	1
      00330C 01                   13148 	.db	1
      00330D 09                   13149 	.db	9
      00330E 00 0C                13150 	.dw	Sstm8s_tim1$TI1_Config$1971-Sstm8s_tim1$TI1_Config$1970
      003310 03                   13151 	.db	3
      003311 7C                   13152 	.sleb128	-4
      003312 01                   13153 	.db	1
      003313 09                   13154 	.db	9
      003314 00 03                13155 	.dw	Sstm8s_tim1$TI1_Config$1972-Sstm8s_tim1$TI1_Config$1971
      003316 03                   13156 	.db	3
      003317 07                   13157 	.sleb128	7
      003318 01                   13158 	.db	1
      003319 09                   13159 	.db	9
      00331A 00 07                13160 	.dw	Sstm8s_tim1$TI1_Config$1974-Sstm8s_tim1$TI1_Config$1972
      00331C 03                   13161 	.db	3
      00331D 02                   13162 	.sleb128	2
      00331E 01                   13163 	.db	1
      00331F 09                   13164 	.db	9
      003320 00 08                13165 	.dw	Sstm8s_tim1$TI1_Config$1977-Sstm8s_tim1$TI1_Config$1974
      003322 03                   13166 	.db	3
      003323 04                   13167 	.sleb128	4
      003324 01                   13168 	.db	1
      003325 09                   13169 	.db	9
      003326 00 05                13170 	.dw	Sstm8s_tim1$TI1_Config$1979-Sstm8s_tim1$TI1_Config$1977
      003328 03                   13171 	.db	3
      003329 04                   13172 	.sleb128	4
      00332A 01                   13173 	.db	1
      00332B 09                   13174 	.db	9
      00332C 00 08                13175 	.dw	Sstm8s_tim1$TI1_Config$1980-Sstm8s_tim1$TI1_Config$1979
      00332E 03                   13176 	.db	3
      00332F 01                   13177 	.sleb128	1
      003330 01                   13178 	.db	1
      003331 09                   13179 	.db	9
      003332 00 02                13180 	.dw	1+Sstm8s_tim1$TI1_Config$1982-Sstm8s_tim1$TI1_Config$1980
      003334 00                   13181 	.db	0
      003335 01                   13182 	.uleb128	1
      003336 01                   13183 	.db	1
      003337 00                   13184 	.db	0
      003338 05                   13185 	.uleb128	5
      003339 02                   13186 	.db	2
      00333A 00 00 B9 A0          13187 	.dw	0,(Sstm8s_tim1$TI2_Config$1984)
      00333E 03                   13188 	.db	3
      00333F A6 11                13189 	.sleb128	2214
      003341 01                   13190 	.db	1
      003342 09                   13191 	.db	9
      003343 00 01                13192 	.dw	Sstm8s_tim1$TI2_Config$1987-Sstm8s_tim1$TI2_Config$1984
      003345 03                   13193 	.db	3
      003346 05                   13194 	.sleb128	5
      003347 01                   13195 	.db	1
      003348 09                   13196 	.db	9
      003349 00 08                13197 	.dw	Sstm8s_tim1$TI2_Config$1988-Sstm8s_tim1$TI2_Config$1987
      00334B 03                   13198 	.db	3
      00334C 03                   13199 	.sleb128	3
      00334D 01                   13200 	.db	1
      00334E 09                   13201 	.db	9
      00334F 00 07                13202 	.dw	Sstm8s_tim1$TI2_Config$1989-Sstm8s_tim1$TI2_Config$1988
      003351 03                   13203 	.db	3
      003352 01                   13204 	.sleb128	1
      003353 01                   13205 	.db	1
      003354 09                   13206 	.db	9
      003355 00 0C                13207 	.dw	Sstm8s_tim1$TI2_Config$1990-Sstm8s_tim1$TI2_Config$1989
      003357 03                   13208 	.db	3
      003358 7C                   13209 	.sleb128	-4
      003359 01                   13210 	.db	1
      00335A 09                   13211 	.db	9
      00335B 00 03                13212 	.dw	Sstm8s_tim1$TI2_Config$1991-Sstm8s_tim1$TI2_Config$1990
      00335D 03                   13213 	.db	3
      00335E 06                   13214 	.sleb128	6
      00335F 01                   13215 	.db	1
      003360 09                   13216 	.db	9
      003361 00 07                13217 	.dw	Sstm8s_tim1$TI2_Config$1993-Sstm8s_tim1$TI2_Config$1991
      003363 03                   13218 	.db	3
      003364 02                   13219 	.sleb128	2
      003365 01                   13220 	.db	1
      003366 09                   13221 	.db	9
      003367 00 08                13222 	.dw	Sstm8s_tim1$TI2_Config$1996-Sstm8s_tim1$TI2_Config$1993
      003369 03                   13223 	.db	3
      00336A 04                   13224 	.sleb128	4
      00336B 01                   13225 	.db	1
      00336C 09                   13226 	.db	9
      00336D 00 05                13227 	.dw	Sstm8s_tim1$TI2_Config$1998-Sstm8s_tim1$TI2_Config$1996
      00336F 03                   13228 	.db	3
      003370 03                   13229 	.sleb128	3
      003371 01                   13230 	.db	1
      003372 09                   13231 	.db	9
      003373 00 08                13232 	.dw	Sstm8s_tim1$TI2_Config$1999-Sstm8s_tim1$TI2_Config$1998
      003375 03                   13233 	.db	3
      003376 01                   13234 	.sleb128	1
      003377 01                   13235 	.db	1
      003378 09                   13236 	.db	9
      003379 00 02                13237 	.dw	1+Sstm8s_tim1$TI2_Config$2001-Sstm8s_tim1$TI2_Config$1999
      00337B 00                   13238 	.db	0
      00337C 01                   13239 	.uleb128	1
      00337D 01                   13240 	.db	1
      00337E 00                   13241 	.db	0
      00337F 05                   13242 	.uleb128	5
      003380 02                   13243 	.db	2
      003381 00 00 B9 DD          13244 	.dw	0,(Sstm8s_tim1$TI3_Config$2003)
      003385 03                   13245 	.db	3
      003386 CD 11                13246 	.sleb128	2253
      003388 01                   13247 	.db	1
      003389 09                   13248 	.db	9
      00338A 00 01                13249 	.dw	Sstm8s_tim1$TI3_Config$2006-Sstm8s_tim1$TI3_Config$2003
      00338C 03                   13250 	.db	3
      00338D 05                   13251 	.sleb128	5
      00338E 01                   13252 	.db	1
      00338F 09                   13253 	.db	9
      003390 00 08                13254 	.dw	Sstm8s_tim1$TI3_Config$2007-Sstm8s_tim1$TI3_Config$2006
      003392 03                   13255 	.db	3
      003393 03                   13256 	.sleb128	3
      003394 01                   13257 	.db	1
      003395 09                   13258 	.db	9
      003396 00 07                13259 	.dw	Sstm8s_tim1$TI3_Config$2008-Sstm8s_tim1$TI3_Config$2007
      003398 03                   13260 	.db	3
      003399 01                   13261 	.sleb128	1
      00339A 01                   13262 	.db	1
      00339B 09                   13263 	.db	9
      00339C 00 0C                13264 	.dw	Sstm8s_tim1$TI3_Config$2009-Sstm8s_tim1$TI3_Config$2008
      00339E 03                   13265 	.db	3
      00339F 7C                   13266 	.sleb128	-4
      0033A0 01                   13267 	.db	1
      0033A1 09                   13268 	.db	9
      0033A2 00 03                13269 	.dw	Sstm8s_tim1$TI3_Config$2010-Sstm8s_tim1$TI3_Config$2009
      0033A4 03                   13270 	.db	3
      0033A5 07                   13271 	.sleb128	7
      0033A6 01                   13272 	.db	1
      0033A7 09                   13273 	.db	9
      0033A8 00 07                13274 	.dw	Sstm8s_tim1$TI3_Config$2012-Sstm8s_tim1$TI3_Config$2010
      0033AA 03                   13275 	.db	3
      0033AB 02                   13276 	.sleb128	2
      0033AC 01                   13277 	.db	1
      0033AD 09                   13278 	.db	9
      0033AE 00 08                13279 	.dw	Sstm8s_tim1$TI3_Config$2015-Sstm8s_tim1$TI3_Config$2012
      0033B0 03                   13280 	.db	3
      0033B1 04                   13281 	.sleb128	4
      0033B2 01                   13282 	.db	1
      0033B3 09                   13283 	.db	9
      0033B4 00 05                13284 	.dw	Sstm8s_tim1$TI3_Config$2017-Sstm8s_tim1$TI3_Config$2015
      0033B6 03                   13285 	.db	3
      0033B7 03                   13286 	.sleb128	3
      0033B8 01                   13287 	.db	1
      0033B9 09                   13288 	.db	9
      0033BA 00 08                13289 	.dw	Sstm8s_tim1$TI3_Config$2018-Sstm8s_tim1$TI3_Config$2017
      0033BC 03                   13290 	.db	3
      0033BD 01                   13291 	.sleb128	1
      0033BE 01                   13292 	.db	1
      0033BF 09                   13293 	.db	9
      0033C0 00 02                13294 	.dw	1+Sstm8s_tim1$TI3_Config$2020-Sstm8s_tim1$TI3_Config$2018
      0033C2 00                   13295 	.db	0
      0033C3 01                   13296 	.uleb128	1
      0033C4 01                   13297 	.db	1
      0033C5 00                   13298 	.db	0
      0033C6 05                   13299 	.uleb128	5
      0033C7 02                   13300 	.db	2
      0033C8 00 00 BA 1A          13301 	.dw	0,(Sstm8s_tim1$TI4_Config$2022)
      0033CC 03                   13302 	.db	3
      0033CD F5 11                13303 	.sleb128	2293
      0033CF 01                   13304 	.db	1
      0033D0 09                   13305 	.db	9
      0033D1 00 01                13306 	.dw	Sstm8s_tim1$TI4_Config$2025-Sstm8s_tim1$TI4_Config$2022
      0033D3 03                   13307 	.db	3
      0033D4 05                   13308 	.sleb128	5
      0033D5 01                   13309 	.db	1
      0033D6 09                   13310 	.db	9
      0033D7 00 08                13311 	.dw	Sstm8s_tim1$TI4_Config$2026-Sstm8s_tim1$TI4_Config$2025
      0033D9 03                   13312 	.db	3
      0033DA 03                   13313 	.sleb128	3
      0033DB 01                   13314 	.db	1
      0033DC 09                   13315 	.db	9
      0033DD 00 07                13316 	.dw	Sstm8s_tim1$TI4_Config$2027-Sstm8s_tim1$TI4_Config$2026
      0033DF 03                   13317 	.db	3
      0033E0 01                   13318 	.sleb128	1
      0033E1 01                   13319 	.db	1
      0033E2 09                   13320 	.db	9
      0033E3 00 0C                13321 	.dw	Sstm8s_tim1$TI4_Config$2028-Sstm8s_tim1$TI4_Config$2027
      0033E5 03                   13322 	.db	3
      0033E6 7C                   13323 	.sleb128	-4
      0033E7 01                   13324 	.db	1
      0033E8 09                   13325 	.db	9
      0033E9 00 03                13326 	.dw	Sstm8s_tim1$TI4_Config$2029-Sstm8s_tim1$TI4_Config$2028
      0033EB 03                   13327 	.db	3
      0033EC 07                   13328 	.sleb128	7
      0033ED 01                   13329 	.db	1
      0033EE 09                   13330 	.db	9
      0033EF 00 07                13331 	.dw	Sstm8s_tim1$TI4_Config$2031-Sstm8s_tim1$TI4_Config$2029
      0033F1 03                   13332 	.db	3
      0033F2 02                   13333 	.sleb128	2
      0033F3 01                   13334 	.db	1
      0033F4 09                   13335 	.db	9
      0033F5 00 08                13336 	.dw	Sstm8s_tim1$TI4_Config$2034-Sstm8s_tim1$TI4_Config$2031
      0033F7 03                   13337 	.db	3
      0033F8 04                   13338 	.sleb128	4
      0033F9 01                   13339 	.db	1
      0033FA 09                   13340 	.db	9
      0033FB 00 05                13341 	.dw	Sstm8s_tim1$TI4_Config$2036-Sstm8s_tim1$TI4_Config$2034
      0033FD 03                   13342 	.db	3
      0033FE 04                   13343 	.sleb128	4
      0033FF 01                   13344 	.db	1
      003400 09                   13345 	.db	9
      003401 00 08                13346 	.dw	Sstm8s_tim1$TI4_Config$2037-Sstm8s_tim1$TI4_Config$2036
      003403 03                   13347 	.db	3
      003404 01                   13348 	.sleb128	1
      003405 01                   13349 	.db	1
      003406 09                   13350 	.db	9
      003407 00 02                13351 	.dw	1+Sstm8s_tim1$TI4_Config$2039-Sstm8s_tim1$TI4_Config$2037
      003409 00                   13352 	.db	0
      00340A 01                   13353 	.uleb128	1
      00340B 01                   13354 	.db	1
      00340C                      13355 Ldebug_line_end:
                                  13356 
                                  13357 	.area .debug_loc (NOLOAD)
      003EC8                      13358 Ldebug_loc_start:
      003EC8 00 00 BA 56          13359 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      003ECC 00 00 BA 57          13360 	.dw	0,(Sstm8s_tim1$TI4_Config$2040)
      003ED0 00 02                13361 	.dw	2
      003ED2 78                   13362 	.db	120
      003ED3 01                   13363 	.sleb128	1
      003ED4 00 00 BA 1B          13364 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      003ED8 00 00 BA 56          13365 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      003EDC 00 02                13366 	.dw	2
      003EDE 78                   13367 	.db	120
      003EDF 02                   13368 	.sleb128	2
      003EE0 00 00 BA 1A          13369 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      003EE4 00 00 BA 1B          13370 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      003EE8 00 02                13371 	.dw	2
      003EEA 78                   13372 	.db	120
      003EEB 01                   13373 	.sleb128	1
      003EEC 00 00 00 00          13374 	.dw	0,0
      003EF0 00 00 00 00          13375 	.dw	0,0
      003EF4 00 00 BA 19          13376 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      003EF8 00 00 BA 1A          13377 	.dw	0,(Sstm8s_tim1$TI3_Config$2021)
      003EFC 00 02                13378 	.dw	2
      003EFE 78                   13379 	.db	120
      003EFF 01                   13380 	.sleb128	1
      003F00 00 00 B9 DE          13381 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      003F04 00 00 BA 19          13382 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      003F08 00 02                13383 	.dw	2
      003F0A 78                   13384 	.db	120
      003F0B 02                   13385 	.sleb128	2
      003F0C 00 00 B9 DD          13386 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      003F10 00 00 B9 DE          13387 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      003F14 00 02                13388 	.dw	2
      003F16 78                   13389 	.db	120
      003F17 01                   13390 	.sleb128	1
      003F18 00 00 00 00          13391 	.dw	0,0
      003F1C 00 00 00 00          13392 	.dw	0,0
      003F20 00 00 B9 DC          13393 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      003F24 00 00 B9 DD          13394 	.dw	0,(Sstm8s_tim1$TI2_Config$2002)
      003F28 00 02                13395 	.dw	2
      003F2A 78                   13396 	.db	120
      003F2B 01                   13397 	.sleb128	1
      003F2C 00 00 B9 A1          13398 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      003F30 00 00 B9 DC          13399 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      003F34 00 02                13400 	.dw	2
      003F36 78                   13401 	.db	120
      003F37 02                   13402 	.sleb128	2
      003F38 00 00 B9 A0          13403 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      003F3C 00 00 B9 A1          13404 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      003F40 00 02                13405 	.dw	2
      003F42 78                   13406 	.db	120
      003F43 01                   13407 	.sleb128	1
      003F44 00 00 00 00          13408 	.dw	0,0
      003F48 00 00 00 00          13409 	.dw	0,0
      003F4C 00 00 B9 9F          13410 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      003F50 00 00 B9 A0          13411 	.dw	0,(Sstm8s_tim1$TI1_Config$1983)
      003F54 00 02                13412 	.dw	2
      003F56 78                   13413 	.db	120
      003F57 01                   13414 	.sleb128	1
      003F58 00 00 B9 64          13415 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      003F5C 00 00 B9 9F          13416 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      003F60 00 02                13417 	.dw	2
      003F62 78                   13418 	.db	120
      003F63 02                   13419 	.sleb128	2
      003F64 00 00 B9 63          13420 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      003F68 00 00 B9 64          13421 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      003F6C 00 02                13422 	.dw	2
      003F6E 78                   13423 	.db	120
      003F6F 01                   13424 	.sleb128	1
      003F70 00 00 00 00          13425 	.dw	0,0
      003F74 00 00 00 00          13426 	.dw	0,0
      003F78 00 00 B9 5C          13427 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      003F7C 00 00 B9 63          13428 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1964)
      003F80 00 02                13429 	.dw	2
      003F82 78                   13430 	.db	120
      003F83 01                   13431 	.sleb128	1
      003F84 00 00 B9 57          13432 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      003F88 00 00 B9 5C          13433 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      003F8C 00 02                13434 	.dw	2
      003F8E 78                   13435 	.db	120
      003F8F 07                   13436 	.sleb128	7
      003F90 00 00 B9 55          13437 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      003F94 00 00 B9 57          13438 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      003F98 00 02                13439 	.dw	2
      003F9A 78                   13440 	.db	120
      003F9B 06                   13441 	.sleb128	6
      003F9C 00 00 B9 53          13442 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      003FA0 00 00 B9 55          13443 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      003FA4 00 02                13444 	.dw	2
      003FA6 78                   13445 	.db	120
      003FA7 05                   13446 	.sleb128	5
      003FA8 00 00 B9 51          13447 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      003FAC 00 00 B9 53          13448 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      003FB0 00 02                13449 	.dw	2
      003FB2 78                   13450 	.db	120
      003FB3 03                   13451 	.sleb128	3
      003FB4 00 00 B9 4F          13452 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      003FB8 00 00 B9 51          13453 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      003FBC 00 02                13454 	.dw	2
      003FBE 78                   13455 	.db	120
      003FBF 02                   13456 	.sleb128	2
      003FC0 00 00 B9 46          13457 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      003FC4 00 00 B9 4F          13458 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      003FC8 00 02                13459 	.dw	2
      003FCA 78                   13460 	.db	120
      003FCB 01                   13461 	.sleb128	1
      003FCC 00 00 00 00          13462 	.dw	0,0
      003FD0 00 00 00 00          13463 	.dw	0,0
      003FD4 00 00 B9 45          13464 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      003FD8 00 00 B9 46          13465 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1951)
      003FDC 00 02                13466 	.dw	2
      003FDE 78                   13467 	.db	120
      003FDF 01                   13468 	.sleb128	1
      003FE0 00 00 B9 24          13469 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      003FE4 00 00 B9 45          13470 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      003FE8 00 02                13471 	.dw	2
      003FEA 78                   13472 	.db	120
      003FEB 02                   13473 	.sleb128	2
      003FEC 00 00 B9 1F          13474 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      003FF0 00 00 B9 24          13475 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      003FF4 00 02                13476 	.dw	2
      003FF6 78                   13477 	.db	120
      003FF7 08                   13478 	.sleb128	8
      003FF8 00 00 B9 1D          13479 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      003FFC 00 00 B9 1F          13480 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      004000 00 02                13481 	.dw	2
      004002 78                   13482 	.db	120
      004003 07                   13483 	.sleb128	7
      004004 00 00 B9 1B          13484 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      004008 00 00 B9 1D          13485 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      00400C 00 02                13486 	.dw	2
      00400E 78                   13487 	.db	120
      00400F 06                   13488 	.sleb128	6
      004010 00 00 B9 19          13489 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      004014 00 00 B9 1B          13490 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      004018 00 02                13491 	.dw	2
      00401A 78                   13492 	.db	120
      00401B 04                   13493 	.sleb128	4
      00401C 00 00 B9 17          13494 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      004020 00 00 B9 19          13495 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      004024 00 02                13496 	.dw	2
      004026 78                   13497 	.db	120
      004027 03                   13498 	.sleb128	3
      004028 00 00 B9 15          13499 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      00402C 00 00 B9 17          13500 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      004030 00 02                13501 	.dw	2
      004032 78                   13502 	.db	120
      004033 02                   13503 	.sleb128	2
      004034 00 00 B9 0C          13504 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      004038 00 00 B9 15          13505 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      00403C 00 02                13506 	.dw	2
      00403E 78                   13507 	.db	120
      00403F 02                   13508 	.sleb128	2
      004040 00 00 B9 03          13509 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      004044 00 00 B9 0C          13510 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      004048 00 02                13511 	.dw	2
      00404A 78                   13512 	.db	120
      00404B 02                   13513 	.sleb128	2
      00404C 00 00 B8 FA          13514 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      004050 00 00 B9 03          13515 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      004054 00 02                13516 	.dw	2
      004056 78                   13517 	.db	120
      004057 02                   13518 	.sleb128	2
      004058 00 00 B8 F1          13519 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      00405C 00 00 B8 FA          13520 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      004060 00 02                13521 	.dw	2
      004062 78                   13522 	.db	120
      004063 02                   13523 	.sleb128	2
      004064 00 00 B8 E8          13524 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      004068 00 00 B8 F1          13525 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      00406C 00 02                13526 	.dw	2
      00406E 78                   13527 	.db	120
      00406F 02                   13528 	.sleb128	2
      004070 00 00 B8 DF          13529 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      004074 00 00 B8 E8          13530 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      004078 00 02                13531 	.dw	2
      00407A 78                   13532 	.db	120
      00407B 02                   13533 	.sleb128	2
      00407C 00 00 B8 D6          13534 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      004080 00 00 B8 DF          13535 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      004084 00 02                13536 	.dw	2
      004086 78                   13537 	.db	120
      004087 02                   13538 	.sleb128	2
      004088 00 00 B8 CE          13539 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      00408C 00 00 B8 D6          13540 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      004090 00 02                13541 	.dw	2
      004092 78                   13542 	.db	120
      004093 02                   13543 	.sleb128	2
      004094 00 00 B8 CD          13544 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      004098 00 00 B8 CE          13545 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      00409C 00 02                13546 	.dw	2
      00409E 78                   13547 	.db	120
      00409F 01                   13548 	.sleb128	1
      0040A0 00 00 00 00          13549 	.dw	0,0
      0040A4 00 00 00 00          13550 	.dw	0,0
      0040A8 00 00 B8 CC          13551 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0040AC 00 00 B8 CD          13552 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1919)
      0040B0 00 02                13553 	.dw	2
      0040B2 78                   13554 	.db	120
      0040B3 01                   13555 	.sleb128	1
      0040B4 00 00 B8 BC          13556 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0040B8 00 00 B8 CC          13557 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0040BC 00 02                13558 	.dw	2
      0040BE 78                   13559 	.db	120
      0040BF 03                   13560 	.sleb128	3
      0040C0 00 00 B8 B7          13561 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0040C4 00 00 B8 BC          13562 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0040C8 00 02                13563 	.dw	2
      0040CA 78                   13564 	.db	120
      0040CB 09                   13565 	.sleb128	9
      0040CC 00 00 B8 B5          13566 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      0040D0 00 00 B8 B7          13567 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0040D4 00 02                13568 	.dw	2
      0040D6 78                   13569 	.db	120
      0040D7 08                   13570 	.sleb128	8
      0040D8 00 00 B8 B3          13571 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      0040DC 00 00 B8 B5          13572 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      0040E0 00 02                13573 	.dw	2
      0040E2 78                   13574 	.db	120
      0040E3 07                   13575 	.sleb128	7
      0040E4 00 00 B8 B1          13576 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      0040E8 00 00 B8 B3          13577 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      0040EC 00 02                13578 	.dw	2
      0040EE 78                   13579 	.db	120
      0040EF 05                   13580 	.sleb128	5
      0040F0 00 00 B8 AF          13581 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      0040F4 00 00 B8 B1          13582 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      0040F8 00 02                13583 	.dw	2
      0040FA 78                   13584 	.db	120
      0040FB 04                   13585 	.sleb128	4
      0040FC 00 00 B8 99          13586 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      004100 00 00 B8 AF          13587 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      004104 00 02                13588 	.dw	2
      004106 78                   13589 	.db	120
      004107 03                   13590 	.sleb128	3
      004108 00 00 B8 98          13591 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      00410C 00 00 B8 99          13592 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      004110 00 02                13593 	.dw	2
      004112 78                   13594 	.db	120
      004113 01                   13595 	.sleb128	1
      004114 00 00 00 00          13596 	.dw	0,0
      004118 00 00 00 00          13597 	.dw	0,0
      00411C 00 00 B8 97          13598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      004120 00 00 B8 98          13599 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1903)
      004124 00 02                13600 	.dw	2
      004126 78                   13601 	.db	120
      004127 01                   13602 	.sleb128	1
      004128 00 00 B8 87          13603 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      00412C 00 00 B8 97          13604 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      004130 00 02                13605 	.dw	2
      004132 78                   13606 	.db	120
      004133 02                   13607 	.sleb128	2
      004134 00 00 B8 84          13608 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      004138 00 00 B8 87          13609 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      00413C 00 02                13610 	.dw	2
      00413E 78                   13611 	.db	120
      00413F 04                   13612 	.sleb128	4
      004140 00 00 B8 74          13613 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      004144 00 00 B8 84          13614 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      004148 00 02                13615 	.dw	2
      00414A 78                   13616 	.db	120
      00414B 02                   13617 	.sleb128	2
      00414C 00 00 B8 73          13618 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      004150 00 00 B8 74          13619 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      004154 00 02                13620 	.dw	2
      004156 78                   13621 	.db	120
      004157 04                   13622 	.sleb128	4
      004158 00 00 B8 6E          13623 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      00415C 00 00 B8 73          13624 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      004160 00 02                13625 	.dw	2
      004162 78                   13626 	.db	120
      004163 0A                   13627 	.sleb128	10
      004164 00 00 B8 6C          13628 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      004168 00 00 B8 6E          13629 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      00416C 00 02                13630 	.dw	2
      00416E 78                   13631 	.db	120
      00416F 09                   13632 	.sleb128	9
      004170 00 00 B8 6A          13633 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      004174 00 00 B8 6C          13634 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      004178 00 02                13635 	.dw	2
      00417A 78                   13636 	.db	120
      00417B 08                   13637 	.sleb128	8
      00417C 00 00 B8 68          13638 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      004180 00 00 B8 6A          13639 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      004184 00 02                13640 	.dw	2
      004186 78                   13641 	.db	120
      004187 07                   13642 	.sleb128	7
      004188 00 00 B8 66          13643 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      00418C 00 00 B8 68          13644 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      004190 00 02                13645 	.dw	2
      004192 78                   13646 	.db	120
      004193 06                   13647 	.sleb128	6
      004194 00 00 B8 64          13648 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      004198 00 00 B8 66          13649 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      00419C 00 02                13650 	.dw	2
      00419E 78                   13651 	.db	120
      00419F 05                   13652 	.sleb128	5
      0041A0 00 00 B8 62          13653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0041A4 00 00 B8 64          13654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0041A8 00 02                13655 	.dw	2
      0041AA 78                   13656 	.db	120
      0041AB 04                   13657 	.sleb128	4
      0041AC 00 00 B8 61          13658 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0041B0 00 00 B8 62          13659 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0041B4 00 02                13660 	.dw	2
      0041B6 78                   13661 	.db	120
      0041B7 02                   13662 	.sleb128	2
      0041B8 00 00 B8 59          13663 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0041BC 00 00 B8 61          13664 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0041C0 00 02                13665 	.dw	2
      0041C2 78                   13666 	.db	120
      0041C3 02                   13667 	.sleb128	2
      0041C4 00 00 B8 51          13668 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      0041C8 00 00 B8 59          13669 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0041CC 00 02                13670 	.dw	2
      0041CE 78                   13671 	.db	120
      0041CF 02                   13672 	.sleb128	2
      0041D0 00 00 B8 49          13673 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      0041D4 00 00 B8 51          13674 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      0041D8 00 02                13675 	.dw	2
      0041DA 78                   13676 	.db	120
      0041DB 02                   13677 	.sleb128	2
      0041DC 00 00 B8 41          13678 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      0041E0 00 00 B8 49          13679 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      0041E4 00 02                13680 	.dw	2
      0041E6 78                   13681 	.db	120
      0041E7 02                   13682 	.sleb128	2
      0041E8 00 00 B8 39          13683 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      0041EC 00 00 B8 41          13684 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      0041F0 00 02                13685 	.dw	2
      0041F2 78                   13686 	.db	120
      0041F3 02                   13687 	.sleb128	2
      0041F4 00 00 B8 31          13688 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      0041F8 00 00 B8 39          13689 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      0041FC 00 02                13690 	.dw	2
      0041FE 78                   13691 	.db	120
      0041FF 02                   13692 	.sleb128	2
      004200 00 00 B8 29          13693 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      004204 00 00 B8 31          13694 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      004208 00 02                13695 	.dw	2
      00420A 78                   13696 	.db	120
      00420B 02                   13697 	.sleb128	2
      00420C 00 00 B8 21          13698 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      004210 00 00 B8 29          13699 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      004214 00 02                13700 	.dw	2
      004216 78                   13701 	.db	120
      004217 02                   13702 	.sleb128	2
      004218 00 00 B8 19          13703 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      00421C 00 00 B8 21          13704 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      004220 00 02                13705 	.dw	2
      004222 78                   13706 	.db	120
      004223 02                   13707 	.sleb128	2
      004224 00 00 B8 11          13708 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      004228 00 00 B8 19          13709 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      00422C 00 02                13710 	.dw	2
      00422E 78                   13711 	.db	120
      00422F 02                   13712 	.sleb128	2
      004230 00 00 B8 09          13713 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      004234 00 00 B8 11          13714 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      004238 00 02                13715 	.dw	2
      00423A 78                   13716 	.db	120
      00423B 02                   13717 	.sleb128	2
      00423C 00 00 B7 FF          13718 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      004240 00 00 B8 09          13719 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      004244 00 02                13720 	.dw	2
      004246 78                   13721 	.db	120
      004247 02                   13722 	.sleb128	2
      004248 00 00 B7 FE          13723 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      00424C 00 00 B7 FF          13724 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      004250 00 02                13725 	.dw	2
      004252 78                   13726 	.db	120
      004253 01                   13727 	.sleb128	1
      004254 00 00 00 00          13728 	.dw	0,0
      004258 00 00 00 00          13729 	.dw	0,0
      00425C 00 00 B7 FD          13730 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      004260 00 00 B7 FE          13731 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1862)
      004264 00 02                13732 	.dw	2
      004266 78                   13733 	.db	120
      004267 01                   13734 	.sleb128	1
      004268 00 00 B7 E7          13735 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      00426C 00 00 B7 FD          13736 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      004270 00 02                13737 	.dw	2
      004272 78                   13738 	.db	120
      004273 05                   13739 	.sleb128	5
      004274 00 00 B7 E5          13740 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      004278 00 00 B7 E7          13741 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      00427C 00 02                13742 	.dw	2
      00427E 78                   13743 	.db	120
      00427F 01                   13744 	.sleb128	1
      004280 00 00 00 00          13745 	.dw	0,0
      004284 00 00 00 00          13746 	.dw	0,0
      004288 00 00 B7 E4          13747 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      00428C 00 00 B7 E5          13748 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1853)
      004290 00 02                13749 	.dw	2
      004292 78                   13750 	.db	120
      004293 01                   13751 	.sleb128	1
      004294 00 00 B7 CE          13752 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      004298 00 00 B7 E4          13753 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      00429C 00 02                13754 	.dw	2
      00429E 78                   13755 	.db	120
      00429F 05                   13756 	.sleb128	5
      0042A0 00 00 B7 CC          13757 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      0042A4 00 00 B7 CE          13758 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      0042A8 00 02                13759 	.dw	2
      0042AA 78                   13760 	.db	120
      0042AB 01                   13761 	.sleb128	1
      0042AC 00 00 00 00          13762 	.dw	0,0
      0042B0 00 00 00 00          13763 	.dw	0,0
      0042B4 00 00 B7 CB          13764 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      0042B8 00 00 B7 CC          13765 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1844)
      0042BC 00 02                13766 	.dw	2
      0042BE 78                   13767 	.db	120
      0042BF 01                   13768 	.sleb128	1
      0042C0 00 00 B7 C4          13769 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      0042C4 00 00 B7 CB          13770 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      0042C8 00 02                13771 	.dw	2
      0042CA 78                   13772 	.db	120
      0042CB 03                   13773 	.sleb128	3
      0042CC 00 00 B7 C1          13774 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      0042D0 00 00 B7 C4          13775 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      0042D4 00 02                13776 	.dw	2
      0042D6 78                   13777 	.db	120
      0042D7 05                   13778 	.sleb128	5
      0042D8 00 00 B7 B3          13779 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      0042DC 00 00 B7 C1          13780 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      0042E0 00 02                13781 	.dw	2
      0042E2 78                   13782 	.db	120
      0042E3 03                   13783 	.sleb128	3
      0042E4 00 00 B7 B2          13784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      0042E8 00 00 B7 B3          13785 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      0042EC 00 02                13786 	.dw	2
      0042EE 78                   13787 	.db	120
      0042EF 01                   13788 	.sleb128	1
      0042F0 00 00 00 00          13789 	.dw	0,0
      0042F4 00 00 00 00          13790 	.dw	0,0
      0042F8 00 00 B7 B1          13791 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      0042FC 00 00 B7 B2          13792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1830)
      004300 00 02                13793 	.dw	2
      004302 78                   13794 	.db	120
      004303 01                   13795 	.sleb128	1
      004304 00 00 B7 AA          13796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      004308 00 00 B7 B1          13797 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      00430C 00 02                13798 	.dw	2
      00430E 78                   13799 	.db	120
      00430F 03                   13800 	.sleb128	3
      004310 00 00 B7 A7          13801 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      004314 00 00 B7 AA          13802 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      004318 00 02                13803 	.dw	2
      00431A 78                   13804 	.db	120
      00431B 05                   13805 	.sleb128	5
      00431C 00 00 B7 99          13806 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      004320 00 00 B7 A7          13807 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      004324 00 02                13808 	.dw	2
      004326 78                   13809 	.db	120
      004327 03                   13810 	.sleb128	3
      004328 00 00 B7 98          13811 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      00432C 00 00 B7 99          13812 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      004330 00 02                13813 	.dw	2
      004332 78                   13814 	.db	120
      004333 01                   13815 	.sleb128	1
      004334 00 00 00 00          13816 	.dw	0,0
      004338 00 00 00 00          13817 	.dw	0,0
      00433C 00 00 B7 97          13818 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      004340 00 00 B7 98          13819 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1816)
      004344 00 02                13820 	.dw	2
      004346 78                   13821 	.db	120
      004347 01                   13822 	.sleb128	1
      004348 00 00 B7 90          13823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      00434C 00 00 B7 97          13824 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      004350 00 02                13825 	.dw	2
      004352 78                   13826 	.db	120
      004353 03                   13827 	.sleb128	3
      004354 00 00 B7 8D          13828 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      004358 00 00 B7 90          13829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      00435C 00 02                13830 	.dw	2
      00435E 78                   13831 	.db	120
      00435F 05                   13832 	.sleb128	5
      004360 00 00 B7 7F          13833 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      004364 00 00 B7 8D          13834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      004368 00 02                13835 	.dw	2
      00436A 78                   13836 	.db	120
      00436B 03                   13837 	.sleb128	3
      00436C 00 00 B7 7E          13838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      004370 00 00 B7 7F          13839 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      004374 00 02                13840 	.dw	2
      004376 78                   13841 	.db	120
      004377 01                   13842 	.sleb128	1
      004378 00 00 00 00          13843 	.dw	0,0
      00437C 00 00 00 00          13844 	.dw	0,0
      004380 00 00 B7 7D          13845 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      004384 00 00 B7 7E          13846 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1802)
      004388 00 02                13847 	.dw	2
      00438A 78                   13848 	.db	120
      00438B 01                   13849 	.sleb128	1
      00438C 00 00 B7 76          13850 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      004390 00 00 B7 7D          13851 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      004394 00 02                13852 	.dw	2
      004396 78                   13853 	.db	120
      004397 03                   13854 	.sleb128	3
      004398 00 00 B7 73          13855 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      00439C 00 00 B7 76          13856 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      0043A0 00 02                13857 	.dw	2
      0043A2 78                   13858 	.db	120
      0043A3 05                   13859 	.sleb128	5
      0043A4 00 00 B7 65          13860 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      0043A8 00 00 B7 73          13861 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      0043AC 00 02                13862 	.dw	2
      0043AE 78                   13863 	.db	120
      0043AF 03                   13864 	.sleb128	3
      0043B0 00 00 B7 64          13865 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      0043B4 00 00 B7 65          13866 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      0043B8 00 02                13867 	.dw	2
      0043BA 78                   13868 	.db	120
      0043BB 01                   13869 	.sleb128	1
      0043BC 00 00 00 00          13870 	.dw	0,0
      0043C0 00 00 00 00          13871 	.dw	0,0
      0043C4 00 00 B7 59          13872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      0043C8 00 00 B7 64          13873 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1788)
      0043CC 00 02                13874 	.dw	2
      0043CE 78                   13875 	.db	120
      0043CF 01                   13876 	.sleb128	1
      0043D0 00 00 B7 54          13877 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      0043D4 00 00 B7 59          13878 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      0043D8 00 02                13879 	.dw	2
      0043DA 78                   13880 	.db	120
      0043DB 07                   13881 	.sleb128	7
      0043DC 00 00 B7 52          13882 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      0043E0 00 00 B7 54          13883 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      0043E4 00 02                13884 	.dw	2
      0043E6 78                   13885 	.db	120
      0043E7 06                   13886 	.sleb128	6
      0043E8 00 00 B7 50          13887 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      0043EC 00 00 B7 52          13888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      0043F0 00 02                13889 	.dw	2
      0043F2 78                   13890 	.db	120
      0043F3 05                   13891 	.sleb128	5
      0043F4 00 00 B7 4E          13892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      0043F8 00 00 B7 50          13893 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      0043FC 00 02                13894 	.dw	2
      0043FE 78                   13895 	.db	120
      0043FF 03                   13896 	.sleb128	3
      004400 00 00 B7 4C          13897 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      004404 00 00 B7 4E          13898 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      004408 00 02                13899 	.dw	2
      00440A 78                   13900 	.db	120
      00440B 02                   13901 	.sleb128	2
      00440C 00 00 B7 4A          13902 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      004410 00 00 B7 4C          13903 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      004414 00 02                13904 	.dw	2
      004416 78                   13905 	.db	120
      004417 01                   13906 	.sleb128	1
      004418 00 00 B7 41          13907 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      00441C 00 00 B7 4A          13908 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      004420 00 02                13909 	.dw	2
      004422 78                   13910 	.db	120
      004423 01                   13911 	.sleb128	1
      004424 00 00 B7 38          13912 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      004428 00 00 B7 41          13913 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      00442C 00 02                13914 	.dw	2
      00442E 78                   13915 	.db	120
      00442F 01                   13916 	.sleb128	1
      004430 00 00 B7 28          13917 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      004434 00 00 B7 38          13918 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      004438 00 02                13919 	.dw	2
      00443A 78                   13920 	.db	120
      00443B 01                   13921 	.sleb128	1
      00443C 00 00 00 00          13922 	.dw	0,0
      004440 00 00 00 00          13923 	.dw	0,0
      004444 00 00 B7 1D          13924 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      004448 00 00 B7 28          13925 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1771)
      00444C 00 02                13926 	.dw	2
      00444E 78                   13927 	.db	120
      00444F 01                   13928 	.sleb128	1
      004450 00 00 B7 18          13929 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      004454 00 00 B7 1D          13930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      004458 00 02                13931 	.dw	2
      00445A 78                   13932 	.db	120
      00445B 07                   13933 	.sleb128	7
      00445C 00 00 B7 16          13934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      004460 00 00 B7 18          13935 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      004464 00 02                13936 	.dw	2
      004466 78                   13937 	.db	120
      004467 06                   13938 	.sleb128	6
      004468 00 00 B7 14          13939 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      00446C 00 00 B7 16          13940 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      004470 00 02                13941 	.dw	2
      004472 78                   13942 	.db	120
      004473 05                   13943 	.sleb128	5
      004474 00 00 B7 12          13944 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      004478 00 00 B7 14          13945 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      00447C 00 02                13946 	.dw	2
      00447E 78                   13947 	.db	120
      00447F 03                   13948 	.sleb128	3
      004480 00 00 B7 10          13949 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      004484 00 00 B7 12          13950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      004488 00 02                13951 	.dw	2
      00448A 78                   13952 	.db	120
      00448B 02                   13953 	.sleb128	2
      00448C 00 00 B7 0E          13954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      004490 00 00 B7 10          13955 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      004494 00 02                13956 	.dw	2
      004496 78                   13957 	.db	120
      004497 01                   13958 	.sleb128	1
      004498 00 00 B7 05          13959 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      00449C 00 00 B7 0E          13960 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      0044A0 00 02                13961 	.dw	2
      0044A2 78                   13962 	.db	120
      0044A3 01                   13963 	.sleb128	1
      0044A4 00 00 B6 FC          13964 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      0044A8 00 00 B7 05          13965 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      0044AC 00 02                13966 	.dw	2
      0044AE 78                   13967 	.db	120
      0044AF 01                   13968 	.sleb128	1
      0044B0 00 00 B6 EC          13969 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      0044B4 00 00 B6 FC          13970 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      0044B8 00 02                13971 	.dw	2
      0044BA 78                   13972 	.db	120
      0044BB 01                   13973 	.sleb128	1
      0044BC 00 00 00 00          13974 	.dw	0,0
      0044C0 00 00 00 00          13975 	.dw	0,0
      0044C4 00 00 B6 E1          13976 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      0044C8 00 00 B6 EC          13977 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1754)
      0044CC 00 02                13978 	.dw	2
      0044CE 78                   13979 	.db	120
      0044CF 01                   13980 	.sleb128	1
      0044D0 00 00 B6 DC          13981 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      0044D4 00 00 B6 E1          13982 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      0044D8 00 02                13983 	.dw	2
      0044DA 78                   13984 	.db	120
      0044DB 07                   13985 	.sleb128	7
      0044DC 00 00 B6 DA          13986 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      0044E0 00 00 B6 DC          13987 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      0044E4 00 02                13988 	.dw	2
      0044E6 78                   13989 	.db	120
      0044E7 06                   13990 	.sleb128	6
      0044E8 00 00 B6 D8          13991 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      0044EC 00 00 B6 DA          13992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      0044F0 00 02                13993 	.dw	2
      0044F2 78                   13994 	.db	120
      0044F3 05                   13995 	.sleb128	5
      0044F4 00 00 B6 D6          13996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      0044F8 00 00 B6 D8          13997 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      0044FC 00 02                13998 	.dw	2
      0044FE 78                   13999 	.db	120
      0044FF 03                   14000 	.sleb128	3
      004500 00 00 B6 D4          14001 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      004504 00 00 B6 D6          14002 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      004508 00 02                14003 	.dw	2
      00450A 78                   14004 	.db	120
      00450B 02                   14005 	.sleb128	2
      00450C 00 00 B6 D2          14006 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      004510 00 00 B6 D4          14007 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      004514 00 02                14008 	.dw	2
      004516 78                   14009 	.db	120
      004517 01                   14010 	.sleb128	1
      004518 00 00 B6 C9          14011 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      00451C 00 00 B6 D2          14012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      004520 00 02                14013 	.dw	2
      004522 78                   14014 	.db	120
      004523 01                   14015 	.sleb128	1
      004524 00 00 B6 C0          14016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      004528 00 00 B6 C9          14017 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      00452C 00 02                14018 	.dw	2
      00452E 78                   14019 	.db	120
      00452F 01                   14020 	.sleb128	1
      004530 00 00 B6 B0          14021 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      004534 00 00 B6 C0          14022 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      004538 00 02                14023 	.dw	2
      00453A 78                   14024 	.db	120
      00453B 01                   14025 	.sleb128	1
      00453C 00 00 00 00          14026 	.dw	0,0
      004540 00 00 00 00          14027 	.dw	0,0
      004544 00 00 B6 A5          14028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      004548 00 00 B6 B0          14029 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1737)
      00454C 00 02                14030 	.dw	2
      00454E 78                   14031 	.db	120
      00454F 01                   14032 	.sleb128	1
      004550 00 00 B6 A0          14033 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      004554 00 00 B6 A5          14034 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      004558 00 02                14035 	.dw	2
      00455A 78                   14036 	.db	120
      00455B 07                   14037 	.sleb128	7
      00455C 00 00 B6 9E          14038 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      004560 00 00 B6 A0          14039 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      004564 00 02                14040 	.dw	2
      004566 78                   14041 	.db	120
      004567 06                   14042 	.sleb128	6
      004568 00 00 B6 9C          14043 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      00456C 00 00 B6 9E          14044 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      004570 00 02                14045 	.dw	2
      004572 78                   14046 	.db	120
      004573 05                   14047 	.sleb128	5
      004574 00 00 B6 9A          14048 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      004578 00 00 B6 9C          14049 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      00457C 00 02                14050 	.dw	2
      00457E 78                   14051 	.db	120
      00457F 03                   14052 	.sleb128	3
      004580 00 00 B6 98          14053 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      004584 00 00 B6 9A          14054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      004588 00 02                14055 	.dw	2
      00458A 78                   14056 	.db	120
      00458B 02                   14057 	.sleb128	2
      00458C 00 00 B6 96          14058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      004590 00 00 B6 98          14059 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      004594 00 02                14060 	.dw	2
      004596 78                   14061 	.db	120
      004597 01                   14062 	.sleb128	1
      004598 00 00 B6 8D          14063 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      00459C 00 00 B6 96          14064 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      0045A0 00 02                14065 	.dw	2
      0045A2 78                   14066 	.db	120
      0045A3 01                   14067 	.sleb128	1
      0045A4 00 00 B6 84          14068 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      0045A8 00 00 B6 8D          14069 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      0045AC 00 02                14070 	.dw	2
      0045AE 78                   14071 	.db	120
      0045AF 01                   14072 	.sleb128	1
      0045B0 00 00 B6 74          14073 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      0045B4 00 00 B6 84          14074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      0045B8 00 02                14075 	.dw	2
      0045BA 78                   14076 	.db	120
      0045BB 01                   14077 	.sleb128	1
      0045BC 00 00 00 00          14078 	.dw	0,0
      0045C0 00 00 00 00          14079 	.dw	0,0
      0045C4 00 00 B6 68          14080 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      0045C8 00 00 B6 74          14081 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1720)
      0045CC 00 02                14082 	.dw	2
      0045CE 78                   14083 	.db	120
      0045CF 01                   14084 	.sleb128	1
      0045D0 00 00 00 00          14085 	.dw	0,0
      0045D4 00 00 00 00          14086 	.dw	0,0
      0045D8 00 00 B6 5C          14087 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      0045DC 00 00 B6 68          14088 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1713)
      0045E0 00 02                14089 	.dw	2
      0045E2 78                   14090 	.db	120
      0045E3 01                   14091 	.sleb128	1
      0045E4 00 00 00 00          14092 	.dw	0,0
      0045E8 00 00 00 00          14093 	.dw	0,0
      0045EC 00 00 B6 50          14094 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      0045F0 00 00 B6 5C          14095 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1706)
      0045F4 00 02                14096 	.dw	2
      0045F6 78                   14097 	.db	120
      0045F7 01                   14098 	.sleb128	1
      0045F8 00 00 00 00          14099 	.dw	0,0
      0045FC 00 00 00 00          14100 	.dw	0,0
      004600 00 00 B6 44          14101 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      004604 00 00 B6 50          14102 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1699)
      004608 00 02                14103 	.dw	2
      00460A 78                   14104 	.db	120
      00460B 01                   14105 	.sleb128	1
      00460C 00 00 00 00          14106 	.dw	0,0
      004610 00 00 00 00          14107 	.dw	0,0
      004614 00 00 B6 38          14108 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      004618 00 00 B6 44          14109 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1692)
      00461C 00 02                14110 	.dw	2
      00461E 78                   14111 	.db	120
      00461F 01                   14112 	.sleb128	1
      004620 00 00 00 00          14113 	.dw	0,0
      004624 00 00 00 00          14114 	.dw	0,0
      004628 00 00 B6 2C          14115 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      00462C 00 00 B6 38          14116 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1685)
      004630 00 02                14117 	.dw	2
      004632 78                   14118 	.db	120
      004633 01                   14119 	.sleb128	1
      004634 00 00 00 00          14120 	.dw	0,0
      004638 00 00 00 00          14121 	.dw	0,0
      00463C 00 00 B6 2B          14122 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      004640 00 00 B6 2C          14123 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1678)
      004644 00 02                14124 	.dw	2
      004646 78                   14125 	.db	120
      004647 01                   14126 	.sleb128	1
      004648 00 00 B5 C2          14127 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      00464C 00 00 B6 2B          14128 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      004650 00 02                14129 	.dw	2
      004652 78                   14130 	.db	120
      004653 03                   14131 	.sleb128	3
      004654 00 00 B5 BD          14132 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      004658 00 00 B5 C2          14133 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      00465C 00 02                14134 	.dw	2
      00465E 78                   14135 	.db	120
      00465F 09                   14136 	.sleb128	9
      004660 00 00 B5 BB          14137 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      004664 00 00 B5 BD          14138 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      004668 00 02                14139 	.dw	2
      00466A 78                   14140 	.db	120
      00466B 08                   14141 	.sleb128	8
      00466C 00 00 B5 B9          14142 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      004670 00 00 B5 BB          14143 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      004674 00 02                14144 	.dw	2
      004676 78                   14145 	.db	120
      004677 07                   14146 	.sleb128	7
      004678 00 00 B5 B7          14147 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      00467C 00 00 B5 B9          14148 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      004680 00 02                14149 	.dw	2
      004682 78                   14150 	.db	120
      004683 05                   14151 	.sleb128	5
      004684 00 00 B5 B5          14152 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      004688 00 00 B5 B7          14153 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      00468C 00 02                14154 	.dw	2
      00468E 78                   14155 	.db	120
      00468F 04                   14156 	.sleb128	4
      004690 00 00 B5 B3          14157 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      004694 00 00 B5 B5          14158 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      004698 00 02                14159 	.dw	2
      00469A 78                   14160 	.db	120
      00469B 03                   14161 	.sleb128	3
      00469C 00 00 B5 AA          14162 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      0046A0 00 00 B5 B3          14163 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      0046A4 00 02                14164 	.dw	2
      0046A6 78                   14165 	.db	120
      0046A7 03                   14166 	.sleb128	3
      0046A8 00 00 B5 A1          14167 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      0046AC 00 00 B5 AA          14168 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      0046B0 00 02                14169 	.dw	2
      0046B2 78                   14170 	.db	120
      0046B3 03                   14171 	.sleb128	3
      0046B4 00 00 B5 98          14172 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      0046B8 00 00 B5 A1          14173 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      0046BC 00 02                14174 	.dw	2
      0046BE 78                   14175 	.db	120
      0046BF 03                   14176 	.sleb128	3
      0046C0 00 00 B5 8F          14177 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      0046C4 00 00 B5 98          14178 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      0046C8 00 02                14179 	.dw	2
      0046CA 78                   14180 	.db	120
      0046CB 03                   14181 	.sleb128	3
      0046CC 00 00 B5 86          14182 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      0046D0 00 00 B5 8F          14183 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      0046D4 00 02                14184 	.dw	2
      0046D6 78                   14185 	.db	120
      0046D7 03                   14186 	.sleb128	3
      0046D8 00 00 B5 7D          14187 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      0046DC 00 00 B5 86          14188 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      0046E0 00 02                14189 	.dw	2
      0046E2 78                   14190 	.db	120
      0046E3 03                   14191 	.sleb128	3
      0046E4 00 00 B5 6D          14192 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      0046E8 00 00 B5 7D          14193 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      0046EC 00 02                14194 	.dw	2
      0046EE 78                   14195 	.db	120
      0046EF 03                   14196 	.sleb128	3
      0046F0 00 00 B5 68          14197 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      0046F4 00 00 B5 6D          14198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      0046F8 00 02                14199 	.dw	2
      0046FA 78                   14200 	.db	120
      0046FB 09                   14201 	.sleb128	9
      0046FC 00 00 B5 66          14202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004700 00 00 B5 68          14203 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      004704 00 02                14204 	.dw	2
      004706 78                   14205 	.db	120
      004707 08                   14206 	.sleb128	8
      004708 00 00 B5 64          14207 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      00470C 00 00 B5 66          14208 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004710 00 02                14209 	.dw	2
      004712 78                   14210 	.db	120
      004713 07                   14211 	.sleb128	7
      004714 00 00 B5 62          14212 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      004718 00 00 B5 64          14213 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      00471C 00 02                14214 	.dw	2
      00471E 78                   14215 	.db	120
      00471F 05                   14216 	.sleb128	5
      004720 00 00 B5 60          14217 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004724 00 00 B5 62          14218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      004728 00 02                14219 	.dw	2
      00472A 78                   14220 	.db	120
      00472B 04                   14221 	.sleb128	4
      00472C 00 00 B5 5E          14222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      004730 00 00 B5 60          14223 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004734 00 02                14224 	.dw	2
      004736 78                   14225 	.db	120
      004737 03                   14226 	.sleb128	3
      004738 00 00 B5 40          14227 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      00473C 00 00 B5 5E          14228 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      004740 00 02                14229 	.dw	2
      004742 78                   14230 	.db	120
      004743 03                   14231 	.sleb128	3
      004744 00 00 B5 31          14232 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      004748 00 00 B5 40          14233 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      00474C 00 02                14234 	.dw	2
      00474E 78                   14235 	.db	120
      00474F 03                   14236 	.sleb128	3
      004750 00 00 B5 23          14237 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004754 00 00 B5 31          14238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      004758 00 02                14239 	.dw	2
      00475A 78                   14240 	.db	120
      00475B 03                   14241 	.sleb128	3
      00475C 00 00 B5 22          14242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      004760 00 00 B5 23          14243 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004764 00 02                14244 	.dw	2
      004766 78                   14245 	.db	120
      004767 01                   14246 	.sleb128	1
      004768 00 00 00 00          14247 	.dw	0,0
      00476C 00 00 00 00          14248 	.dw	0,0
      004770 00 00 B5 21          14249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004774 00 00 B5 22          14250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1623)
      004778 00 02                14251 	.dw	2
      00477A 78                   14252 	.db	120
      00477B 01                   14253 	.sleb128	1
      00477C 00 00 B4 C6          14254 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004780 00 00 B5 21          14255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004784 00 02                14256 	.dw	2
      004786 78                   14257 	.db	120
      004787 02                   14258 	.sleb128	2
      004788 00 00 B4 C1          14259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      00478C 00 00 B4 C6          14260 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004790 00 02                14261 	.dw	2
      004792 78                   14262 	.db	120
      004793 08                   14263 	.sleb128	8
      004794 00 00 B4 BF          14264 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      004798 00 00 B4 C1          14265 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      00479C 00 02                14266 	.dw	2
      00479E 78                   14267 	.db	120
      00479F 07                   14268 	.sleb128	7
      0047A0 00 00 B4 BD          14269 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      0047A4 00 00 B4 BF          14270 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      0047A8 00 02                14271 	.dw	2
      0047AA 78                   14272 	.db	120
      0047AB 06                   14273 	.sleb128	6
      0047AC 00 00 B4 BB          14274 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      0047B0 00 00 B4 BD          14275 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      0047B4 00 02                14276 	.dw	2
      0047B6 78                   14277 	.db	120
      0047B7 04                   14278 	.sleb128	4
      0047B8 00 00 B4 B9          14279 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      0047BC 00 00 B4 BB          14280 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      0047C0 00 02                14281 	.dw	2
      0047C2 78                   14282 	.db	120
      0047C3 03                   14283 	.sleb128	3
      0047C4 00 00 B4 B7          14284 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      0047C8 00 00 B4 B9          14285 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      0047CC 00 02                14286 	.dw	2
      0047CE 78                   14287 	.db	120
      0047CF 02                   14288 	.sleb128	2
      0047D0 00 00 B4 A8          14289 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      0047D4 00 00 B4 B7          14290 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      0047D8 00 02                14291 	.dw	2
      0047DA 78                   14292 	.db	120
      0047DB 02                   14293 	.sleb128	2
      0047DC 00 00 B4 A3          14294 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      0047E0 00 00 B4 A8          14295 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      0047E4 00 02                14296 	.dw	2
      0047E6 78                   14297 	.db	120
      0047E7 08                   14298 	.sleb128	8
      0047E8 00 00 B4 A1          14299 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      0047EC 00 00 B4 A3          14300 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      0047F0 00 02                14301 	.dw	2
      0047F2 78                   14302 	.db	120
      0047F3 07                   14303 	.sleb128	7
      0047F4 00 00 B4 9F          14304 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      0047F8 00 00 B4 A1          14305 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      0047FC 00 02                14306 	.dw	2
      0047FE 78                   14307 	.db	120
      0047FF 06                   14308 	.sleb128	6
      004800 00 00 B4 9D          14309 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      004804 00 00 B4 9F          14310 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      004808 00 02                14311 	.dw	2
      00480A 78                   14312 	.db	120
      00480B 04                   14313 	.sleb128	4
      00480C 00 00 B4 9B          14314 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      004810 00 00 B4 9D          14315 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      004814 00 02                14316 	.dw	2
      004816 78                   14317 	.db	120
      004817 03                   14318 	.sleb128	3
      004818 00 00 B4 99          14319 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      00481C 00 00 B4 9B          14320 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      004820 00 02                14321 	.dw	2
      004822 78                   14322 	.db	120
      004823 02                   14323 	.sleb128	2
      004824 00 00 B4 82          14324 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      004828 00 00 B4 99          14325 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      00482C 00 02                14326 	.dw	2
      00482E 78                   14327 	.db	120
      00482F 02                   14328 	.sleb128	2
      004830 00 00 B4 74          14329 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      004834 00 00 B4 82          14330 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      004838 00 02                14331 	.dw	2
      00483A 78                   14332 	.db	120
      00483B 02                   14333 	.sleb128	2
      00483C 00 00 B4 73          14334 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      004840 00 00 B4 74          14335 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      004844 00 02                14336 	.dw	2
      004846 78                   14337 	.db	120
      004847 01                   14338 	.sleb128	1
      004848 00 00 00 00          14339 	.dw	0,0
      00484C 00 00 00 00          14340 	.dw	0,0
      004850 00 00 B4 72          14341 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      004854 00 00 B4 73          14342 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1570)
      004858 00 02                14343 	.dw	2
      00485A 78                   14344 	.db	120
      00485B 01                   14345 	.sleb128	1
      00485C 00 00 B3 F4          14346 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      004860 00 00 B4 72          14347 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      004864 00 02                14348 	.dw	2
      004866 78                   14349 	.db	120
      004867 03                   14350 	.sleb128	3
      004868 00 00 B3 EF          14351 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      00486C 00 00 B3 F4          14352 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      004870 00 02                14353 	.dw	2
      004872 78                   14354 	.db	120
      004873 09                   14355 	.sleb128	9
      004874 00 00 B3 ED          14356 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      004878 00 00 B3 EF          14357 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      00487C 00 02                14358 	.dw	2
      00487E 78                   14359 	.db	120
      00487F 08                   14360 	.sleb128	8
      004880 00 00 B3 EB          14361 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      004884 00 00 B3 ED          14362 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      004888 00 02                14363 	.dw	2
      00488A 78                   14364 	.db	120
      00488B 07                   14365 	.sleb128	7
      00488C 00 00 B3 E9          14366 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      004890 00 00 B3 EB          14367 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      004894 00 02                14368 	.dw	2
      004896 78                   14369 	.db	120
      004897 05                   14370 	.sleb128	5
      004898 00 00 B3 E7          14371 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      00489C 00 00 B3 E9          14372 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0048A0 00 02                14373 	.dw	2
      0048A2 78                   14374 	.db	120
      0048A3 04                   14375 	.sleb128	4
      0048A4 00 00 B3 E5          14376 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0048A8 00 00 B3 E7          14377 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0048AC 00 02                14378 	.dw	2
      0048AE 78                   14379 	.db	120
      0048AF 03                   14380 	.sleb128	3
      0048B0 00 00 B3 D6          14381 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0048B4 00 00 B3 E5          14382 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0048B8 00 02                14383 	.dw	2
      0048BA 78                   14384 	.db	120
      0048BB 03                   14385 	.sleb128	3
      0048BC 00 00 B3 D1          14386 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0048C0 00 00 B3 D6          14387 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0048C4 00 02                14388 	.dw	2
      0048C6 78                   14389 	.db	120
      0048C7 09                   14390 	.sleb128	9
      0048C8 00 00 B3 CF          14391 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0048CC 00 00 B3 D1          14392 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0048D0 00 02                14393 	.dw	2
      0048D2 78                   14394 	.db	120
      0048D3 08                   14395 	.sleb128	8
      0048D4 00 00 B3 CD          14396 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      0048D8 00 00 B3 CF          14397 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0048DC 00 02                14398 	.dw	2
      0048DE 78                   14399 	.db	120
      0048DF 07                   14400 	.sleb128	7
      0048E0 00 00 B3 CB          14401 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      0048E4 00 00 B3 CD          14402 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      0048E8 00 02                14403 	.dw	2
      0048EA 78                   14404 	.db	120
      0048EB 05                   14405 	.sleb128	5
      0048EC 00 00 B3 C9          14406 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      0048F0 00 00 B3 CB          14407 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      0048F4 00 02                14408 	.dw	2
      0048F6 78                   14409 	.db	120
      0048F7 04                   14410 	.sleb128	4
      0048F8 00 00 B3 C7          14411 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      0048FC 00 00 B3 C9          14412 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      004900 00 02                14413 	.dw	2
      004902 78                   14414 	.db	120
      004903 03                   14415 	.sleb128	3
      004904 00 00 B3 A9          14416 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      004908 00 00 B3 C7          14417 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      00490C 00 02                14418 	.dw	2
      00490E 78                   14419 	.db	120
      00490F 03                   14420 	.sleb128	3
      004910 00 00 B3 9A          14421 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      004914 00 00 B3 A9          14422 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      004918 00 02                14423 	.dw	2
      00491A 78                   14424 	.db	120
      00491B 03                   14425 	.sleb128	3
      00491C 00 00 B3 8C          14426 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      004920 00 00 B3 9A          14427 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      004924 00 02                14428 	.dw	2
      004926 78                   14429 	.db	120
      004927 03                   14430 	.sleb128	3
      004928 00 00 B3 8B          14431 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      00492C 00 00 B3 8C          14432 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      004930 00 02                14433 	.dw	2
      004932 78                   14434 	.db	120
      004933 01                   14435 	.sleb128	1
      004934 00 00 00 00          14436 	.dw	0,0
      004938 00 00 00 00          14437 	.dw	0,0
      00493C 00 00 B3 73          14438 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      004940 00 00 B3 8B          14439 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1507)
      004944 00 02                14440 	.dw	2
      004946 78                   14441 	.db	120
      004947 01                   14442 	.sleb128	1
      004948 00 00 B3 6E          14443 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      00494C 00 00 B3 73          14444 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      004950 00 02                14445 	.dw	2
      004952 78                   14446 	.db	120
      004953 07                   14447 	.sleb128	7
      004954 00 00 B3 6C          14448 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      004958 00 00 B3 6E          14449 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      00495C 00 02                14450 	.dw	2
      00495E 78                   14451 	.db	120
      00495F 06                   14452 	.sleb128	6
      004960 00 00 B3 6A          14453 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      004964 00 00 B3 6C          14454 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      004968 00 02                14455 	.dw	2
      00496A 78                   14456 	.db	120
      00496B 05                   14457 	.sleb128	5
      00496C 00 00 B3 68          14458 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      004970 00 00 B3 6A          14459 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      004974 00 02                14460 	.dw	2
      004976 78                   14461 	.db	120
      004977 03                   14462 	.sleb128	3
      004978 00 00 B3 66          14463 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      00497C 00 00 B3 68          14464 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      004980 00 02                14465 	.dw	2
      004982 78                   14466 	.db	120
      004983 02                   14467 	.sleb128	2
      004984 00 00 B3 64          14468 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      004988 00 00 B3 66          14469 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      00498C 00 02                14470 	.dw	2
      00498E 78                   14471 	.db	120
      00498F 01                   14472 	.sleb128	1
      004990 00 00 B3 54          14473 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      004994 00 00 B3 64          14474 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      004998 00 02                14475 	.dw	2
      00499A 78                   14476 	.db	120
      00499B 01                   14477 	.sleb128	1
      00499C 00 00 00 00          14478 	.dw	0,0
      0049A0 00 00 00 00          14479 	.dw	0,0
      0049A4 00 00 B3 3C          14480 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0049A8 00 00 B3 54          14481 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486)
      0049AC 00 02                14482 	.dw	2
      0049AE 78                   14483 	.db	120
      0049AF 01                   14484 	.sleb128	1
      0049B0 00 00 B3 37          14485 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0049B4 00 00 B3 3C          14486 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0049B8 00 02                14487 	.dw	2
      0049BA 78                   14488 	.db	120
      0049BB 07                   14489 	.sleb128	7
      0049BC 00 00 B3 35          14490 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0049C0 00 00 B3 37          14491 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0049C4 00 02                14492 	.dw	2
      0049C6 78                   14493 	.db	120
      0049C7 06                   14494 	.sleb128	6
      0049C8 00 00 B3 33          14495 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      0049CC 00 00 B3 35          14496 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0049D0 00 02                14497 	.dw	2
      0049D2 78                   14498 	.db	120
      0049D3 05                   14499 	.sleb128	5
      0049D4 00 00 B3 31          14500 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      0049D8 00 00 B3 33          14501 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      0049DC 00 02                14502 	.dw	2
      0049DE 78                   14503 	.db	120
      0049DF 03                   14504 	.sleb128	3
      0049E0 00 00 B3 2F          14505 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      0049E4 00 00 B3 31          14506 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      0049E8 00 02                14507 	.dw	2
      0049EA 78                   14508 	.db	120
      0049EB 02                   14509 	.sleb128	2
      0049EC 00 00 B3 2D          14510 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      0049F0 00 00 B3 2F          14511 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      0049F4 00 02                14512 	.dw	2
      0049F6 78                   14513 	.db	120
      0049F7 01                   14514 	.sleb128	1
      0049F8 00 00 B3 1D          14515 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      0049FC 00 00 B3 2D          14516 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      004A00 00 02                14517 	.dw	2
      004A02 78                   14518 	.db	120
      004A03 01                   14519 	.sleb128	1
      004A04 00 00 00 00          14520 	.dw	0,0
      004A08 00 00 00 00          14521 	.dw	0,0
      004A0C 00 00 B3 05          14522 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      004A10 00 00 B3 1D          14523 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1465)
      004A14 00 02                14524 	.dw	2
      004A16 78                   14525 	.db	120
      004A17 01                   14526 	.sleb128	1
      004A18 00 00 B3 00          14527 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      004A1C 00 00 B3 05          14528 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      004A20 00 02                14529 	.dw	2
      004A22 78                   14530 	.db	120
      004A23 07                   14531 	.sleb128	7
      004A24 00 00 B2 FE          14532 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      004A28 00 00 B3 00          14533 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      004A2C 00 02                14534 	.dw	2
      004A2E 78                   14535 	.db	120
      004A2F 06                   14536 	.sleb128	6
      004A30 00 00 B2 FC          14537 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      004A34 00 00 B2 FE          14538 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      004A38 00 02                14539 	.dw	2
      004A3A 78                   14540 	.db	120
      004A3B 05                   14541 	.sleb128	5
      004A3C 00 00 B2 FA          14542 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      004A40 00 00 B2 FC          14543 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      004A44 00 02                14544 	.dw	2
      004A46 78                   14545 	.db	120
      004A47 03                   14546 	.sleb128	3
      004A48 00 00 B2 F8          14547 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      004A4C 00 00 B2 FA          14548 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      004A50 00 02                14549 	.dw	2
      004A52 78                   14550 	.db	120
      004A53 02                   14551 	.sleb128	2
      004A54 00 00 B2 F6          14552 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      004A58 00 00 B2 F8          14553 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      004A5C 00 02                14554 	.dw	2
      004A5E 78                   14555 	.db	120
      004A5F 01                   14556 	.sleb128	1
      004A60 00 00 B2 E6          14557 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      004A64 00 00 B2 F6          14558 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      004A68 00 02                14559 	.dw	2
      004A6A 78                   14560 	.db	120
      004A6B 01                   14561 	.sleb128	1
      004A6C 00 00 00 00          14562 	.dw	0,0
      004A70 00 00 00 00          14563 	.dw	0,0
      004A74 00 00 B2 CE          14564 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      004A78 00 00 B2 E6          14565 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444)
      004A7C 00 02                14566 	.dw	2
      004A7E 78                   14567 	.db	120
      004A7F 01                   14568 	.sleb128	1
      004A80 00 00 B2 C9          14569 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      004A84 00 00 B2 CE          14570 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      004A88 00 02                14571 	.dw	2
      004A8A 78                   14572 	.db	120
      004A8B 07                   14573 	.sleb128	7
      004A8C 00 00 B2 C7          14574 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      004A90 00 00 B2 C9          14575 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      004A94 00 02                14576 	.dw	2
      004A96 78                   14577 	.db	120
      004A97 06                   14578 	.sleb128	6
      004A98 00 00 B2 C5          14579 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      004A9C 00 00 B2 C7          14580 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      004AA0 00 02                14581 	.dw	2
      004AA2 78                   14582 	.db	120
      004AA3 05                   14583 	.sleb128	5
      004AA4 00 00 B2 C3          14584 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      004AA8 00 00 B2 C5          14585 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      004AAC 00 02                14586 	.dw	2
      004AAE 78                   14587 	.db	120
      004AAF 03                   14588 	.sleb128	3
      004AB0 00 00 B2 C1          14589 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      004AB4 00 00 B2 C3          14590 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      004AB8 00 02                14591 	.dw	2
      004ABA 78                   14592 	.db	120
      004ABB 02                   14593 	.sleb128	2
      004ABC 00 00 B2 BF          14594 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      004AC0 00 00 B2 C1          14595 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      004AC4 00 02                14596 	.dw	2
      004AC6 78                   14597 	.db	120
      004AC7 01                   14598 	.sleb128	1
      004AC8 00 00 B2 AF          14599 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      004ACC 00 00 B2 BF          14600 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      004AD0 00 02                14601 	.dw	2
      004AD2 78                   14602 	.db	120
      004AD3 01                   14603 	.sleb128	1
      004AD4 00 00 00 00          14604 	.dw	0,0
      004AD8 00 00 00 00          14605 	.dw	0,0
      004ADC 00 00 B2 97          14606 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      004AE0 00 00 B2 AF          14607 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1423)
      004AE4 00 02                14608 	.dw	2
      004AE6 78                   14609 	.db	120
      004AE7 01                   14610 	.sleb128	1
      004AE8 00 00 B2 92          14611 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      004AEC 00 00 B2 97          14612 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      004AF0 00 02                14613 	.dw	2
      004AF2 78                   14614 	.db	120
      004AF3 07                   14615 	.sleb128	7
      004AF4 00 00 B2 90          14616 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      004AF8 00 00 B2 92          14617 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      004AFC 00 02                14618 	.dw	2
      004AFE 78                   14619 	.db	120
      004AFF 06                   14620 	.sleb128	6
      004B00 00 00 B2 8E          14621 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      004B04 00 00 B2 90          14622 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      004B08 00 02                14623 	.dw	2
      004B0A 78                   14624 	.db	120
      004B0B 05                   14625 	.sleb128	5
      004B0C 00 00 B2 8C          14626 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      004B10 00 00 B2 8E          14627 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      004B14 00 02                14628 	.dw	2
      004B16 78                   14629 	.db	120
      004B17 03                   14630 	.sleb128	3
      004B18 00 00 B2 8A          14631 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      004B1C 00 00 B2 8C          14632 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      004B20 00 02                14633 	.dw	2
      004B22 78                   14634 	.db	120
      004B23 02                   14635 	.sleb128	2
      004B24 00 00 B2 88          14636 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      004B28 00 00 B2 8A          14637 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      004B2C 00 02                14638 	.dw	2
      004B2E 78                   14639 	.db	120
      004B2F 01                   14640 	.sleb128	1
      004B30 00 00 B2 78          14641 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      004B34 00 00 B2 88          14642 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      004B38 00 02                14643 	.dw	2
      004B3A 78                   14644 	.db	120
      004B3B 01                   14645 	.sleb128	1
      004B3C 00 00 00 00          14646 	.dw	0,0
      004B40 00 00 00 00          14647 	.dw	0,0
      004B44 00 00 B2 60          14648 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      004B48 00 00 B2 78          14649 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402)
      004B4C 00 02                14650 	.dw	2
      004B4E 78                   14651 	.db	120
      004B4F 01                   14652 	.sleb128	1
      004B50 00 00 B2 5B          14653 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      004B54 00 00 B2 60          14654 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      004B58 00 02                14655 	.dw	2
      004B5A 78                   14656 	.db	120
      004B5B 07                   14657 	.sleb128	7
      004B5C 00 00 B2 59          14658 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      004B60 00 00 B2 5B          14659 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      004B64 00 02                14660 	.dw	2
      004B66 78                   14661 	.db	120
      004B67 06                   14662 	.sleb128	6
      004B68 00 00 B2 57          14663 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      004B6C 00 00 B2 59          14664 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      004B70 00 02                14665 	.dw	2
      004B72 78                   14666 	.db	120
      004B73 05                   14667 	.sleb128	5
      004B74 00 00 B2 55          14668 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      004B78 00 00 B2 57          14669 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      004B7C 00 02                14670 	.dw	2
      004B7E 78                   14671 	.db	120
      004B7F 03                   14672 	.sleb128	3
      004B80 00 00 B2 53          14673 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      004B84 00 00 B2 55          14674 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      004B88 00 02                14675 	.dw	2
      004B8A 78                   14676 	.db	120
      004B8B 02                   14677 	.sleb128	2
      004B8C 00 00 B2 51          14678 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      004B90 00 00 B2 53          14679 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      004B94 00 02                14680 	.dw	2
      004B96 78                   14681 	.db	120
      004B97 01                   14682 	.sleb128	1
      004B98 00 00 B2 41          14683 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      004B9C 00 00 B2 51          14684 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      004BA0 00 02                14685 	.dw	2
      004BA2 78                   14686 	.db	120
      004BA3 01                   14687 	.sleb128	1
      004BA4 00 00 00 00          14688 	.dw	0,0
      004BA8 00 00 00 00          14689 	.dw	0,0
      004BAC 00 00 B2 29          14690 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      004BB0 00 00 B2 41          14691 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1381)
      004BB4 00 02                14692 	.dw	2
      004BB6 78                   14693 	.db	120
      004BB7 01                   14694 	.sleb128	1
      004BB8 00 00 B2 24          14695 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      004BBC 00 00 B2 29          14696 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      004BC0 00 02                14697 	.dw	2
      004BC2 78                   14698 	.db	120
      004BC3 07                   14699 	.sleb128	7
      004BC4 00 00 B2 22          14700 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      004BC8 00 00 B2 24          14701 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      004BCC 00 02                14702 	.dw	2
      004BCE 78                   14703 	.db	120
      004BCF 06                   14704 	.sleb128	6
      004BD0 00 00 B2 20          14705 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      004BD4 00 00 B2 22          14706 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      004BD8 00 02                14707 	.dw	2
      004BDA 78                   14708 	.db	120
      004BDB 05                   14709 	.sleb128	5
      004BDC 00 00 B2 1E          14710 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      004BE0 00 00 B2 20          14711 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      004BE4 00 02                14712 	.dw	2
      004BE6 78                   14713 	.db	120
      004BE7 03                   14714 	.sleb128	3
      004BE8 00 00 B2 1C          14715 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      004BEC 00 00 B2 1E          14716 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      004BF0 00 02                14717 	.dw	2
      004BF2 78                   14718 	.db	120
      004BF3 02                   14719 	.sleb128	2
      004BF4 00 00 B2 1A          14720 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      004BF8 00 00 B2 1C          14721 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      004BFC 00 02                14722 	.dw	2
      004BFE 78                   14723 	.db	120
      004BFF 01                   14724 	.sleb128	1
      004C00 00 00 B2 0A          14725 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      004C04 00 00 B2 1A          14726 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      004C08 00 02                14727 	.dw	2
      004C0A 78                   14728 	.db	120
      004C0B 01                   14729 	.sleb128	1
      004C0C 00 00 00 00          14730 	.dw	0,0
      004C10 00 00 00 00          14731 	.dw	0,0
      004C14 00 00 B2 03          14732 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      004C18 00 00 B2 0A          14733 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1360)
      004C1C 00 02                14734 	.dw	2
      004C1E 78                   14735 	.db	120
      004C1F 01                   14736 	.sleb128	1
      004C20 00 00 B1 FE          14737 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      004C24 00 00 B2 03          14738 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      004C28 00 02                14739 	.dw	2
      004C2A 78                   14740 	.db	120
      004C2B 07                   14741 	.sleb128	7
      004C2C 00 00 B1 FC          14742 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      004C30 00 00 B1 FE          14743 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      004C34 00 02                14744 	.dw	2
      004C36 78                   14745 	.db	120
      004C37 06                   14746 	.sleb128	6
      004C38 00 00 B1 FA          14747 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      004C3C 00 00 B1 FC          14748 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      004C40 00 02                14749 	.dw	2
      004C42 78                   14750 	.db	120
      004C43 05                   14751 	.sleb128	5
      004C44 00 00 B1 F8          14752 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      004C48 00 00 B1 FA          14753 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      004C4C 00 02                14754 	.dw	2
      004C4E 78                   14755 	.db	120
      004C4F 03                   14756 	.sleb128	3
      004C50 00 00 B1 F6          14757 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      004C54 00 00 B1 F8          14758 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      004C58 00 02                14759 	.dw	2
      004C5A 78                   14760 	.db	120
      004C5B 02                   14761 	.sleb128	2
      004C5C 00 00 B1 ED          14762 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      004C60 00 00 B1 F6          14763 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      004C64 00 02                14764 	.dw	2
      004C66 78                   14765 	.db	120
      004C67 01                   14766 	.sleb128	1
      004C68 00 00 00 00          14767 	.dw	0,0
      004C6C 00 00 00 00          14768 	.dw	0,0
      004C70 00 00 B1 D5          14769 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      004C74 00 00 B1 ED          14770 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1347)
      004C78 00 02                14771 	.dw	2
      004C7A 78                   14772 	.db	120
      004C7B 01                   14773 	.sleb128	1
      004C7C 00 00 B1 D0          14774 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      004C80 00 00 B1 D5          14775 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      004C84 00 02                14776 	.dw	2
      004C86 78                   14777 	.db	120
      004C87 07                   14778 	.sleb128	7
      004C88 00 00 B1 CE          14779 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      004C8C 00 00 B1 D0          14780 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      004C90 00 02                14781 	.dw	2
      004C92 78                   14782 	.db	120
      004C93 06                   14783 	.sleb128	6
      004C94 00 00 B1 CC          14784 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      004C98 00 00 B1 CE          14785 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      004C9C 00 02                14786 	.dw	2
      004C9E 78                   14787 	.db	120
      004C9F 05                   14788 	.sleb128	5
      004CA0 00 00 B1 CA          14789 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      004CA4 00 00 B1 CC          14790 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      004CA8 00 02                14791 	.dw	2
      004CAA 78                   14792 	.db	120
      004CAB 03                   14793 	.sleb128	3
      004CAC 00 00 B1 C8          14794 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      004CB0 00 00 B1 CA          14795 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      004CB4 00 02                14796 	.dw	2
      004CB6 78                   14797 	.db	120
      004CB7 02                   14798 	.sleb128	2
      004CB8 00 00 B1 C6          14799 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      004CBC 00 00 B1 C8          14800 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      004CC0 00 02                14801 	.dw	2
      004CC2 78                   14802 	.db	120
      004CC3 01                   14803 	.sleb128	1
      004CC4 00 00 B1 B7          14804 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      004CC8 00 00 B1 C6          14805 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      004CCC 00 02                14806 	.dw	2
      004CCE 78                   14807 	.db	120
      004CCF 01                   14808 	.sleb128	1
      004CD0 00 00 00 00          14809 	.dw	0,0
      004CD4 00 00 00 00          14810 	.dw	0,0
      004CD8 00 00 B1 9F          14811 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      004CDC 00 00 B1 B7          14812 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1326)
      004CE0 00 02                14813 	.dw	2
      004CE2 78                   14814 	.db	120
      004CE3 01                   14815 	.sleb128	1
      004CE4 00 00 B1 9A          14816 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      004CE8 00 00 B1 9F          14817 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      004CEC 00 02                14818 	.dw	2
      004CEE 78                   14819 	.db	120
      004CEF 07                   14820 	.sleb128	7
      004CF0 00 00 B1 98          14821 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      004CF4 00 00 B1 9A          14822 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      004CF8 00 02                14823 	.dw	2
      004CFA 78                   14824 	.db	120
      004CFB 06                   14825 	.sleb128	6
      004CFC 00 00 B1 96          14826 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      004D00 00 00 B1 98          14827 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      004D04 00 02                14828 	.dw	2
      004D06 78                   14829 	.db	120
      004D07 05                   14830 	.sleb128	5
      004D08 00 00 B1 94          14831 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      004D0C 00 00 B1 96          14832 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      004D10 00 02                14833 	.dw	2
      004D12 78                   14834 	.db	120
      004D13 03                   14835 	.sleb128	3
      004D14 00 00 B1 92          14836 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      004D18 00 00 B1 94          14837 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      004D1C 00 02                14838 	.dw	2
      004D1E 78                   14839 	.db	120
      004D1F 02                   14840 	.sleb128	2
      004D20 00 00 B1 90          14841 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      004D24 00 00 B1 92          14842 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      004D28 00 02                14843 	.dw	2
      004D2A 78                   14844 	.db	120
      004D2B 01                   14845 	.sleb128	1
      004D2C 00 00 B1 81          14846 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      004D30 00 00 B1 90          14847 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      004D34 00 02                14848 	.dw	2
      004D36 78                   14849 	.db	120
      004D37 01                   14850 	.sleb128	1
      004D38 00 00 00 00          14851 	.dw	0,0
      004D3C 00 00 00 00          14852 	.dw	0,0
      004D40 00 00 B1 69          14853 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      004D44 00 00 B1 81          14854 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1305)
      004D48 00 02                14855 	.dw	2
      004D4A 78                   14856 	.db	120
      004D4B 01                   14857 	.sleb128	1
      004D4C 00 00 B1 64          14858 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      004D50 00 00 B1 69          14859 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      004D54 00 02                14860 	.dw	2
      004D56 78                   14861 	.db	120
      004D57 07                   14862 	.sleb128	7
      004D58 00 00 B1 62          14863 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      004D5C 00 00 B1 64          14864 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      004D60 00 02                14865 	.dw	2
      004D62 78                   14866 	.db	120
      004D63 06                   14867 	.sleb128	6
      004D64 00 00 B1 60          14868 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      004D68 00 00 B1 62          14869 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      004D6C 00 02                14870 	.dw	2
      004D6E 78                   14871 	.db	120
      004D6F 05                   14872 	.sleb128	5
      004D70 00 00 B1 5E          14873 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      004D74 00 00 B1 60          14874 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      004D78 00 02                14875 	.dw	2
      004D7A 78                   14876 	.db	120
      004D7B 03                   14877 	.sleb128	3
      004D7C 00 00 B1 5C          14878 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      004D80 00 00 B1 5E          14879 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      004D84 00 02                14880 	.dw	2
      004D86 78                   14881 	.db	120
      004D87 02                   14882 	.sleb128	2
      004D88 00 00 B1 5A          14883 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      004D8C 00 00 B1 5C          14884 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      004D90 00 02                14885 	.dw	2
      004D92 78                   14886 	.db	120
      004D93 01                   14887 	.sleb128	1
      004D94 00 00 B1 4B          14888 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      004D98 00 00 B1 5A          14889 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      004D9C 00 02                14890 	.dw	2
      004D9E 78                   14891 	.db	120
      004D9F 01                   14892 	.sleb128	1
      004DA0 00 00 00 00          14893 	.dw	0,0
      004DA4 00 00 00 00          14894 	.dw	0,0
      004DA8 00 00 B1 33          14895 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      004DAC 00 00 B1 4B          14896 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1284)
      004DB0 00 02                14897 	.dw	2
      004DB2 78                   14898 	.db	120
      004DB3 01                   14899 	.sleb128	1
      004DB4 00 00 B1 2E          14900 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      004DB8 00 00 B1 33          14901 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      004DBC 00 02                14902 	.dw	2
      004DBE 78                   14903 	.db	120
      004DBF 07                   14904 	.sleb128	7
      004DC0 00 00 B1 2C          14905 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      004DC4 00 00 B1 2E          14906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      004DC8 00 02                14907 	.dw	2
      004DCA 78                   14908 	.db	120
      004DCB 06                   14909 	.sleb128	6
      004DCC 00 00 B1 2A          14910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      004DD0 00 00 B1 2C          14911 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      004DD4 00 02                14912 	.dw	2
      004DD6 78                   14913 	.db	120
      004DD7 05                   14914 	.sleb128	5
      004DD8 00 00 B1 28          14915 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      004DDC 00 00 B1 2A          14916 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      004DE0 00 02                14917 	.dw	2
      004DE2 78                   14918 	.db	120
      004DE3 03                   14919 	.sleb128	3
      004DE4 00 00 B1 26          14920 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      004DE8 00 00 B1 28          14921 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      004DEC 00 02                14922 	.dw	2
      004DEE 78                   14923 	.db	120
      004DEF 02                   14924 	.sleb128	2
      004DF0 00 00 B1 24          14925 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      004DF4 00 00 B1 26          14926 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      004DF8 00 02                14927 	.dw	2
      004DFA 78                   14928 	.db	120
      004DFB 01                   14929 	.sleb128	1
      004DFC 00 00 B1 15          14930 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      004E00 00 00 B1 24          14931 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      004E04 00 02                14932 	.dw	2
      004E06 78                   14933 	.db	120
      004E07 01                   14934 	.sleb128	1
      004E08 00 00 00 00          14935 	.dw	0,0
      004E0C 00 00 00 00          14936 	.dw	0,0
      004E10 00 00 B0 FD          14937 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      004E14 00 00 B1 15          14938 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1263)
      004E18 00 02                14939 	.dw	2
      004E1A 78                   14940 	.db	120
      004E1B 01                   14941 	.sleb128	1
      004E1C 00 00 B0 F8          14942 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      004E20 00 00 B0 FD          14943 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      004E24 00 02                14944 	.dw	2
      004E26 78                   14945 	.db	120
      004E27 07                   14946 	.sleb128	7
      004E28 00 00 B0 F6          14947 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      004E2C 00 00 B0 F8          14948 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      004E30 00 02                14949 	.dw	2
      004E32 78                   14950 	.db	120
      004E33 06                   14951 	.sleb128	6
      004E34 00 00 B0 F4          14952 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      004E38 00 00 B0 F6          14953 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      004E3C 00 02                14954 	.dw	2
      004E3E 78                   14955 	.db	120
      004E3F 05                   14956 	.sleb128	5
      004E40 00 00 B0 F2          14957 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      004E44 00 00 B0 F4          14958 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      004E48 00 02                14959 	.dw	2
      004E4A 78                   14960 	.db	120
      004E4B 03                   14961 	.sleb128	3
      004E4C 00 00 B0 F0          14962 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      004E50 00 00 B0 F2          14963 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      004E54 00 02                14964 	.dw	2
      004E56 78                   14965 	.db	120
      004E57 02                   14966 	.sleb128	2
      004E58 00 00 B0 EE          14967 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      004E5C 00 00 B0 F0          14968 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      004E60 00 02                14969 	.dw	2
      004E62 78                   14970 	.db	120
      004E63 01                   14971 	.sleb128	1
      004E64 00 00 B0 DF          14972 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      004E68 00 00 B0 EE          14973 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      004E6C 00 02                14974 	.dw	2
      004E6E 78                   14975 	.db	120
      004E6F 01                   14976 	.sleb128	1
      004E70 00 00 00 00          14977 	.dw	0,0
      004E74 00 00 00 00          14978 	.dw	0,0
      004E78 00 00 B0 C7          14979 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      004E7C 00 00 B0 DF          14980 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1242)
      004E80 00 02                14981 	.dw	2
      004E82 78                   14982 	.db	120
      004E83 01                   14983 	.sleb128	1
      004E84 00 00 B0 C2          14984 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      004E88 00 00 B0 C7          14985 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      004E8C 00 02                14986 	.dw	2
      004E8E 78                   14987 	.db	120
      004E8F 07                   14988 	.sleb128	7
      004E90 00 00 B0 C0          14989 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      004E94 00 00 B0 C2          14990 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      004E98 00 02                14991 	.dw	2
      004E9A 78                   14992 	.db	120
      004E9B 06                   14993 	.sleb128	6
      004E9C 00 00 B0 BE          14994 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      004EA0 00 00 B0 C0          14995 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      004EA4 00 02                14996 	.dw	2
      004EA6 78                   14997 	.db	120
      004EA7 05                   14998 	.sleb128	5
      004EA8 00 00 B0 BC          14999 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      004EAC 00 00 B0 BE          15000 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      004EB0 00 02                15001 	.dw	2
      004EB2 78                   15002 	.db	120
      004EB3 03                   15003 	.sleb128	3
      004EB4 00 00 B0 BA          15004 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      004EB8 00 00 B0 BC          15005 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      004EBC 00 02                15006 	.dw	2
      004EBE 78                   15007 	.db	120
      004EBF 02                   15008 	.sleb128	2
      004EC0 00 00 B0 B8          15009 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      004EC4 00 00 B0 BA          15010 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      004EC8 00 02                15011 	.dw	2
      004ECA 78                   15012 	.db	120
      004ECB 01                   15013 	.sleb128	1
      004ECC 00 00 B0 A9          15014 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      004ED0 00 00 B0 B8          15015 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      004ED4 00 02                15016 	.dw	2
      004ED6 78                   15017 	.db	120
      004ED7 01                   15018 	.sleb128	1
      004ED8 00 00 00 00          15019 	.dw	0,0
      004EDC 00 00 00 00          15020 	.dw	0,0
      004EE0 00 00 B0 91          15021 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      004EE4 00 00 B0 A9          15022 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1221)
      004EE8 00 02                15023 	.dw	2
      004EEA 78                   15024 	.db	120
      004EEB 01                   15025 	.sleb128	1
      004EEC 00 00 B0 8C          15026 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      004EF0 00 00 B0 91          15027 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      004EF4 00 02                15028 	.dw	2
      004EF6 78                   15029 	.db	120
      004EF7 07                   15030 	.sleb128	7
      004EF8 00 00 B0 8A          15031 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      004EFC 00 00 B0 8C          15032 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      004F00 00 02                15033 	.dw	2
      004F02 78                   15034 	.db	120
      004F03 06                   15035 	.sleb128	6
      004F04 00 00 B0 88          15036 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      004F08 00 00 B0 8A          15037 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      004F0C 00 02                15038 	.dw	2
      004F0E 78                   15039 	.db	120
      004F0F 05                   15040 	.sleb128	5
      004F10 00 00 B0 86          15041 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      004F14 00 00 B0 88          15042 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      004F18 00 02                15043 	.dw	2
      004F1A 78                   15044 	.db	120
      004F1B 03                   15045 	.sleb128	3
      004F1C 00 00 B0 84          15046 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      004F20 00 00 B0 86          15047 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      004F24 00 02                15048 	.dw	2
      004F26 78                   15049 	.db	120
      004F27 02                   15050 	.sleb128	2
      004F28 00 00 B0 82          15051 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      004F2C 00 00 B0 84          15052 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      004F30 00 02                15053 	.dw	2
      004F32 78                   15054 	.db	120
      004F33 01                   15055 	.sleb128	1
      004F34 00 00 B0 73          15056 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      004F38 00 00 B0 82          15057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      004F3C 00 02                15058 	.dw	2
      004F3E 78                   15059 	.db	120
      004F3F 01                   15060 	.sleb128	1
      004F40 00 00 00 00          15061 	.dw	0,0
      004F44 00 00 00 00          15062 	.dw	0,0
      004F48 00 00 B0 5B          15063 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      004F4C 00 00 B0 73          15064 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1200)
      004F50 00 02                15065 	.dw	2
      004F52 78                   15066 	.db	120
      004F53 01                   15067 	.sleb128	1
      004F54 00 00 B0 56          15068 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      004F58 00 00 B0 5B          15069 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      004F5C 00 02                15070 	.dw	2
      004F5E 78                   15071 	.db	120
      004F5F 07                   15072 	.sleb128	7
      004F60 00 00 B0 54          15073 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      004F64 00 00 B0 56          15074 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      004F68 00 02                15075 	.dw	2
      004F6A 78                   15076 	.db	120
      004F6B 06                   15077 	.sleb128	6
      004F6C 00 00 B0 52          15078 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      004F70 00 00 B0 54          15079 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      004F74 00 02                15080 	.dw	2
      004F76 78                   15081 	.db	120
      004F77 05                   15082 	.sleb128	5
      004F78 00 00 B0 50          15083 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      004F7C 00 00 B0 52          15084 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      004F80 00 02                15085 	.dw	2
      004F82 78                   15086 	.db	120
      004F83 03                   15087 	.sleb128	3
      004F84 00 00 B0 4E          15088 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      004F88 00 00 B0 50          15089 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      004F8C 00 02                15090 	.dw	2
      004F8E 78                   15091 	.db	120
      004F8F 02                   15092 	.sleb128	2
      004F90 00 00 B0 4C          15093 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      004F94 00 00 B0 4E          15094 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      004F98 00 02                15095 	.dw	2
      004F9A 78                   15096 	.db	120
      004F9B 01                   15097 	.sleb128	1
      004F9C 00 00 B0 3D          15098 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      004FA0 00 00 B0 4C          15099 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      004FA4 00 02                15100 	.dw	2
      004FA6 78                   15101 	.db	120
      004FA7 01                   15102 	.sleb128	1
      004FA8 00 00 00 00          15103 	.dw	0,0
      004FAC 00 00 00 00          15104 	.dw	0,0
      004FB0 00 00 B0 25          15105 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      004FB4 00 00 B0 3D          15106 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1179)
      004FB8 00 02                15107 	.dw	2
      004FBA 78                   15108 	.db	120
      004FBB 01                   15109 	.sleb128	1
      004FBC 00 00 B0 20          15110 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      004FC0 00 00 B0 25          15111 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      004FC4 00 02                15112 	.dw	2
      004FC6 78                   15113 	.db	120
      004FC7 07                   15114 	.sleb128	7
      004FC8 00 00 B0 1E          15115 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      004FCC 00 00 B0 20          15116 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      004FD0 00 02                15117 	.dw	2
      004FD2 78                   15118 	.db	120
      004FD3 06                   15119 	.sleb128	6
      004FD4 00 00 B0 1C          15120 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      004FD8 00 00 B0 1E          15121 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      004FDC 00 02                15122 	.dw	2
      004FDE 78                   15123 	.db	120
      004FDF 05                   15124 	.sleb128	5
      004FE0 00 00 B0 1A          15125 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      004FE4 00 00 B0 1C          15126 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      004FE8 00 02                15127 	.dw	2
      004FEA 78                   15128 	.db	120
      004FEB 03                   15129 	.sleb128	3
      004FEC 00 00 B0 18          15130 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      004FF0 00 00 B0 1A          15131 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      004FF4 00 02                15132 	.dw	2
      004FF6 78                   15133 	.db	120
      004FF7 02                   15134 	.sleb128	2
      004FF8 00 00 B0 16          15135 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      004FFC 00 00 B0 18          15136 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      005000 00 02                15137 	.dw	2
      005002 78                   15138 	.db	120
      005003 01                   15139 	.sleb128	1
      005004 00 00 B0 07          15140 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      005008 00 00 B0 16          15141 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      00500C 00 02                15142 	.dw	2
      00500E 78                   15143 	.db	120
      00500F 01                   15144 	.sleb128	1
      005010 00 00 00 00          15145 	.dw	0,0
      005014 00 00 00 00          15146 	.dw	0,0
      005018 00 00 AF EF          15147 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      00501C 00 00 B0 07          15148 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1158)
      005020 00 02                15149 	.dw	2
      005022 78                   15150 	.db	120
      005023 01                   15151 	.sleb128	1
      005024 00 00 AF EA          15152 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      005028 00 00 AF EF          15153 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      00502C 00 02                15154 	.dw	2
      00502E 78                   15155 	.db	120
      00502F 07                   15156 	.sleb128	7
      005030 00 00 AF E8          15157 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      005034 00 00 AF EA          15158 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      005038 00 02                15159 	.dw	2
      00503A 78                   15160 	.db	120
      00503B 06                   15161 	.sleb128	6
      00503C 00 00 AF E6          15162 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      005040 00 00 AF E8          15163 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      005044 00 02                15164 	.dw	2
      005046 78                   15165 	.db	120
      005047 05                   15166 	.sleb128	5
      005048 00 00 AF E4          15167 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      00504C 00 00 AF E6          15168 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      005050 00 02                15169 	.dw	2
      005052 78                   15170 	.db	120
      005053 03                   15171 	.sleb128	3
      005054 00 00 AF E2          15172 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      005058 00 00 AF E4          15173 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      00505C 00 02                15174 	.dw	2
      00505E 78                   15175 	.db	120
      00505F 02                   15176 	.sleb128	2
      005060 00 00 AF E0          15177 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      005064 00 00 AF E2          15178 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      005068 00 02                15179 	.dw	2
      00506A 78                   15180 	.db	120
      00506B 01                   15181 	.sleb128	1
      00506C 00 00 AF D1          15182 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      005070 00 00 AF E0          15183 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      005074 00 02                15184 	.dw	2
      005076 78                   15185 	.db	120
      005077 01                   15186 	.sleb128	1
      005078 00 00 00 00          15187 	.dw	0,0
      00507C 00 00 00 00          15188 	.dw	0,0
      005080 00 00 AF B9          15189 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      005084 00 00 AF D1          15190 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1137)
      005088 00 02                15191 	.dw	2
      00508A 78                   15192 	.db	120
      00508B 01                   15193 	.sleb128	1
      00508C 00 00 AF B4          15194 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      005090 00 00 AF B9          15195 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      005094 00 02                15196 	.dw	2
      005096 78                   15197 	.db	120
      005097 07                   15198 	.sleb128	7
      005098 00 00 AF B2          15199 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      00509C 00 00 AF B4          15200 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0050A0 00 02                15201 	.dw	2
      0050A2 78                   15202 	.db	120
      0050A3 06                   15203 	.sleb128	6
      0050A4 00 00 AF B0          15204 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0050A8 00 00 AF B2          15205 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0050AC 00 02                15206 	.dw	2
      0050AE 78                   15207 	.db	120
      0050AF 05                   15208 	.sleb128	5
      0050B0 00 00 AF AE          15209 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0050B4 00 00 AF B0          15210 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0050B8 00 02                15211 	.dw	2
      0050BA 78                   15212 	.db	120
      0050BB 03                   15213 	.sleb128	3
      0050BC 00 00 AF AC          15214 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0050C0 00 00 AF AE          15215 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0050C4 00 02                15216 	.dw	2
      0050C6 78                   15217 	.db	120
      0050C7 02                   15218 	.sleb128	2
      0050C8 00 00 AF AA          15219 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      0050CC 00 00 AF AC          15220 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0050D0 00 02                15221 	.dw	2
      0050D2 78                   15222 	.db	120
      0050D3 01                   15223 	.sleb128	1
      0050D4 00 00 AF 9B          15224 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      0050D8 00 00 AF AA          15225 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      0050DC 00 02                15226 	.dw	2
      0050DE 78                   15227 	.db	120
      0050DF 01                   15228 	.sleb128	1
      0050E0 00 00 00 00          15229 	.dw	0,0
      0050E4 00 00 00 00          15230 	.dw	0,0
      0050E8 00 00 AF 90          15231 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      0050EC 00 00 AF 9B          15232 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1116)
      0050F0 00 02                15233 	.dw	2
      0050F2 78                   15234 	.db	120
      0050F3 01                   15235 	.sleb128	1
      0050F4 00 00 AF 8B          15236 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      0050F8 00 00 AF 90          15237 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      0050FC 00 02                15238 	.dw	2
      0050FE 78                   15239 	.db	120
      0050FF 07                   15240 	.sleb128	7
      005100 00 00 AF 89          15241 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      005104 00 00 AF 8B          15242 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      005108 00 02                15243 	.dw	2
      00510A 78                   15244 	.db	120
      00510B 06                   15245 	.sleb128	6
      00510C 00 00 AF 87          15246 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      005110 00 00 AF 89          15247 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      005114 00 02                15248 	.dw	2
      005116 78                   15249 	.db	120
      005117 05                   15250 	.sleb128	5
      005118 00 00 AF 85          15251 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      00511C 00 00 AF 87          15252 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      005120 00 02                15253 	.dw	2
      005122 78                   15254 	.db	120
      005123 03                   15255 	.sleb128	3
      005124 00 00 AF 83          15256 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      005128 00 00 AF 85          15257 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      00512C 00 02                15258 	.dw	2
      00512E 78                   15259 	.db	120
      00512F 02                   15260 	.sleb128	2
      005130 00 00 AF 81          15261 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      005134 00 00 AF 83          15262 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      005138 00 02                15263 	.dw	2
      00513A 78                   15264 	.db	120
      00513B 01                   15265 	.sleb128	1
      00513C 00 00 AF 78          15266 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      005140 00 00 AF 81          15267 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      005144 00 02                15268 	.dw	2
      005146 78                   15269 	.db	120
      005147 01                   15270 	.sleb128	1
      005148 00 00 AF 6F          15271 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      00514C 00 00 AF 78          15272 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      005150 00 02                15273 	.dw	2
      005152 78                   15274 	.db	120
      005153 01                   15275 	.sleb128	1
      005154 00 00 00 00          15276 	.dw	0,0
      005158 00 00 00 00          15277 	.dw	0,0
      00515C 00 00 AF 64          15278 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      005160 00 00 AF 6F          15279 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1100)
      005164 00 02                15280 	.dw	2
      005166 78                   15281 	.db	120
      005167 01                   15282 	.sleb128	1
      005168 00 00 AF 5F          15283 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      00516C 00 00 AF 64          15284 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      005170 00 02                15285 	.dw	2
      005172 78                   15286 	.db	120
      005173 07                   15287 	.sleb128	7
      005174 00 00 AF 5D          15288 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      005178 00 00 AF 5F          15289 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      00517C 00 02                15290 	.dw	2
      00517E 78                   15291 	.db	120
      00517F 06                   15292 	.sleb128	6
      005180 00 00 AF 5B          15293 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      005184 00 00 AF 5D          15294 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      005188 00 02                15295 	.dw	2
      00518A 78                   15296 	.db	120
      00518B 05                   15297 	.sleb128	5
      00518C 00 00 AF 59          15298 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      005190 00 00 AF 5B          15299 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      005194 00 02                15300 	.dw	2
      005196 78                   15301 	.db	120
      005197 03                   15302 	.sleb128	3
      005198 00 00 AF 57          15303 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      00519C 00 00 AF 59          15304 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      0051A0 00 02                15305 	.dw	2
      0051A2 78                   15306 	.db	120
      0051A3 02                   15307 	.sleb128	2
      0051A4 00 00 AF 55          15308 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0051A8 00 00 AF 57          15309 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      0051AC 00 02                15310 	.dw	2
      0051AE 78                   15311 	.db	120
      0051AF 01                   15312 	.sleb128	1
      0051B0 00 00 AF 4C          15313 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0051B4 00 00 AF 55          15314 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0051B8 00 02                15315 	.dw	2
      0051BA 78                   15316 	.db	120
      0051BB 01                   15317 	.sleb128	1
      0051BC 00 00 AF 43          15318 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      0051C0 00 00 AF 4C          15319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0051C4 00 02                15320 	.dw	2
      0051C6 78                   15321 	.db	120
      0051C7 01                   15322 	.sleb128	1
      0051C8 00 00 00 00          15323 	.dw	0,0
      0051CC 00 00 00 00          15324 	.dw	0,0
      0051D0 00 00 AF 38          15325 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0051D4 00 00 AF 43          15326 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1084)
      0051D8 00 02                15327 	.dw	2
      0051DA 78                   15328 	.db	120
      0051DB 01                   15329 	.sleb128	1
      0051DC 00 00 AF 33          15330 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      0051E0 00 00 AF 38          15331 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0051E4 00 02                15332 	.dw	2
      0051E6 78                   15333 	.db	120
      0051E7 07                   15334 	.sleb128	7
      0051E8 00 00 AF 31          15335 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      0051EC 00 00 AF 33          15336 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      0051F0 00 02                15337 	.dw	2
      0051F2 78                   15338 	.db	120
      0051F3 06                   15339 	.sleb128	6
      0051F4 00 00 AF 2F          15340 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      0051F8 00 00 AF 31          15341 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      0051FC 00 02                15342 	.dw	2
      0051FE 78                   15343 	.db	120
      0051FF 05                   15344 	.sleb128	5
      005200 00 00 AF 2D          15345 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      005204 00 00 AF 2F          15346 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      005208 00 02                15347 	.dw	2
      00520A 78                   15348 	.db	120
      00520B 03                   15349 	.sleb128	3
      00520C 00 00 AF 2B          15350 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      005210 00 00 AF 2D          15351 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      005214 00 02                15352 	.dw	2
      005216 78                   15353 	.db	120
      005217 02                   15354 	.sleb128	2
      005218 00 00 AF 29          15355 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      00521C 00 00 AF 2B          15356 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      005220 00 02                15357 	.dw	2
      005222 78                   15358 	.db	120
      005223 01                   15359 	.sleb128	1
      005224 00 00 AF 20          15360 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      005228 00 00 AF 29          15361 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      00522C 00 02                15362 	.dw	2
      00522E 78                   15363 	.db	120
      00522F 01                   15364 	.sleb128	1
      005230 00 00 AF 17          15365 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      005234 00 00 AF 20          15366 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      005238 00 02                15367 	.dw	2
      00523A 78                   15368 	.db	120
      00523B 01                   15369 	.sleb128	1
      00523C 00 00 00 00          15370 	.dw	0,0
      005240 00 00 00 00          15371 	.dw	0,0
      005244 00 00 AF 0C          15372 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      005248 00 00 AF 17          15373 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1068)
      00524C 00 02                15374 	.dw	2
      00524E 78                   15375 	.db	120
      00524F 01                   15376 	.sleb128	1
      005250 00 00 AF 07          15377 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      005254 00 00 AF 0C          15378 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      005258 00 02                15379 	.dw	2
      00525A 78                   15380 	.db	120
      00525B 07                   15381 	.sleb128	7
      00525C 00 00 AF 05          15382 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      005260 00 00 AF 07          15383 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      005264 00 02                15384 	.dw	2
      005266 78                   15385 	.db	120
      005267 06                   15386 	.sleb128	6
      005268 00 00 AF 03          15387 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      00526C 00 00 AF 05          15388 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      005270 00 02                15389 	.dw	2
      005272 78                   15390 	.db	120
      005273 05                   15391 	.sleb128	5
      005274 00 00 AF 01          15392 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      005278 00 00 AF 03          15393 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      00527C 00 02                15394 	.dw	2
      00527E 78                   15395 	.db	120
      00527F 03                   15396 	.sleb128	3
      005280 00 00 AE FF          15397 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      005284 00 00 AF 01          15398 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      005288 00 02                15399 	.dw	2
      00528A 78                   15400 	.db	120
      00528B 02                   15401 	.sleb128	2
      00528C 00 00 AE FD          15402 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      005290 00 00 AE FF          15403 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      005294 00 02                15404 	.dw	2
      005296 78                   15405 	.db	120
      005297 01                   15406 	.sleb128	1
      005298 00 00 AE F4          15407 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      00529C 00 00 AE FD          15408 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      0052A0 00 02                15409 	.dw	2
      0052A2 78                   15410 	.db	120
      0052A3 01                   15411 	.sleb128	1
      0052A4 00 00 AE EB          15412 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      0052A8 00 00 AE F4          15413 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      0052AC 00 02                15414 	.dw	2
      0052AE 78                   15415 	.db	120
      0052AF 01                   15416 	.sleb128	1
      0052B0 00 00 00 00          15417 	.dw	0,0
      0052B4 00 00 00 00          15418 	.dw	0,0
      0052B8 00 00 AE E0          15419 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      0052BC 00 00 AE EB          15420 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1052)
      0052C0 00 02                15421 	.dw	2
      0052C2 78                   15422 	.db	120
      0052C3 01                   15423 	.sleb128	1
      0052C4 00 00 AE DB          15424 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      0052C8 00 00 AE E0          15425 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      0052CC 00 02                15426 	.dw	2
      0052CE 78                   15427 	.db	120
      0052CF 07                   15428 	.sleb128	7
      0052D0 00 00 AE D9          15429 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      0052D4 00 00 AE DB          15430 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      0052D8 00 02                15431 	.dw	2
      0052DA 78                   15432 	.db	120
      0052DB 06                   15433 	.sleb128	6
      0052DC 00 00 AE D7          15434 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      0052E0 00 00 AE D9          15435 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      0052E4 00 02                15436 	.dw	2
      0052E6 78                   15437 	.db	120
      0052E7 05                   15438 	.sleb128	5
      0052E8 00 00 AE D5          15439 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      0052EC 00 00 AE D7          15440 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      0052F0 00 02                15441 	.dw	2
      0052F2 78                   15442 	.db	120
      0052F3 03                   15443 	.sleb128	3
      0052F4 00 00 AE D3          15444 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      0052F8 00 00 AE D5          15445 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      0052FC 00 02                15446 	.dw	2
      0052FE 78                   15447 	.db	120
      0052FF 02                   15448 	.sleb128	2
      005300 00 00 AE D1          15449 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      005304 00 00 AE D3          15450 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      005308 00 02                15451 	.dw	2
      00530A 78                   15452 	.db	120
      00530B 01                   15453 	.sleb128	1
      00530C 00 00 AE C8          15454 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      005310 00 00 AE D1          15455 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      005314 00 02                15456 	.dw	2
      005316 78                   15457 	.db	120
      005317 01                   15458 	.sleb128	1
      005318 00 00 AE BF          15459 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      00531C 00 00 AE C8          15460 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      005320 00 02                15461 	.dw	2
      005322 78                   15462 	.db	120
      005323 01                   15463 	.sleb128	1
      005324 00 00 AE B6          15464 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      005328 00 00 AE BF          15465 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      00532C 00 02                15466 	.dw	2
      00532E 78                   15467 	.db	120
      00532F 01                   15468 	.sleb128	1
      005330 00 00 AE A6          15469 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      005334 00 00 AE B6          15470 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      005338 00 02                15471 	.dw	2
      00533A 78                   15472 	.db	120
      00533B 01                   15473 	.sleb128	1
      00533C 00 00 00 00          15474 	.dw	0,0
      005340 00 00 00 00          15475 	.dw	0,0
      005344 00 00 AE 94          15476 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      005348 00 00 AE A6          15477 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1034)
      00534C 00 02                15478 	.dw	2
      00534E 78                   15479 	.db	120
      00534F 01                   15480 	.sleb128	1
      005350 00 00 AE 8F          15481 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      005354 00 00 AE 94          15482 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      005358 00 02                15483 	.dw	2
      00535A 78                   15484 	.db	120
      00535B 07                   15485 	.sleb128	7
      00535C 00 00 AE 8D          15486 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      005360 00 00 AE 8F          15487 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      005364 00 02                15488 	.dw	2
      005366 78                   15489 	.db	120
      005367 06                   15490 	.sleb128	6
      005368 00 00 AE 8B          15491 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      00536C 00 00 AE 8D          15492 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      005370 00 02                15493 	.dw	2
      005372 78                   15494 	.db	120
      005373 05                   15495 	.sleb128	5
      005374 00 00 AE 89          15496 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      005378 00 00 AE 8B          15497 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      00537C 00 02                15498 	.dw	2
      00537E 78                   15499 	.db	120
      00537F 03                   15500 	.sleb128	3
      005380 00 00 AE 87          15501 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      005384 00 00 AE 89          15502 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      005388 00 02                15503 	.dw	2
      00538A 78                   15504 	.db	120
      00538B 02                   15505 	.sleb128	2
      00538C 00 00 AE 85          15506 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      005390 00 00 AE 87          15507 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      005394 00 02                15508 	.dw	2
      005396 78                   15509 	.db	120
      005397 01                   15510 	.sleb128	1
      005398 00 00 AE 76          15511 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      00539C 00 00 AE 85          15512 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      0053A0 00 02                15513 	.dw	2
      0053A2 78                   15514 	.db	120
      0053A3 01                   15515 	.sleb128	1
      0053A4 00 00 00 00          15516 	.dw	0,0
      0053A8 00 00 00 00          15517 	.dw	0,0
      0053AC 00 00 AE 29          15518 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      0053B0 00 00 AE 76          15519 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018)
      0053B4 00 02                15520 	.dw	2
      0053B6 78                   15521 	.db	120
      0053B7 01                   15522 	.sleb128	1
      0053B8 00 00 AE 24          15523 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      0053BC 00 00 AE 29          15524 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      0053C0 00 02                15525 	.dw	2
      0053C2 78                   15526 	.db	120
      0053C3 07                   15527 	.sleb128	7
      0053C4 00 00 AE 22          15528 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      0053C8 00 00 AE 24          15529 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      0053CC 00 02                15530 	.dw	2
      0053CE 78                   15531 	.db	120
      0053CF 06                   15532 	.sleb128	6
      0053D0 00 00 AE 20          15533 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      0053D4 00 00 AE 22          15534 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      0053D8 00 02                15535 	.dw	2
      0053DA 78                   15536 	.db	120
      0053DB 05                   15537 	.sleb128	5
      0053DC 00 00 AE 1E          15538 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      0053E0 00 00 AE 20          15539 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      0053E4 00 02                15540 	.dw	2
      0053E6 78                   15541 	.db	120
      0053E7 03                   15542 	.sleb128	3
      0053E8 00 00 AE 1C          15543 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      0053EC 00 00 AE 1E          15544 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      0053F0 00 02                15545 	.dw	2
      0053F2 78                   15546 	.db	120
      0053F3 02                   15547 	.sleb128	2
      0053F4 00 00 AE 1A          15548 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      0053F8 00 00 AE 1C          15549 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      0053FC 00 02                15550 	.dw	2
      0053FE 78                   15551 	.db	120
      0053FF 01                   15552 	.sleb128	1
      005400 00 00 AE 0B          15553 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      005404 00 00 AE 1A          15554 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      005408 00 02                15555 	.dw	2
      00540A 78                   15556 	.db	120
      00540B 01                   15557 	.sleb128	1
      00540C 00 00 AE 06          15558 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      005410 00 00 AE 0B          15559 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      005414 00 02                15560 	.dw	2
      005416 78                   15561 	.db	120
      005417 07                   15562 	.sleb128	7
      005418 00 00 AE 04          15563 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      00541C 00 00 AE 06          15564 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      005420 00 02                15565 	.dw	2
      005422 78                   15566 	.db	120
      005423 06                   15567 	.sleb128	6
      005424 00 00 AE 02          15568 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      005428 00 00 AE 04          15569 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      00542C 00 02                15570 	.dw	2
      00542E 78                   15571 	.db	120
      00542F 05                   15572 	.sleb128	5
      005430 00 00 AE 00          15573 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      005434 00 00 AE 02          15574 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      005438 00 02                15575 	.dw	2
      00543A 78                   15576 	.db	120
      00543B 03                   15577 	.sleb128	3
      00543C 00 00 AD FE          15578 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      005440 00 00 AE 00          15579 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      005444 00 02                15580 	.dw	2
      005446 78                   15581 	.db	120
      005447 02                   15582 	.sleb128	2
      005448 00 00 AD FC          15583 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      00544C 00 00 AD FE          15584 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      005450 00 02                15585 	.dw	2
      005452 78                   15586 	.db	120
      005453 01                   15587 	.sleb128	1
      005454 00 00 AD ED          15588 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      005458 00 00 AD FC          15589 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      00545C 00 02                15590 	.dw	2
      00545E 78                   15591 	.db	120
      00545F 01                   15592 	.sleb128	1
      005460 00 00 AD E8          15593 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      005464 00 00 AD ED          15594 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      005468 00 02                15595 	.dw	2
      00546A 78                   15596 	.db	120
      00546B 07                   15597 	.sleb128	7
      00546C 00 00 AD E6          15598 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      005470 00 00 AD E8          15599 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      005474 00 02                15600 	.dw	2
      005476 78                   15601 	.db	120
      005477 06                   15602 	.sleb128	6
      005478 00 00 AD E4          15603 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      00547C 00 00 AD E6          15604 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      005480 00 02                15605 	.dw	2
      005482 78                   15606 	.db	120
      005483 05                   15607 	.sleb128	5
      005484 00 00 AD E2          15608 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      005488 00 00 AD E4          15609 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      00548C 00 02                15610 	.dw	2
      00548E 78                   15611 	.db	120
      00548F 03                   15612 	.sleb128	3
      005490 00 00 AD E0          15613 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      005494 00 00 AD E2          15614 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      005498 00 02                15615 	.dw	2
      00549A 78                   15616 	.db	120
      00549B 02                   15617 	.sleb128	2
      00549C 00 00 AD DE          15618 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      0054A0 00 00 AD E0          15619 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      0054A4 00 02                15620 	.dw	2
      0054A6 78                   15621 	.db	120
      0054A7 01                   15622 	.sleb128	1
      0054A8 00 00 AD D5          15623 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      0054AC 00 00 AD DE          15624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      0054B0 00 02                15625 	.dw	2
      0054B2 78                   15626 	.db	120
      0054B3 01                   15627 	.sleb128	1
      0054B4 00 00 AD CC          15628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      0054B8 00 00 AD D5          15629 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      0054BC 00 02                15630 	.dw	2
      0054BE 78                   15631 	.db	120
      0054BF 01                   15632 	.sleb128	1
      0054C0 00 00 AD C4          15633 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      0054C4 00 00 AD CC          15634 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      0054C8 00 02                15635 	.dw	2
      0054CA 78                   15636 	.db	120
      0054CB 01                   15637 	.sleb128	1
      0054CC 00 00 00 00          15638 	.dw	0,0
      0054D0 00 00 00 00          15639 	.dw	0,0
      0054D4 00 00 AD AC          15640 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      0054D8 00 00 AD C4          15641 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967)
      0054DC 00 02                15642 	.dw	2
      0054DE 78                   15643 	.db	120
      0054DF 01                   15644 	.sleb128	1
      0054E0 00 00 AD A7          15645 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      0054E4 00 00 AD AC          15646 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      0054E8 00 02                15647 	.dw	2
      0054EA 78                   15648 	.db	120
      0054EB 07                   15649 	.sleb128	7
      0054EC 00 00 AD A5          15650 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      0054F0 00 00 AD A7          15651 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      0054F4 00 02                15652 	.dw	2
      0054F6 78                   15653 	.db	120
      0054F7 06                   15654 	.sleb128	6
      0054F8 00 00 AD A3          15655 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      0054FC 00 00 AD A5          15656 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      005500 00 02                15657 	.dw	2
      005502 78                   15658 	.db	120
      005503 05                   15659 	.sleb128	5
      005504 00 00 AD A1          15660 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      005508 00 00 AD A3          15661 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      00550C 00 02                15662 	.dw	2
      00550E 78                   15663 	.db	120
      00550F 03                   15664 	.sleb128	3
      005510 00 00 AD 9F          15665 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      005514 00 00 AD A1          15666 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      005518 00 02                15667 	.dw	2
      00551A 78                   15668 	.db	120
      00551B 02                   15669 	.sleb128	2
      00551C 00 00 AD 9D          15670 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      005520 00 00 AD 9F          15671 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      005524 00 02                15672 	.dw	2
      005526 78                   15673 	.db	120
      005527 01                   15674 	.sleb128	1
      005528 00 00 AD 8E          15675 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      00552C 00 00 AD 9D          15676 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      005530 00 02                15677 	.dw	2
      005532 78                   15678 	.db	120
      005533 01                   15679 	.sleb128	1
      005534 00 00 00 00          15680 	.dw	0,0
      005538 00 00 00 00          15681 	.dw	0,0
      00553C 00 00 AD 83          15682 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      005540 00 00 AD 8E          15683 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$946)
      005544 00 02                15684 	.dw	2
      005546 78                   15685 	.db	120
      005547 01                   15686 	.sleb128	1
      005548 00 00 AD 7E          15687 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      00554C 00 00 AD 83          15688 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      005550 00 02                15689 	.dw	2
      005552 78                   15690 	.db	120
      005553 07                   15691 	.sleb128	7
      005554 00 00 AD 7C          15692 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      005558 00 00 AD 7E          15693 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      00555C 00 02                15694 	.dw	2
      00555E 78                   15695 	.db	120
      00555F 06                   15696 	.sleb128	6
      005560 00 00 AD 7A          15697 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      005564 00 00 AD 7C          15698 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      005568 00 02                15699 	.dw	2
      00556A 78                   15700 	.db	120
      00556B 05                   15701 	.sleb128	5
      00556C 00 00 AD 78          15702 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      005570 00 00 AD 7A          15703 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      005574 00 02                15704 	.dw	2
      005576 78                   15705 	.db	120
      005577 03                   15706 	.sleb128	3
      005578 00 00 AD 76          15707 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      00557C 00 00 AD 78          15708 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      005580 00 02                15709 	.dw	2
      005582 78                   15710 	.db	120
      005583 02                   15711 	.sleb128	2
      005584 00 00 AD 74          15712 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      005588 00 00 AD 76          15713 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      00558C 00 02                15714 	.dw	2
      00558E 78                   15715 	.db	120
      00558F 01                   15716 	.sleb128	1
      005590 00 00 AD 6B          15717 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      005594 00 00 AD 74          15718 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      005598 00 02                15719 	.dw	2
      00559A 78                   15720 	.db	120
      00559B 01                   15721 	.sleb128	1
      00559C 00 00 AD 62          15722 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      0055A0 00 00 AD 6B          15723 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      0055A4 00 02                15724 	.dw	2
      0055A6 78                   15725 	.db	120
      0055A7 01                   15726 	.sleb128	1
      0055A8 00 00 AD 59          15727 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      0055AC 00 00 AD 62          15728 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      0055B0 00 02                15729 	.dw	2
      0055B2 78                   15730 	.db	120
      0055B3 01                   15731 	.sleb128	1
      0055B4 00 00 AD 50          15732 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      0055B8 00 00 AD 59          15733 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      0055BC 00 02                15734 	.dw	2
      0055BE 78                   15735 	.db	120
      0055BF 01                   15736 	.sleb128	1
      0055C0 00 00 00 00          15737 	.dw	0,0
      0055C4 00 00 00 00          15738 	.dw	0,0
      0055C8 00 00 AD 45          15739 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      0055CC 00 00 AD 50          15740 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$928)
      0055D0 00 02                15741 	.dw	2
      0055D2 78                   15742 	.db	120
      0055D3 01                   15743 	.sleb128	1
      0055D4 00 00 AD 40          15744 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      0055D8 00 00 AD 45          15745 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      0055DC 00 02                15746 	.dw	2
      0055DE 78                   15747 	.db	120
      0055DF 07                   15748 	.sleb128	7
      0055E0 00 00 AD 3E          15749 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      0055E4 00 00 AD 40          15750 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      0055E8 00 02                15751 	.dw	2
      0055EA 78                   15752 	.db	120
      0055EB 06                   15753 	.sleb128	6
      0055EC 00 00 AD 3C          15754 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      0055F0 00 00 AD 3E          15755 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      0055F4 00 02                15756 	.dw	2
      0055F6 78                   15757 	.db	120
      0055F7 05                   15758 	.sleb128	5
      0055F8 00 00 AD 3A          15759 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      0055FC 00 00 AD 3C          15760 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      005600 00 02                15761 	.dw	2
      005602 78                   15762 	.db	120
      005603 03                   15763 	.sleb128	3
      005604 00 00 AD 38          15764 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      005608 00 00 AD 3A          15765 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      00560C 00 02                15766 	.dw	2
      00560E 78                   15767 	.db	120
      00560F 02                   15768 	.sleb128	2
      005610 00 00 AD 36          15769 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      005614 00 00 AD 38          15770 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      005618 00 02                15771 	.dw	2
      00561A 78                   15772 	.db	120
      00561B 01                   15773 	.sleb128	1
      00561C 00 00 AD 2D          15774 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      005620 00 00 AD 36          15775 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      005624 00 02                15776 	.dw	2
      005626 78                   15777 	.db	120
      005627 01                   15778 	.sleb128	1
      005628 00 00 AD 24          15779 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      00562C 00 00 AD 2D          15780 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      005630 00 02                15781 	.dw	2
      005632 78                   15782 	.db	120
      005633 01                   15783 	.sleb128	1
      005634 00 00 AD 1B          15784 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      005638 00 00 AD 24          15785 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      00563C 00 02                15786 	.dw	2
      00563E 78                   15787 	.db	120
      00563F 01                   15788 	.sleb128	1
      005640 00 00 AD 12          15789 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      005644 00 00 AD 1B          15790 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      005648 00 02                15791 	.dw	2
      00564A 78                   15792 	.db	120
      00564B 01                   15793 	.sleb128	1
      00564C 00 00 AD 09          15794 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      005650 00 00 AD 12          15795 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      005654 00 02                15796 	.dw	2
      005656 78                   15797 	.db	120
      005657 01                   15798 	.sleb128	1
      005658 00 00 AC F9          15799 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      00565C 00 00 AD 09          15800 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      005660 00 02                15801 	.dw	2
      005662 78                   15802 	.db	120
      005663 01                   15803 	.sleb128	1
      005664 00 00 00 00          15804 	.dw	0,0
      005668 00 00 00 00          15805 	.dw	0,0
      00566C 00 00 AC E1          15806 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      005670 00 00 AC F9          15807 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$908)
      005674 00 02                15808 	.dw	2
      005676 78                   15809 	.db	120
      005677 01                   15810 	.sleb128	1
      005678 00 00 AC DC          15811 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      00567C 00 00 AC E1          15812 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      005680 00 02                15813 	.dw	2
      005682 78                   15814 	.db	120
      005683 07                   15815 	.sleb128	7
      005684 00 00 AC DA          15816 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      005688 00 00 AC DC          15817 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      00568C 00 02                15818 	.dw	2
      00568E 78                   15819 	.db	120
      00568F 06                   15820 	.sleb128	6
      005690 00 00 AC D8          15821 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      005694 00 00 AC DA          15822 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      005698 00 02                15823 	.dw	2
      00569A 78                   15824 	.db	120
      00569B 05                   15825 	.sleb128	5
      00569C 00 00 AC D6          15826 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      0056A0 00 00 AC D8          15827 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      0056A4 00 02                15828 	.dw	2
      0056A6 78                   15829 	.db	120
      0056A7 03                   15830 	.sleb128	3
      0056A8 00 00 AC D4          15831 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      0056AC 00 00 AC D6          15832 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      0056B0 00 02                15833 	.dw	2
      0056B2 78                   15834 	.db	120
      0056B3 02                   15835 	.sleb128	2
      0056B4 00 00 AC CB          15836 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      0056B8 00 00 AC D4          15837 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      0056BC 00 02                15838 	.dw	2
      0056BE 78                   15839 	.db	120
      0056BF 01                   15840 	.sleb128	1
      0056C0 00 00 AC C3          15841 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      0056C4 00 00 AC CB          15842 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      0056C8 00 02                15843 	.dw	2
      0056CA 78                   15844 	.db	120
      0056CB 01                   15845 	.sleb128	1
      0056CC 00 00 00 00          15846 	.dw	0,0
      0056D0 00 00 00 00          15847 	.dw	0,0
      0056D4 00 00 AC AB          15848 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      0056D8 00 00 AC C3          15849 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$887)
      0056DC 00 02                15850 	.dw	2
      0056DE 78                   15851 	.db	120
      0056DF 01                   15852 	.sleb128	1
      0056E0 00 00 AC A6          15853 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      0056E4 00 00 AC AB          15854 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      0056E8 00 02                15855 	.dw	2
      0056EA 78                   15856 	.db	120
      0056EB 07                   15857 	.sleb128	7
      0056EC 00 00 AC A4          15858 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      0056F0 00 00 AC A6          15859 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      0056F4 00 02                15860 	.dw	2
      0056F6 78                   15861 	.db	120
      0056F7 06                   15862 	.sleb128	6
      0056F8 00 00 AC A2          15863 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      0056FC 00 00 AC A4          15864 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      005700 00 02                15865 	.dw	2
      005702 78                   15866 	.db	120
      005703 05                   15867 	.sleb128	5
      005704 00 00 AC A0          15868 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      005708 00 00 AC A2          15869 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      00570C 00 02                15870 	.dw	2
      00570E 78                   15871 	.db	120
      00570F 03                   15872 	.sleb128	3
      005710 00 00 AC 9E          15873 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      005714 00 00 AC A0          15874 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      005718 00 02                15875 	.dw	2
      00571A 78                   15876 	.db	120
      00571B 02                   15877 	.sleb128	2
      00571C 00 00 AC 9C          15878 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      005720 00 00 AC 9E          15879 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      005724 00 02                15880 	.dw	2
      005726 78                   15881 	.db	120
      005727 01                   15882 	.sleb128	1
      005728 00 00 AC 8D          15883 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      00572C 00 00 AC 9C          15884 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      005730 00 02                15885 	.dw	2
      005732 78                   15886 	.db	120
      005733 01                   15887 	.sleb128	1
      005734 00 00 00 00          15888 	.dw	0,0
      005738 00 00 00 00          15889 	.dw	0,0
      00573C 00 00 AC 75          15890 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      005740 00 00 AC 8D          15891 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$866)
      005744 00 02                15892 	.dw	2
      005746 78                   15893 	.db	120
      005747 01                   15894 	.sleb128	1
      005748 00 00 AC 70          15895 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      00574C 00 00 AC 75          15896 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      005750 00 02                15897 	.dw	2
      005752 78                   15898 	.db	120
      005753 07                   15899 	.sleb128	7
      005754 00 00 AC 6E          15900 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      005758 00 00 AC 70          15901 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      00575C 00 02                15902 	.dw	2
      00575E 78                   15903 	.db	120
      00575F 06                   15904 	.sleb128	6
      005760 00 00 AC 6C          15905 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      005764 00 00 AC 6E          15906 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      005768 00 02                15907 	.dw	2
      00576A 78                   15908 	.db	120
      00576B 05                   15909 	.sleb128	5
      00576C 00 00 AC 6A          15910 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      005770 00 00 AC 6C          15911 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      005774 00 02                15912 	.dw	2
      005776 78                   15913 	.db	120
      005777 03                   15914 	.sleb128	3
      005778 00 00 AC 68          15915 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      00577C 00 00 AC 6A          15916 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      005780 00 02                15917 	.dw	2
      005782 78                   15918 	.db	120
      005783 02                   15919 	.sleb128	2
      005784 00 00 AC 66          15920 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      005788 00 00 AC 68          15921 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      00578C 00 02                15922 	.dw	2
      00578E 78                   15923 	.db	120
      00578F 01                   15924 	.sleb128	1
      005790 00 00 AC 57          15925 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      005794 00 00 AC 66          15926 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      005798 00 02                15927 	.dw	2
      00579A 78                   15928 	.db	120
      00579B 01                   15929 	.sleb128	1
      00579C 00 00 00 00          15930 	.dw	0,0
      0057A0 00 00 00 00          15931 	.dw	0,0
      0057A4 00 00 AC 3F          15932 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      0057A8 00 00 AC 57          15933 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$845)
      0057AC 00 02                15934 	.dw	2
      0057AE 78                   15935 	.db	120
      0057AF 01                   15936 	.sleb128	1
      0057B0 00 00 AC 3A          15937 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      0057B4 00 00 AC 3F          15938 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      0057B8 00 02                15939 	.dw	2
      0057BA 78                   15940 	.db	120
      0057BB 07                   15941 	.sleb128	7
      0057BC 00 00 AC 38          15942 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      0057C0 00 00 AC 3A          15943 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      0057C4 00 02                15944 	.dw	2
      0057C6 78                   15945 	.db	120
      0057C7 06                   15946 	.sleb128	6
      0057C8 00 00 AC 36          15947 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      0057CC 00 00 AC 38          15948 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      0057D0 00 02                15949 	.dw	2
      0057D2 78                   15950 	.db	120
      0057D3 05                   15951 	.sleb128	5
      0057D4 00 00 AC 34          15952 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      0057D8 00 00 AC 36          15953 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      0057DC 00 02                15954 	.dw	2
      0057DE 78                   15955 	.db	120
      0057DF 03                   15956 	.sleb128	3
      0057E0 00 00 AC 32          15957 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      0057E4 00 00 AC 34          15958 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      0057E8 00 02                15959 	.dw	2
      0057EA 78                   15960 	.db	120
      0057EB 02                   15961 	.sleb128	2
      0057EC 00 00 AC 30          15962 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      0057F0 00 00 AC 32          15963 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      0057F4 00 02                15964 	.dw	2
      0057F6 78                   15965 	.db	120
      0057F7 01                   15966 	.sleb128	1
      0057F8 00 00 AC 21          15967 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      0057FC 00 00 AC 30          15968 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      005800 00 02                15969 	.dw	2
      005802 78                   15970 	.db	120
      005803 01                   15971 	.sleb128	1
      005804 00 00 00 00          15972 	.dw	0,0
      005808 00 00 00 00          15973 	.dw	0,0
      00580C 00 00 AC 16          15974 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      005810 00 00 AC 21          15975 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$824)
      005814 00 02                15976 	.dw	2
      005816 78                   15977 	.db	120
      005817 01                   15978 	.sleb128	1
      005818 00 00 AC 11          15979 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      00581C 00 00 AC 16          15980 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      005820 00 02                15981 	.dw	2
      005822 78                   15982 	.db	120
      005823 07                   15983 	.sleb128	7
      005824 00 00 AC 0F          15984 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      005828 00 00 AC 11          15985 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      00582C 00 02                15986 	.dw	2
      00582E 78                   15987 	.db	120
      00582F 06                   15988 	.sleb128	6
      005830 00 00 AC 0D          15989 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      005834 00 00 AC 0F          15990 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      005838 00 02                15991 	.dw	2
      00583A 78                   15992 	.db	120
      00583B 05                   15993 	.sleb128	5
      00583C 00 00 AC 0B          15994 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      005840 00 00 AC 0D          15995 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      005844 00 02                15996 	.dw	2
      005846 78                   15997 	.db	120
      005847 03                   15998 	.sleb128	3
      005848 00 00 AC 09          15999 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      00584C 00 00 AC 0B          16000 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      005850 00 02                16001 	.dw	2
      005852 78                   16002 	.db	120
      005853 02                   16003 	.sleb128	2
      005854 00 00 AC 00          16004 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      005858 00 00 AC 09          16005 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      00585C 00 02                16006 	.dw	2
      00585E 78                   16007 	.db	120
      00585F 01                   16008 	.sleb128	1
      005860 00 00 AB F7          16009 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      005864 00 00 AC 00          16010 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      005868 00 02                16011 	.dw	2
      00586A 78                   16012 	.db	120
      00586B 01                   16013 	.sleb128	1
      00586C 00 00 AB EE          16014 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      005870 00 00 AB F7          16015 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      005874 00 02                16016 	.dw	2
      005876 78                   16017 	.db	120
      005877 01                   16018 	.sleb128	1
      005878 00 00 AB E5          16019 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      00587C 00 00 AB EE          16020 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      005880 00 02                16021 	.dw	2
      005882 78                   16022 	.db	120
      005883 01                   16023 	.sleb128	1
      005884 00 00 AB DC          16024 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      005888 00 00 AB E5          16025 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      00588C 00 02                16026 	.dw	2
      00588E 78                   16027 	.db	120
      00588F 01                   16028 	.sleb128	1
      005890 00 00 AB D3          16029 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      005894 00 00 AB DC          16030 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      005898 00 02                16031 	.dw	2
      00589A 78                   16032 	.db	120
      00589B 01                   16033 	.sleb128	1
      00589C 00 00 00 00          16034 	.dw	0,0
      0058A0 00 00 00 00          16035 	.dw	0,0
      0058A4 00 00 AB D2          16036 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0058A8 00 00 AB D3          16037 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$806)
      0058AC 00 02                16038 	.dw	2
      0058AE 78                   16039 	.db	120
      0058AF 01                   16040 	.sleb128	1
      0058B0 00 00 AB C9          16041 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0058B4 00 00 AB D2          16042 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0058B8 00 02                16043 	.dw	2
      0058BA 78                   16044 	.db	120
      0058BB 02                   16045 	.sleb128	2
      0058BC 00 00 AB C5          16046 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      0058C0 00 00 AB C9          16047 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0058C4 00 02                16048 	.dw	2
      0058C6 78                   16049 	.db	120
      0058C7 03                   16050 	.sleb128	3
      0058C8 00 00 AB C2          16051 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      0058CC 00 00 AB C5          16052 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      0058D0 00 02                16053 	.dw	2
      0058D2 78                   16054 	.db	120
      0058D3 02                   16055 	.sleb128	2
      0058D4 00 00 AB BD          16056 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      0058D8 00 00 AB C2          16057 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      0058DC 00 02                16058 	.dw	2
      0058DE 78                   16059 	.db	120
      0058DF 05                   16060 	.sleb128	5
      0058E0 00 00 AB BA          16061 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      0058E4 00 00 AB BD          16062 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      0058E8 00 02                16063 	.dw	2
      0058EA 78                   16064 	.db	120
      0058EB 04                   16065 	.sleb128	4
      0058EC 00 00 AB B8          16066 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      0058F0 00 00 AB BA          16067 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      0058F4 00 02                16068 	.dw	2
      0058F6 78                   16069 	.db	120
      0058F7 03                   16070 	.sleb128	3
      0058F8 00 00 AB B2          16071 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      0058FC 00 00 AB B8          16072 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      005900 00 02                16073 	.dw	2
      005902 78                   16074 	.db	120
      005903 02                   16075 	.sleb128	2
      005904 00 00 AB AD          16076 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      005908 00 00 AB B2          16077 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      00590C 00 02                16078 	.dw	2
      00590E 78                   16079 	.db	120
      00590F 05                   16080 	.sleb128	5
      005910 00 00 AB AA          16081 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      005914 00 00 AB AD          16082 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      005918 00 02                16083 	.dw	2
      00591A 78                   16084 	.db	120
      00591B 04                   16085 	.sleb128	4
      00591C 00 00 AB A8          16086 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      005920 00 00 AB AA          16087 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      005924 00 02                16088 	.dw	2
      005926 78                   16089 	.db	120
      005927 03                   16090 	.sleb128	3
      005928 00 00 AB 9D          16091 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      00592C 00 00 AB A8          16092 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      005930 00 02                16093 	.dw	2
      005932 78                   16094 	.db	120
      005933 02                   16095 	.sleb128	2
      005934 00 00 AB 98          16096 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      005938 00 00 AB 9D          16097 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      00593C 00 02                16098 	.dw	2
      00593E 78                   16099 	.db	120
      00593F 08                   16100 	.sleb128	8
      005940 00 00 AB 96          16101 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      005944 00 00 AB 98          16102 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      005948 00 02                16103 	.dw	2
      00594A 78                   16104 	.db	120
      00594B 07                   16105 	.sleb128	7
      00594C 00 00 AB 94          16106 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      005950 00 00 AB 96          16107 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      005954 00 02                16108 	.dw	2
      005956 78                   16109 	.db	120
      005957 06                   16110 	.sleb128	6
      005958 00 00 AB 92          16111 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      00595C 00 00 AB 94          16112 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      005960 00 02                16113 	.dw	2
      005962 78                   16114 	.db	120
      005963 04                   16115 	.sleb128	4
      005964 00 00 AB 90          16116 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      005968 00 00 AB 92          16117 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      00596C 00 02                16118 	.dw	2
      00596E 78                   16119 	.db	120
      00596F 03                   16120 	.sleb128	3
      005970 00 00 AB 85          16121 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      005974 00 00 AB 90          16122 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      005978 00 02                16123 	.dw	2
      00597A 78                   16124 	.db	120
      00597B 02                   16125 	.sleb128	2
      00597C 00 00 AB 80          16126 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      005980 00 00 AB 85          16127 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      005984 00 02                16128 	.dw	2
      005986 78                   16129 	.db	120
      005987 08                   16130 	.sleb128	8
      005988 00 00 AB 7E          16131 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      00598C 00 00 AB 80          16132 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      005990 00 02                16133 	.dw	2
      005992 78                   16134 	.db	120
      005993 07                   16135 	.sleb128	7
      005994 00 00 AB 7C          16136 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      005998 00 00 AB 7E          16137 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      00599C 00 02                16138 	.dw	2
      00599E 78                   16139 	.db	120
      00599F 06                   16140 	.sleb128	6
      0059A0 00 00 AB 7A          16141 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      0059A4 00 00 AB 7C          16142 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      0059A8 00 02                16143 	.dw	2
      0059AA 78                   16144 	.db	120
      0059AB 04                   16145 	.sleb128	4
      0059AC 00 00 AB 78          16146 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      0059B0 00 00 AB 7A          16147 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      0059B4 00 02                16148 	.dw	2
      0059B6 78                   16149 	.db	120
      0059B7 03                   16150 	.sleb128	3
      0059B8 00 00 AB 76          16151 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      0059BC 00 00 AB 78          16152 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      0059C0 00 02                16153 	.dw	2
      0059C2 78                   16154 	.db	120
      0059C3 02                   16155 	.sleb128	2
      0059C4 00 00 AB 67          16156 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      0059C8 00 00 AB 76          16157 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      0059CC 00 02                16158 	.dw	2
      0059CE 78                   16159 	.db	120
      0059CF 02                   16160 	.sleb128	2
      0059D0 00 00 AB 62          16161 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      0059D4 00 00 AB 67          16162 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      0059D8 00 02                16163 	.dw	2
      0059DA 78                   16164 	.db	120
      0059DB 08                   16165 	.sleb128	8
      0059DC 00 00 AB 60          16166 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      0059E0 00 00 AB 62          16167 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      0059E4 00 02                16168 	.dw	2
      0059E6 78                   16169 	.db	120
      0059E7 07                   16170 	.sleb128	7
      0059E8 00 00 AB 5E          16171 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      0059EC 00 00 AB 60          16172 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      0059F0 00 02                16173 	.dw	2
      0059F2 78                   16174 	.db	120
      0059F3 06                   16175 	.sleb128	6
      0059F4 00 00 AB 5C          16176 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      0059F8 00 00 AB 5E          16177 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      0059FC 00 02                16178 	.dw	2
      0059FE 78                   16179 	.db	120
      0059FF 04                   16180 	.sleb128	4
      005A00 00 00 AB 5A          16181 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      005A04 00 00 AB 5C          16182 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      005A08 00 02                16183 	.dw	2
      005A0A 78                   16184 	.db	120
      005A0B 03                   16185 	.sleb128	3
      005A0C 00 00 AB 58          16186 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      005A10 00 00 AB 5A          16187 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      005A14 00 02                16188 	.dw	2
      005A16 78                   16189 	.db	120
      005A17 02                   16190 	.sleb128	2
      005A18 00 00 AB 48          16191 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      005A1C 00 00 AB 58          16192 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      005A20 00 02                16193 	.dw	2
      005A22 78                   16194 	.db	120
      005A23 02                   16195 	.sleb128	2
      005A24 00 00 AB 3F          16196 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      005A28 00 00 AB 48          16197 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      005A2C 00 02                16198 	.dw	2
      005A2E 78                   16199 	.db	120
      005A2F 02                   16200 	.sleb128	2
      005A30 00 00 AB 30          16201 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      005A34 00 00 AB 3F          16202 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      005A38 00 02                16203 	.dw	2
      005A3A 78                   16204 	.db	120
      005A3B 02                   16205 	.sleb128	2
      005A3C 00 00 AB 2F          16206 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      005A40 00 00 AB 30          16207 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      005A44 00 02                16208 	.dw	2
      005A46 78                   16209 	.db	120
      005A47 01                   16210 	.sleb128	1
      005A48 00 00 00 00          16211 	.dw	0,0
      005A4C 00 00 00 00          16212 	.dw	0,0
      005A50 00 00 AB 2E          16213 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      005A54 00 00 AB 2F          16214 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$755)
      005A58 00 02                16215 	.dw	2
      005A5A 78                   16216 	.db	120
      005A5B 01                   16217 	.sleb128	1
      005A5C 00 00 AB 1D          16218 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      005A60 00 00 AB 2E          16219 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      005A64 00 02                16220 	.dw	2
      005A66 78                   16221 	.db	120
      005A67 02                   16222 	.sleb128	2
      005A68 00 00 AB 18          16223 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      005A6C 00 00 AB 1D          16224 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      005A70 00 02                16225 	.dw	2
      005A72 78                   16226 	.db	120
      005A73 08                   16227 	.sleb128	8
      005A74 00 00 AB 16          16228 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      005A78 00 00 AB 18          16229 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      005A7C 00 02                16230 	.dw	2
      005A7E 78                   16231 	.db	120
      005A7F 07                   16232 	.sleb128	7
      005A80 00 00 AB 14          16233 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      005A84 00 00 AB 16          16234 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      005A88 00 02                16235 	.dw	2
      005A8A 78                   16236 	.db	120
      005A8B 06                   16237 	.sleb128	6
      005A8C 00 00 AB 12          16238 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      005A90 00 00 AB 14          16239 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      005A94 00 02                16240 	.dw	2
      005A96 78                   16241 	.db	120
      005A97 04                   16242 	.sleb128	4
      005A98 00 00 AB 10          16243 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      005A9C 00 00 AB 12          16244 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      005AA0 00 02                16245 	.dw	2
      005AA2 78                   16246 	.db	120
      005AA3 03                   16247 	.sleb128	3
      005AA4 00 00 AB 05          16248 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      005AA8 00 00 AB 10          16249 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      005AAC 00 02                16250 	.dw	2
      005AAE 78                   16251 	.db	120
      005AAF 02                   16252 	.sleb128	2
      005AB0 00 00 AB 04          16253 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      005AB4 00 00 AB 05          16254 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      005AB8 00 02                16255 	.dw	2
      005ABA 78                   16256 	.db	120
      005ABB 01                   16257 	.sleb128	1
      005ABC 00 00 00 00          16258 	.dw	0,0
      005AC0 00 00 00 00          16259 	.dw	0,0
      005AC4 00 00 AA FB          16260 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      005AC8 00 00 AB 04          16261 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$739)
      005ACC 00 02                16262 	.dw	2
      005ACE 78                   16263 	.db	120
      005ACF 01                   16264 	.sleb128	1
      005AD0 00 00 AA F6          16265 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      005AD4 00 00 AA FB          16266 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      005AD8 00 02                16267 	.dw	2
      005ADA 78                   16268 	.db	120
      005ADB 04                   16269 	.sleb128	4
      005ADC 00 00 AA F3          16270 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      005AE0 00 00 AA F6          16271 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      005AE4 00 02                16272 	.dw	2
      005AE6 78                   16273 	.db	120
      005AE7 03                   16274 	.sleb128	3
      005AE8 00 00 AA F0          16275 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      005AEC 00 00 AA F3          16276 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      005AF0 00 02                16277 	.dw	2
      005AF2 78                   16278 	.db	120
      005AF3 02                   16279 	.sleb128	2
      005AF4 00 00 AA ED          16280 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      005AF8 00 00 AA F0          16281 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      005AFC 00 02                16282 	.dw	2
      005AFE 78                   16283 	.db	120
      005AFF 01                   16284 	.sleb128	1
      005B00 00 00 AA E8          16285 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      005B04 00 00 AA ED          16286 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      005B08 00 02                16287 	.dw	2
      005B0A 78                   16288 	.db	120
      005B0B 07                   16289 	.sleb128	7
      005B0C 00 00 AA E6          16290 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      005B10 00 00 AA E8          16291 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      005B14 00 02                16292 	.dw	2
      005B16 78                   16293 	.db	120
      005B17 06                   16294 	.sleb128	6
      005B18 00 00 AA E4          16295 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      005B1C 00 00 AA E6          16296 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      005B20 00 02                16297 	.dw	2
      005B22 78                   16298 	.db	120
      005B23 05                   16299 	.sleb128	5
      005B24 00 00 AA E2          16300 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      005B28 00 00 AA E4          16301 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      005B2C 00 02                16302 	.dw	2
      005B2E 78                   16303 	.db	120
      005B2F 03                   16304 	.sleb128	3
      005B30 00 00 AA E0          16305 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      005B34 00 00 AA E2          16306 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      005B38 00 02                16307 	.dw	2
      005B3A 78                   16308 	.db	120
      005B3B 02                   16309 	.sleb128	2
      005B3C 00 00 AA D7          16310 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      005B40 00 00 AA E0          16311 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      005B44 00 02                16312 	.dw	2
      005B46 78                   16313 	.db	120
      005B47 01                   16314 	.sleb128	1
      005B48 00 00 AA CE          16315 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      005B4C 00 00 AA D7          16316 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      005B50 00 02                16317 	.dw	2
      005B52 78                   16318 	.db	120
      005B53 01                   16319 	.sleb128	1
      005B54 00 00 AA C9          16320 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      005B58 00 00 AA CE          16321 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      005B5C 00 02                16322 	.dw	2
      005B5E 78                   16323 	.db	120
      005B5F 07                   16324 	.sleb128	7
      005B60 00 00 AA C7          16325 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      005B64 00 00 AA C9          16326 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      005B68 00 02                16327 	.dw	2
      005B6A 78                   16328 	.db	120
      005B6B 06                   16329 	.sleb128	6
      005B6C 00 00 AA C5          16330 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      005B70 00 00 AA C7          16331 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      005B74 00 02                16332 	.dw	2
      005B76 78                   16333 	.db	120
      005B77 05                   16334 	.sleb128	5
      005B78 00 00 AA C3          16335 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      005B7C 00 00 AA C5          16336 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      005B80 00 02                16337 	.dw	2
      005B82 78                   16338 	.db	120
      005B83 03                   16339 	.sleb128	3
      005B84 00 00 AA C1          16340 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      005B88 00 00 AA C3          16341 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      005B8C 00 02                16342 	.dw	2
      005B8E 78                   16343 	.db	120
      005B8F 02                   16344 	.sleb128	2
      005B90 00 00 AA BF          16345 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      005B94 00 00 AA C1          16346 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      005B98 00 02                16347 	.dw	2
      005B9A 78                   16348 	.db	120
      005B9B 01                   16349 	.sleb128	1
      005B9C 00 00 AA B6          16350 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      005BA0 00 00 AA BF          16351 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      005BA4 00 02                16352 	.dw	2
      005BA6 78                   16353 	.db	120
      005BA7 01                   16354 	.sleb128	1
      005BA8 00 00 AA AD          16355 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      005BAC 00 00 AA B6          16356 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      005BB0 00 02                16357 	.dw	2
      005BB2 78                   16358 	.db	120
      005BB3 01                   16359 	.sleb128	1
      005BB4 00 00 AA 9D          16360 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      005BB8 00 00 AA AD          16361 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      005BBC 00 02                16362 	.dw	2
      005BBE 78                   16363 	.db	120
      005BBF 01                   16364 	.sleb128	1
      005BC0 00 00 00 00          16365 	.dw	0,0
      005BC4 00 00 00 00          16366 	.dw	0,0
      005BC8 00 00 AA 92          16367 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      005BCC 00 00 AA 9D          16368 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$710)
      005BD0 00 02                16369 	.dw	2
      005BD2 78                   16370 	.db	120
      005BD3 01                   16371 	.sleb128	1
      005BD4 00 00 AA 8D          16372 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      005BD8 00 00 AA 92          16373 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      005BDC 00 02                16374 	.dw	2
      005BDE 78                   16375 	.db	120
      005BDF 04                   16376 	.sleb128	4
      005BE0 00 00 AA 8A          16377 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      005BE4 00 00 AA 8D          16378 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      005BE8 00 02                16379 	.dw	2
      005BEA 78                   16380 	.db	120
      005BEB 03                   16381 	.sleb128	3
      005BEC 00 00 AA 87          16382 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      005BF0 00 00 AA 8A          16383 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      005BF4 00 02                16384 	.dw	2
      005BF6 78                   16385 	.db	120
      005BF7 02                   16386 	.sleb128	2
      005BF8 00 00 AA 84          16387 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      005BFC 00 00 AA 87          16388 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      005C00 00 02                16389 	.dw	2
      005C02 78                   16390 	.db	120
      005C03 01                   16391 	.sleb128	1
      005C04 00 00 AA 7F          16392 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      005C08 00 00 AA 84          16393 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      005C0C 00 02                16394 	.dw	2
      005C0E 78                   16395 	.db	120
      005C0F 07                   16396 	.sleb128	7
      005C10 00 00 AA 7D          16397 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      005C14 00 00 AA 7F          16398 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      005C18 00 02                16399 	.dw	2
      005C1A 78                   16400 	.db	120
      005C1B 06                   16401 	.sleb128	6
      005C1C 00 00 AA 7B          16402 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      005C20 00 00 AA 7D          16403 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      005C24 00 02                16404 	.dw	2
      005C26 78                   16405 	.db	120
      005C27 05                   16406 	.sleb128	5
      005C28 00 00 AA 79          16407 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      005C2C 00 00 AA 7B          16408 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      005C30 00 02                16409 	.dw	2
      005C32 78                   16410 	.db	120
      005C33 03                   16411 	.sleb128	3
      005C34 00 00 AA 77          16412 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      005C38 00 00 AA 79          16413 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      005C3C 00 02                16414 	.dw	2
      005C3E 78                   16415 	.db	120
      005C3F 02                   16416 	.sleb128	2
      005C40 00 00 AA 6E          16417 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      005C44 00 00 AA 77          16418 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      005C48 00 02                16419 	.dw	2
      005C4A 78                   16420 	.db	120
      005C4B 01                   16421 	.sleb128	1
      005C4C 00 00 AA 65          16422 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      005C50 00 00 AA 6E          16423 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      005C54 00 02                16424 	.dw	2
      005C56 78                   16425 	.db	120
      005C57 01                   16426 	.sleb128	1
      005C58 00 00 AA 60          16427 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      005C5C 00 00 AA 65          16428 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      005C60 00 02                16429 	.dw	2
      005C62 78                   16430 	.db	120
      005C63 07                   16431 	.sleb128	7
      005C64 00 00 AA 5E          16432 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      005C68 00 00 AA 60          16433 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      005C6C 00 02                16434 	.dw	2
      005C6E 78                   16435 	.db	120
      005C6F 06                   16436 	.sleb128	6
      005C70 00 00 AA 5C          16437 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      005C74 00 00 AA 5E          16438 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      005C78 00 02                16439 	.dw	2
      005C7A 78                   16440 	.db	120
      005C7B 05                   16441 	.sleb128	5
      005C7C 00 00 AA 5A          16442 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      005C80 00 00 AA 5C          16443 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      005C84 00 02                16444 	.dw	2
      005C86 78                   16445 	.db	120
      005C87 03                   16446 	.sleb128	3
      005C88 00 00 AA 58          16447 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      005C8C 00 00 AA 5A          16448 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      005C90 00 02                16449 	.dw	2
      005C92 78                   16450 	.db	120
      005C93 02                   16451 	.sleb128	2
      005C94 00 00 AA 56          16452 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      005C98 00 00 AA 58          16453 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      005C9C 00 02                16454 	.dw	2
      005C9E 78                   16455 	.db	120
      005C9F 01                   16456 	.sleb128	1
      005CA0 00 00 AA 4D          16457 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      005CA4 00 00 AA 56          16458 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      005CA8 00 02                16459 	.dw	2
      005CAA 78                   16460 	.db	120
      005CAB 01                   16461 	.sleb128	1
      005CAC 00 00 AA 44          16462 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      005CB0 00 00 AA 4D          16463 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      005CB4 00 02                16464 	.dw	2
      005CB6 78                   16465 	.db	120
      005CB7 01                   16466 	.sleb128	1
      005CB8 00 00 AA 34          16467 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      005CBC 00 00 AA 44          16468 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      005CC0 00 02                16469 	.dw	2
      005CC2 78                   16470 	.db	120
      005CC3 01                   16471 	.sleb128	1
      005CC4 00 00 00 00          16472 	.dw	0,0
      005CC8 00 00 00 00          16473 	.dw	0,0
      005CCC 00 00 AA 2B          16474 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      005CD0 00 00 AA 34          16475 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$681)
      005CD4 00 02                16476 	.dw	2
      005CD6 78                   16477 	.db	120
      005CD7 01                   16478 	.sleb128	1
      005CD8 00 00 00 00          16479 	.dw	0,0
      005CDC 00 00 00 00          16480 	.dw	0,0
      005CE0 00 00 AA 2A          16481 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      005CE4 00 00 AA 2B          16482 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$675)
      005CE8 00 02                16483 	.dw	2
      005CEA 78                   16484 	.db	120
      005CEB 01                   16485 	.sleb128	1
      005CEC 00 00 AA 24          16486 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      005CF0 00 00 AA 2A          16487 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      005CF4 00 02                16488 	.dw	2
      005CF6 78                   16489 	.db	120
      005CF7 02                   16490 	.sleb128	2
      005CF8 00 00 AA 1E          16491 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      005CFC 00 00 AA 24          16492 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      005D00 00 02                16493 	.dw	2
      005D02 78                   16494 	.db	120
      005D03 03                   16495 	.sleb128	3
      005D04 00 00 AA 0B          16496 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      005D08 00 00 AA 1E          16497 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      005D0C 00 02                16498 	.dw	2
      005D0E 78                   16499 	.db	120
      005D0F 02                   16500 	.sleb128	2
      005D10 00 00 AA 06          16501 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      005D14 00 00 AA 0B          16502 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      005D18 00 02                16503 	.dw	2
      005D1A 78                   16504 	.db	120
      005D1B 08                   16505 	.sleb128	8
      005D1C 00 00 AA 04          16506 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      005D20 00 00 AA 06          16507 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      005D24 00 02                16508 	.dw	2
      005D26 78                   16509 	.db	120
      005D27 07                   16510 	.sleb128	7
      005D28 00 00 AA 02          16511 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      005D2C 00 00 AA 04          16512 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      005D30 00 02                16513 	.dw	2
      005D32 78                   16514 	.db	120
      005D33 06                   16515 	.sleb128	6
      005D34 00 00 AA 00          16516 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      005D38 00 00 AA 02          16517 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      005D3C 00 02                16518 	.dw	2
      005D3E 78                   16519 	.db	120
      005D3F 04                   16520 	.sleb128	4
      005D40 00 00 A9 FE          16521 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      005D44 00 00 AA 00          16522 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      005D48 00 02                16523 	.dw	2
      005D4A 78                   16524 	.db	120
      005D4B 03                   16525 	.sleb128	3
      005D4C 00 00 A9 FC          16526 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      005D50 00 00 A9 FE          16527 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      005D54 00 02                16528 	.dw	2
      005D56 78                   16529 	.db	120
      005D57 02                   16530 	.sleb128	2
      005D58 00 00 A9 ED          16531 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      005D5C 00 00 A9 FC          16532 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      005D60 00 02                16533 	.dw	2
      005D62 78                   16534 	.db	120
      005D63 02                   16535 	.sleb128	2
      005D64 00 00 A9 E8          16536 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      005D68 00 00 A9 ED          16537 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      005D6C 00 02                16538 	.dw	2
      005D6E 78                   16539 	.db	120
      005D6F 08                   16540 	.sleb128	8
      005D70 00 00 A9 E6          16541 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      005D74 00 00 A9 E8          16542 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      005D78 00 02                16543 	.dw	2
      005D7A 78                   16544 	.db	120
      005D7B 07                   16545 	.sleb128	7
      005D7C 00 00 A9 E4          16546 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      005D80 00 00 A9 E6          16547 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      005D84 00 02                16548 	.dw	2
      005D86 78                   16549 	.db	120
      005D87 06                   16550 	.sleb128	6
      005D88 00 00 A9 E2          16551 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      005D8C 00 00 A9 E4          16552 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      005D90 00 02                16553 	.dw	2
      005D92 78                   16554 	.db	120
      005D93 04                   16555 	.sleb128	4
      005D94 00 00 A9 E0          16556 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      005D98 00 00 A9 E2          16557 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      005D9C 00 02                16558 	.dw	2
      005D9E 78                   16559 	.db	120
      005D9F 03                   16560 	.sleb128	3
      005DA0 00 00 A9 D7          16561 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      005DA4 00 00 A9 E0          16562 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      005DA8 00 02                16563 	.dw	2
      005DAA 78                   16564 	.db	120
      005DAB 02                   16565 	.sleb128	2
      005DAC 00 00 A9 D6          16566 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      005DB0 00 00 A9 D7          16567 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      005DB4 00 02                16568 	.dw	2
      005DB6 78                   16569 	.db	120
      005DB7 01                   16570 	.sleb128	1
      005DB8 00 00 00 00          16571 	.dw	0,0
      005DBC 00 00 00 00          16572 	.dw	0,0
      005DC0 00 00 A9 BE          16573 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      005DC4 00 00 A9 D6          16574 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$643)
      005DC8 00 02                16575 	.dw	2
      005DCA 78                   16576 	.db	120
      005DCB 01                   16577 	.sleb128	1
      005DCC 00 00 A9 B9          16578 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      005DD0 00 00 A9 BE          16579 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      005DD4 00 02                16580 	.dw	2
      005DD6 78                   16581 	.db	120
      005DD7 07                   16582 	.sleb128	7
      005DD8 00 00 A9 B7          16583 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      005DDC 00 00 A9 B9          16584 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      005DE0 00 02                16585 	.dw	2
      005DE2 78                   16586 	.db	120
      005DE3 06                   16587 	.sleb128	6
      005DE4 00 00 A9 B5          16588 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      005DE8 00 00 A9 B7          16589 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      005DEC 00 02                16590 	.dw	2
      005DEE 78                   16591 	.db	120
      005DEF 05                   16592 	.sleb128	5
      005DF0 00 00 A9 B3          16593 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      005DF4 00 00 A9 B5          16594 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      005DF8 00 02                16595 	.dw	2
      005DFA 78                   16596 	.db	120
      005DFB 03                   16597 	.sleb128	3
      005DFC 00 00 A9 B1          16598 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      005E00 00 00 A9 B3          16599 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      005E04 00 02                16600 	.dw	2
      005E06 78                   16601 	.db	120
      005E07 02                   16602 	.sleb128	2
      005E08 00 00 A9 AF          16603 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      005E0C 00 00 A9 B1          16604 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      005E10 00 02                16605 	.dw	2
      005E12 78                   16606 	.db	120
      005E13 01                   16607 	.sleb128	1
      005E14 00 00 A9 A0          16608 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      005E18 00 00 A9 AF          16609 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      005E1C 00 02                16610 	.dw	2
      005E1E 78                   16611 	.db	120
      005E1F 01                   16612 	.sleb128	1
      005E20 00 00 00 00          16613 	.dw	0,0
      005E24 00 00 00 00          16614 	.dw	0,0
      005E28 00 00 A9 88          16615 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      005E2C 00 00 A9 A0          16616 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$622)
      005E30 00 02                16617 	.dw	2
      005E32 78                   16618 	.db	120
      005E33 01                   16619 	.sleb128	1
      005E34 00 00 A9 83          16620 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      005E38 00 00 A9 88          16621 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      005E3C 00 02                16622 	.dw	2
      005E3E 78                   16623 	.db	120
      005E3F 07                   16624 	.sleb128	7
      005E40 00 00 A9 81          16625 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      005E44 00 00 A9 83          16626 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      005E48 00 02                16627 	.dw	2
      005E4A 78                   16628 	.db	120
      005E4B 06                   16629 	.sleb128	6
      005E4C 00 00 A9 7F          16630 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      005E50 00 00 A9 81          16631 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      005E54 00 02                16632 	.dw	2
      005E56 78                   16633 	.db	120
      005E57 05                   16634 	.sleb128	5
      005E58 00 00 A9 7D          16635 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      005E5C 00 00 A9 7F          16636 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      005E60 00 02                16637 	.dw	2
      005E62 78                   16638 	.db	120
      005E63 03                   16639 	.sleb128	3
      005E64 00 00 A9 7B          16640 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      005E68 00 00 A9 7D          16641 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      005E6C 00 02                16642 	.dw	2
      005E6E 78                   16643 	.db	120
      005E6F 02                   16644 	.sleb128	2
      005E70 00 00 A9 79          16645 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      005E74 00 00 A9 7B          16646 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      005E78 00 02                16647 	.dw	2
      005E7A 78                   16648 	.db	120
      005E7B 01                   16649 	.sleb128	1
      005E7C 00 00 A9 6A          16650 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      005E80 00 00 A9 79          16651 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      005E84 00 02                16652 	.dw	2
      005E86 78                   16653 	.db	120
      005E87 01                   16654 	.sleb128	1
      005E88 00 00 00 00          16655 	.dw	0,0
      005E8C 00 00 00 00          16656 	.dw	0,0
      005E90 00 00 A9 69          16657 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      005E94 00 00 A9 6A          16658 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$601)
      005E98 00 02                16659 	.dw	2
      005E9A 78                   16660 	.db	120
      005E9B 01                   16661 	.sleb128	1
      005E9C 00 00 A9 68          16662 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      005EA0 00 00 A9 69          16663 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      005EA4 00 02                16664 	.dw	2
      005EA6 78                   16665 	.db	120
      005EA7 03                   16666 	.sleb128	3
      005EA8 00 00 A9 64          16667 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      005EAC 00 00 A9 68          16668 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      005EB0 00 02                16669 	.dw	2
      005EB2 78                   16670 	.db	120
      005EB3 04                   16671 	.sleb128	4
      005EB4 00 00 A9 61          16672 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      005EB8 00 00 A9 64          16673 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      005EBC 00 02                16674 	.dw	2
      005EBE 78                   16675 	.db	120
      005EBF 03                   16676 	.sleb128	3
      005EC0 00 00 A9 5C          16677 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      005EC4 00 00 A9 61          16678 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      005EC8 00 02                16679 	.dw	2
      005ECA 78                   16680 	.db	120
      005ECB 06                   16681 	.sleb128	6
      005ECC 00 00 A9 59          16682 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      005ED0 00 00 A9 5C          16683 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      005ED4 00 02                16684 	.dw	2
      005ED6 78                   16685 	.db	120
      005ED7 05                   16686 	.sleb128	5
      005ED8 00 00 A9 56          16687 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      005EDC 00 00 A9 59          16688 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      005EE0 00 02                16689 	.dw	2
      005EE2 78                   16690 	.db	120
      005EE3 04                   16691 	.sleb128	4
      005EE4 00 00 A9 53          16692 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      005EE8 00 00 A9 56          16693 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      005EEC 00 02                16694 	.dw	2
      005EEE 78                   16695 	.db	120
      005EEF 03                   16696 	.sleb128	3
      005EF0 00 00 A9 4F          16697 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      005EF4 00 00 A9 53          16698 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      005EF8 00 02                16699 	.dw	2
      005EFA 78                   16700 	.db	120
      005EFB 04                   16701 	.sleb128	4
      005EFC 00 00 A9 4C          16702 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      005F00 00 00 A9 4F          16703 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      005F04 00 02                16704 	.dw	2
      005F06 78                   16705 	.db	120
      005F07 03                   16706 	.sleb128	3
      005F08 00 00 A9 47          16707 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      005F0C 00 00 A9 4C          16708 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      005F10 00 02                16709 	.dw	2
      005F12 78                   16710 	.db	120
      005F13 06                   16711 	.sleb128	6
      005F14 00 00 A9 44          16712 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      005F18 00 00 A9 47          16713 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      005F1C 00 02                16714 	.dw	2
      005F1E 78                   16715 	.db	120
      005F1F 05                   16716 	.sleb128	5
      005F20 00 00 A9 41          16717 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      005F24 00 00 A9 44          16718 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      005F28 00 02                16719 	.dw	2
      005F2A 78                   16720 	.db	120
      005F2B 04                   16721 	.sleb128	4
      005F2C 00 00 A9 3B          16722 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      005F30 00 00 A9 41          16723 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      005F34 00 02                16724 	.dw	2
      005F36 78                   16725 	.db	120
      005F37 03                   16726 	.sleb128	3
      005F38 00 00 A9 37          16727 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      005F3C 00 00 A9 3B          16728 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      005F40 00 02                16729 	.dw	2
      005F42 78                   16730 	.db	120
      005F43 04                   16731 	.sleb128	4
      005F44 00 00 A9 34          16732 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      005F48 00 00 A9 37          16733 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      005F4C 00 02                16734 	.dw	2
      005F4E 78                   16735 	.db	120
      005F4F 03                   16736 	.sleb128	3
      005F50 00 00 A9 2F          16737 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      005F54 00 00 A9 34          16738 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      005F58 00 02                16739 	.dw	2
      005F5A 78                   16740 	.db	120
      005F5B 06                   16741 	.sleb128	6
      005F5C 00 00 A9 2C          16742 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      005F60 00 00 A9 2F          16743 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      005F64 00 02                16744 	.dw	2
      005F66 78                   16745 	.db	120
      005F67 05                   16746 	.sleb128	5
      005F68 00 00 A9 29          16747 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      005F6C 00 00 A9 2C          16748 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      005F70 00 02                16749 	.dw	2
      005F72 78                   16750 	.db	120
      005F73 04                   16751 	.sleb128	4
      005F74 00 00 A9 26          16752 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      005F78 00 00 A9 29          16753 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      005F7C 00 02                16754 	.dw	2
      005F7E 78                   16755 	.db	120
      005F7F 03                   16756 	.sleb128	3
      005F80 00 00 A9 22          16757 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      005F84 00 00 A9 26          16758 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      005F88 00 02                16759 	.dw	2
      005F8A 78                   16760 	.db	120
      005F8B 04                   16761 	.sleb128	4
      005F8C 00 00 A9 1F          16762 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      005F90 00 00 A9 22          16763 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      005F94 00 02                16764 	.dw	2
      005F96 78                   16765 	.db	120
      005F97 03                   16766 	.sleb128	3
      005F98 00 00 A9 1A          16767 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      005F9C 00 00 A9 1F          16768 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      005FA0 00 02                16769 	.dw	2
      005FA2 78                   16770 	.db	120
      005FA3 06                   16771 	.sleb128	6
      005FA4 00 00 A9 17          16772 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      005FA8 00 00 A9 1A          16773 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      005FAC 00 02                16774 	.dw	2
      005FAE 78                   16775 	.db	120
      005FAF 05                   16776 	.sleb128	5
      005FB0 00 00 A9 14          16777 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      005FB4 00 00 A9 17          16778 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      005FB8 00 02                16779 	.dw	2
      005FBA 78                   16780 	.db	120
      005FBB 04                   16781 	.sleb128	4
      005FBC 00 00 A8 E7          16782 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      005FC0 00 00 A9 14          16783 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      005FC4 00 02                16784 	.dw	2
      005FC6 78                   16785 	.db	120
      005FC7 03                   16786 	.sleb128	3
      005FC8 00 00 A8 E2          16787 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      005FCC 00 00 A8 E7          16788 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      005FD0 00 02                16789 	.dw	2
      005FD2 78                   16790 	.db	120
      005FD3 09                   16791 	.sleb128	9
      005FD4 00 00 A8 E0          16792 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      005FD8 00 00 A8 E2          16793 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      005FDC 00 02                16794 	.dw	2
      005FDE 78                   16795 	.db	120
      005FDF 08                   16796 	.sleb128	8
      005FE0 00 00 A8 DE          16797 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      005FE4 00 00 A8 E0          16798 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      005FE8 00 02                16799 	.dw	2
      005FEA 78                   16800 	.db	120
      005FEB 07                   16801 	.sleb128	7
      005FEC 00 00 A8 DC          16802 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      005FF0 00 00 A8 DE          16803 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      005FF4 00 02                16804 	.dw	2
      005FF6 78                   16805 	.db	120
      005FF7 05                   16806 	.sleb128	5
      005FF8 00 00 A8 DA          16807 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      005FFC 00 00 A8 DC          16808 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      006000 00 02                16809 	.dw	2
      006002 78                   16810 	.db	120
      006003 04                   16811 	.sleb128	4
      006004 00 00 A8 D8          16812 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      006008 00 00 A8 DA          16813 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      00600C 00 02                16814 	.dw	2
      00600E 78                   16815 	.db	120
      00600F 03                   16816 	.sleb128	3
      006010 00 00 A8 CF          16817 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      006014 00 00 A8 D8          16818 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      006018 00 02                16819 	.dw	2
      00601A 78                   16820 	.db	120
      00601B 03                   16821 	.sleb128	3
      00601C 00 00 A8 C6          16822 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      006020 00 00 A8 CF          16823 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      006024 00 02                16824 	.dw	2
      006026 78                   16825 	.db	120
      006027 03                   16826 	.sleb128	3
      006028 00 00 A8 B6          16827 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      00602C 00 00 A8 C6          16828 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      006030 00 02                16829 	.dw	2
      006032 78                   16830 	.db	120
      006033 03                   16831 	.sleb128	3
      006034 00 00 A8 B1          16832 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      006038 00 00 A8 B6          16833 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      00603C 00 02                16834 	.dw	2
      00603E 78                   16835 	.db	120
      00603F 09                   16836 	.sleb128	9
      006040 00 00 A8 AF          16837 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      006044 00 00 A8 B1          16838 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      006048 00 02                16839 	.dw	2
      00604A 78                   16840 	.db	120
      00604B 08                   16841 	.sleb128	8
      00604C 00 00 A8 AD          16842 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      006050 00 00 A8 AF          16843 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      006054 00 02                16844 	.dw	2
      006056 78                   16845 	.db	120
      006057 07                   16846 	.sleb128	7
      006058 00 00 A8 AB          16847 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      00605C 00 00 A8 AD          16848 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      006060 00 02                16849 	.dw	2
      006062 78                   16850 	.db	120
      006063 05                   16851 	.sleb128	5
      006064 00 00 A8 A9          16852 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      006068 00 00 A8 AB          16853 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      00606C 00 02                16854 	.dw	2
      00606E 78                   16855 	.db	120
      00606F 04                   16856 	.sleb128	4
      006070 00 00 A8 A7          16857 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      006074 00 00 A8 A9          16858 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      006078 00 02                16859 	.dw	2
      00607A 78                   16860 	.db	120
      00607B 03                   16861 	.sleb128	3
      00607C 00 00 A8 9E          16862 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      006080 00 00 A8 A7          16863 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      006084 00 02                16864 	.dw	2
      006086 78                   16865 	.db	120
      006087 03                   16866 	.sleb128	3
      006088 00 00 A8 8E          16867 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      00608C 00 00 A8 9E          16868 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      006090 00 02                16869 	.dw	2
      006092 78                   16870 	.db	120
      006093 03                   16871 	.sleb128	3
      006094 00 00 A8 80          16872 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      006098 00 00 A8 8E          16873 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      00609C 00 02                16874 	.dw	2
      00609E 78                   16875 	.db	120
      00609F 03                   16876 	.sleb128	3
      0060A0 00 00 A8 7B          16877 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0060A4 00 00 A8 80          16878 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0060A8 00 02                16879 	.dw	2
      0060AA 78                   16880 	.db	120
      0060AB 09                   16881 	.sleb128	9
      0060AC 00 00 A8 79          16882 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0060B0 00 00 A8 7B          16883 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0060B4 00 02                16884 	.dw	2
      0060B6 78                   16885 	.db	120
      0060B7 08                   16886 	.sleb128	8
      0060B8 00 00 A8 77          16887 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0060BC 00 00 A8 79          16888 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0060C0 00 02                16889 	.dw	2
      0060C2 78                   16890 	.db	120
      0060C3 07                   16891 	.sleb128	7
      0060C4 00 00 A8 75          16892 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      0060C8 00 00 A8 77          16893 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0060CC 00 02                16894 	.dw	2
      0060CE 78                   16895 	.db	120
      0060CF 05                   16896 	.sleb128	5
      0060D0 00 00 A8 73          16897 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0060D4 00 00 A8 75          16898 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      0060D8 00 02                16899 	.dw	2
      0060DA 78                   16900 	.db	120
      0060DB 04                   16901 	.sleb128	4
      0060DC 00 00 A8 63          16902 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      0060E0 00 00 A8 73          16903 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0060E4 00 02                16904 	.dw	2
      0060E6 78                   16905 	.db	120
      0060E7 03                   16906 	.sleb128	3
      0060E8 00 00 A8 55          16907 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      0060EC 00 00 A8 63          16908 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      0060F0 00 02                16909 	.dw	2
      0060F2 78                   16910 	.db	120
      0060F3 03                   16911 	.sleb128	3
      0060F4 00 00 A8 50          16912 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      0060F8 00 00 A8 55          16913 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      0060FC 00 02                16914 	.dw	2
      0060FE 78                   16915 	.db	120
      0060FF 09                   16916 	.sleb128	9
      006100 00 00 A8 4E          16917 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      006104 00 00 A8 50          16918 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      006108 00 02                16919 	.dw	2
      00610A 78                   16920 	.db	120
      00610B 08                   16921 	.sleb128	8
      00610C 00 00 A8 4C          16922 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      006110 00 00 A8 4E          16923 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      006114 00 02                16924 	.dw	2
      006116 78                   16925 	.db	120
      006117 07                   16926 	.sleb128	7
      006118 00 00 A8 4A          16927 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      00611C 00 00 A8 4C          16928 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      006120 00 02                16929 	.dw	2
      006122 78                   16930 	.db	120
      006123 05                   16931 	.sleb128	5
      006124 00 00 A8 48          16932 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      006128 00 00 A8 4A          16933 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      00612C 00 02                16934 	.dw	2
      00612E 78                   16935 	.db	120
      00612F 04                   16936 	.sleb128	4
      006130 00 00 A8 46          16937 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      006134 00 00 A8 48          16938 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      006138 00 02                16939 	.dw	2
      00613A 78                   16940 	.db	120
      00613B 03                   16941 	.sleb128	3
      00613C 00 00 A8 37          16942 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      006140 00 00 A8 46          16943 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      006144 00 02                16944 	.dw	2
      006146 78                   16945 	.db	120
      006147 03                   16946 	.sleb128	3
      006148 00 00 A8 36          16947 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      00614C 00 00 A8 37          16948 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      006150 00 02                16949 	.dw	2
      006152 78                   16950 	.db	120
      006153 01                   16951 	.sleb128	1
      006154 00 00 00 00          16952 	.dw	0,0
      006158 00 00 00 00          16953 	.dw	0,0
      00615C 00 00 A8 35          16954 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      006160 00 00 A8 36          16955 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$507)
      006164 00 02                16956 	.dw	2
      006166 78                   16957 	.db	120
      006167 01                   16958 	.sleb128	1
      006168 00 00 A8 34          16959 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      00616C 00 00 A8 35          16960 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      006170 00 02                16961 	.dw	2
      006172 78                   16962 	.db	120
      006173 03                   16963 	.sleb128	3
      006174 00 00 A8 30          16964 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      006178 00 00 A8 34          16965 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      00617C 00 02                16966 	.dw	2
      00617E 78                   16967 	.db	120
      00617F 04                   16968 	.sleb128	4
      006180 00 00 A8 2D          16969 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      006184 00 00 A8 30          16970 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      006188 00 02                16971 	.dw	2
      00618A 78                   16972 	.db	120
      00618B 03                   16973 	.sleb128	3
      00618C 00 00 A8 28          16974 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      006190 00 00 A8 2D          16975 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      006194 00 02                16976 	.dw	2
      006196 78                   16977 	.db	120
      006197 06                   16978 	.sleb128	6
      006198 00 00 A8 25          16979 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      00619C 00 00 A8 28          16980 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0061A0 00 02                16981 	.dw	2
      0061A2 78                   16982 	.db	120
      0061A3 05                   16983 	.sleb128	5
      0061A4 00 00 A8 22          16984 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0061A8 00 00 A8 25          16985 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0061AC 00 02                16986 	.dw	2
      0061AE 78                   16987 	.db	120
      0061AF 04                   16988 	.sleb128	4
      0061B0 00 00 A8 1C          16989 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0061B4 00 00 A8 22          16990 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0061B8 00 02                16991 	.dw	2
      0061BA 78                   16992 	.db	120
      0061BB 03                   16993 	.sleb128	3
      0061BC 00 00 A8 18          16994 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0061C0 00 00 A8 1C          16995 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0061C4 00 02                16996 	.dw	2
      0061C6 78                   16997 	.db	120
      0061C7 04                   16998 	.sleb128	4
      0061C8 00 00 A8 15          16999 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      0061CC 00 00 A8 18          17000 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0061D0 00 02                17001 	.dw	2
      0061D2 78                   17002 	.db	120
      0061D3 03                   17003 	.sleb128	3
      0061D4 00 00 A8 10          17004 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      0061D8 00 00 A8 15          17005 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      0061DC 00 02                17006 	.dw	2
      0061DE 78                   17007 	.db	120
      0061DF 06                   17008 	.sleb128	6
      0061E0 00 00 A8 0D          17009 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      0061E4 00 00 A8 10          17010 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      0061E8 00 02                17011 	.dw	2
      0061EA 78                   17012 	.db	120
      0061EB 05                   17013 	.sleb128	5
      0061EC 00 00 A8 0A          17014 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      0061F0 00 00 A8 0D          17015 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      0061F4 00 02                17016 	.dw	2
      0061F6 78                   17017 	.db	120
      0061F7 04                   17018 	.sleb128	4
      0061F8 00 00 A7 FC          17019 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      0061FC 00 00 A8 0A          17020 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      006200 00 02                17021 	.dw	2
      006202 78                   17022 	.db	120
      006203 03                   17023 	.sleb128	3
      006204 00 00 A7 F8          17024 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      006208 00 00 A7 FC          17025 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      00620C 00 02                17026 	.dw	2
      00620E 78                   17027 	.db	120
      00620F 04                   17028 	.sleb128	4
      006210 00 00 A7 F5          17029 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      006214 00 00 A7 F8          17030 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      006218 00 02                17031 	.dw	2
      00621A 78                   17032 	.db	120
      00621B 03                   17033 	.sleb128	3
      00621C 00 00 A7 F0          17034 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      006220 00 00 A7 F5          17035 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      006224 00 02                17036 	.dw	2
      006226 78                   17037 	.db	120
      006227 06                   17038 	.sleb128	6
      006228 00 00 A7 ED          17039 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      00622C 00 00 A7 F0          17040 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      006230 00 02                17041 	.dw	2
      006232 78                   17042 	.db	120
      006233 05                   17043 	.sleb128	5
      006234 00 00 A7 EA          17044 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      006238 00 00 A7 ED          17045 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      00623C 00 02                17046 	.dw	2
      00623E 78                   17047 	.db	120
      00623F 04                   17048 	.sleb128	4
      006240 00 00 A7 DC          17049 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      006244 00 00 A7 EA          17050 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      006248 00 02                17051 	.dw	2
      00624A 78                   17052 	.db	120
      00624B 03                   17053 	.sleb128	3
      00624C 00 00 A7 D8          17054 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      006250 00 00 A7 DC          17055 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      006254 00 02                17056 	.dw	2
      006256 78                   17057 	.db	120
      006257 04                   17058 	.sleb128	4
      006258 00 00 A7 D5          17059 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      00625C 00 00 A7 D8          17060 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      006260 00 02                17061 	.dw	2
      006262 78                   17062 	.db	120
      006263 03                   17063 	.sleb128	3
      006264 00 00 A7 D0          17064 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      006268 00 00 A7 D5          17065 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      00626C 00 02                17066 	.dw	2
      00626E 78                   17067 	.db	120
      00626F 06                   17068 	.sleb128	6
      006270 00 00 A7 CD          17069 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      006274 00 00 A7 D0          17070 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      006278 00 02                17071 	.dw	2
      00627A 78                   17072 	.db	120
      00627B 05                   17073 	.sleb128	5
      00627C 00 00 A7 CA          17074 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      006280 00 00 A7 CD          17075 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      006284 00 02                17076 	.dw	2
      006286 78                   17077 	.db	120
      006287 04                   17078 	.sleb128	4
      006288 00 00 A7 C0          17079 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      00628C 00 00 A7 CA          17080 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      006290 00 02                17081 	.dw	2
      006292 78                   17082 	.db	120
      006293 03                   17083 	.sleb128	3
      006294 00 00 A7 BB          17084 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      006298 00 00 A7 C0          17085 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      00629C 00 02                17086 	.dw	2
      00629E 78                   17087 	.db	120
      00629F 09                   17088 	.sleb128	9
      0062A0 00 00 A7 B9          17089 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      0062A4 00 00 A7 BB          17090 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      0062A8 00 02                17091 	.dw	2
      0062AA 78                   17092 	.db	120
      0062AB 08                   17093 	.sleb128	8
      0062AC 00 00 A7 B7          17094 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      0062B0 00 00 A7 B9          17095 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      0062B4 00 02                17096 	.dw	2
      0062B6 78                   17097 	.db	120
      0062B7 07                   17098 	.sleb128	7
      0062B8 00 00 A7 B5          17099 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      0062BC 00 00 A7 B7          17100 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      0062C0 00 02                17101 	.dw	2
      0062C2 78                   17102 	.db	120
      0062C3 05                   17103 	.sleb128	5
      0062C4 00 00 A7 B3          17104 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      0062C8 00 00 A7 B5          17105 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      0062CC 00 02                17106 	.dw	2
      0062CE 78                   17107 	.db	120
      0062CF 04                   17108 	.sleb128	4
      0062D0 00 00 A7 A8          17109 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      0062D4 00 00 A7 B3          17110 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      0062D8 00 02                17111 	.dw	2
      0062DA 78                   17112 	.db	120
      0062DB 03                   17113 	.sleb128	3
      0062DC 00 00 A7 A3          17114 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      0062E0 00 00 A7 A8          17115 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      0062E4 00 02                17116 	.dw	2
      0062E6 78                   17117 	.db	120
      0062E7 09                   17118 	.sleb128	9
      0062E8 00 00 A7 A1          17119 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      0062EC 00 00 A7 A3          17120 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      0062F0 00 02                17121 	.dw	2
      0062F2 78                   17122 	.db	120
      0062F3 08                   17123 	.sleb128	8
      0062F4 00 00 A7 9F          17124 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      0062F8 00 00 A7 A1          17125 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      0062FC 00 02                17126 	.dw	2
      0062FE 78                   17127 	.db	120
      0062FF 07                   17128 	.sleb128	7
      006300 00 00 A7 9D          17129 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      006304 00 00 A7 9F          17130 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      006308 00 02                17131 	.dw	2
      00630A 78                   17132 	.db	120
      00630B 05                   17133 	.sleb128	5
      00630C 00 00 A7 9B          17134 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      006310 00 00 A7 9D          17135 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      006314 00 02                17136 	.dw	2
      006316 78                   17137 	.db	120
      006317 04                   17138 	.sleb128	4
      006318 00 00 A7 99          17139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      00631C 00 00 A7 9B          17140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      006320 00 02                17141 	.dw	2
      006322 78                   17142 	.db	120
      006323 03                   17143 	.sleb128	3
      006324 00 00 A7 90          17144 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      006328 00 00 A7 99          17145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      00632C 00 02                17146 	.dw	2
      00632E 78                   17147 	.db	120
      00632F 03                   17148 	.sleb128	3
      006330 00 00 A7 87          17149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      006334 00 00 A7 90          17150 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      006338 00 02                17151 	.dw	2
      00633A 78                   17152 	.db	120
      00633B 03                   17153 	.sleb128	3
      00633C 00 00 A7 77          17154 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      006340 00 00 A7 87          17155 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      006344 00 02                17156 	.dw	2
      006346 78                   17157 	.db	120
      006347 03                   17158 	.sleb128	3
      006348 00 00 A7 72          17159 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      00634C 00 00 A7 77          17160 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      006350 00 02                17161 	.dw	2
      006352 78                   17162 	.db	120
      006353 09                   17163 	.sleb128	9
      006354 00 00 A7 70          17164 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      006358 00 00 A7 72          17165 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      00635C 00 02                17166 	.dw	2
      00635E 78                   17167 	.db	120
      00635F 08                   17168 	.sleb128	8
      006360 00 00 A7 6E          17169 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      006364 00 00 A7 70          17170 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      006368 00 02                17171 	.dw	2
      00636A 78                   17172 	.db	120
      00636B 07                   17173 	.sleb128	7
      00636C 00 00 A7 6C          17174 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      006370 00 00 A7 6E          17175 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      006374 00 02                17176 	.dw	2
      006376 78                   17177 	.db	120
      006377 05                   17178 	.sleb128	5
      006378 00 00 A7 6A          17179 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      00637C 00 00 A7 6C          17180 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      006380 00 02                17181 	.dw	2
      006382 78                   17182 	.db	120
      006383 04                   17183 	.sleb128	4
      006384 00 00 A7 68          17184 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      006388 00 00 A7 6A          17185 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      00638C 00 02                17186 	.dw	2
      00638E 78                   17187 	.db	120
      00638F 03                   17188 	.sleb128	3
      006390 00 00 A7 5F          17189 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      006394 00 00 A7 68          17190 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      006398 00 02                17191 	.dw	2
      00639A 78                   17192 	.db	120
      00639B 03                   17193 	.sleb128	3
      00639C 00 00 A7 56          17194 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0063A0 00 00 A7 5F          17195 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      0063A4 00 02                17196 	.dw	2
      0063A6 78                   17197 	.db	120
      0063A7 03                   17198 	.sleb128	3
      0063A8 00 00 A7 4E          17199 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      0063AC 00 00 A7 56          17200 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0063B0 00 02                17201 	.dw	2
      0063B2 78                   17202 	.db	120
      0063B3 03                   17203 	.sleb128	3
      0063B4 00 00 A7 49          17204 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      0063B8 00 00 A7 4E          17205 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      0063BC 00 02                17206 	.dw	2
      0063BE 78                   17207 	.db	120
      0063BF 09                   17208 	.sleb128	9
      0063C0 00 00 A7 47          17209 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      0063C4 00 00 A7 49          17210 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      0063C8 00 02                17211 	.dw	2
      0063CA 78                   17212 	.db	120
      0063CB 08                   17213 	.sleb128	8
      0063CC 00 00 A7 45          17214 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      0063D0 00 00 A7 47          17215 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      0063D4 00 02                17216 	.dw	2
      0063D6 78                   17217 	.db	120
      0063D7 07                   17218 	.sleb128	7
      0063D8 00 00 A7 43          17219 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      0063DC 00 00 A7 45          17220 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      0063E0 00 02                17221 	.dw	2
      0063E2 78                   17222 	.db	120
      0063E3 05                   17223 	.sleb128	5
      0063E4 00 00 A7 41          17224 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      0063E8 00 00 A7 43          17225 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      0063EC 00 02                17226 	.dw	2
      0063EE 78                   17227 	.db	120
      0063EF 04                   17228 	.sleb128	4
      0063F0 00 00 A7 3F          17229 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      0063F4 00 00 A7 41          17230 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      0063F8 00 02                17231 	.dw	2
      0063FA 78                   17232 	.db	120
      0063FB 03                   17233 	.sleb128	3
      0063FC 00 00 A7 30          17234 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      006400 00 00 A7 3F          17235 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      006404 00 02                17236 	.dw	2
      006406 78                   17237 	.db	120
      006407 03                   17238 	.sleb128	3
      006408 00 00 A7 2B          17239 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      00640C 00 00 A7 30          17240 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      006410 00 02                17241 	.dw	2
      006412 78                   17242 	.db	120
      006413 09                   17243 	.sleb128	9
      006414 00 00 A7 29          17244 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      006418 00 00 A7 2B          17245 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      00641C 00 02                17246 	.dw	2
      00641E 78                   17247 	.db	120
      00641F 08                   17248 	.sleb128	8
      006420 00 00 A7 27          17249 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      006424 00 00 A7 29          17250 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      006428 00 02                17251 	.dw	2
      00642A 78                   17252 	.db	120
      00642B 07                   17253 	.sleb128	7
      00642C 00 00 A7 25          17254 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      006430 00 00 A7 27          17255 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      006434 00 02                17256 	.dw	2
      006436 78                   17257 	.db	120
      006437 05                   17258 	.sleb128	5
      006438 00 00 A7 23          17259 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      00643C 00 00 A7 25          17260 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      006440 00 02                17261 	.dw	2
      006442 78                   17262 	.db	120
      006443 04                   17263 	.sleb128	4
      006444 00 00 A7 21          17264 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      006448 00 00 A7 23          17265 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      00644C 00 02                17266 	.dw	2
      00644E 78                   17267 	.db	120
      00644F 03                   17268 	.sleb128	3
      006450 00 00 A7 03          17269 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      006454 00 00 A7 21          17270 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      006458 00 02                17271 	.dw	2
      00645A 78                   17272 	.db	120
      00645B 03                   17273 	.sleb128	3
      00645C 00 00 A6 F4          17274 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      006460 00 00 A7 03          17275 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      006464 00 02                17276 	.dw	2
      006466 78                   17277 	.db	120
      006467 03                   17278 	.sleb128	3
      006468 00 00 A6 E6          17279 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      00646C 00 00 A6 F4          17280 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      006470 00 02                17281 	.dw	2
      006472 78                   17282 	.db	120
      006473 03                   17283 	.sleb128	3
      006474 00 00 A6 E5          17284 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      006478 00 00 A6 E6          17285 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      00647C 00 02                17286 	.dw	2
      00647E 78                   17287 	.db	120
      00647F 01                   17288 	.sleb128	1
      006480 00 00 00 00          17289 	.dw	0,0
      006484 00 00 00 00          17290 	.dw	0,0
      006488 00 00 A6 E4          17291 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      00648C 00 00 A6 E5          17292 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$412)
      006490 00 02                17293 	.dw	2
      006492 78                   17294 	.db	120
      006493 01                   17295 	.sleb128	1
      006494 00 00 A6 CC          17296 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      006498 00 00 A6 E4          17297 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      00649C 00 02                17298 	.dw	2
      00649E 78                   17299 	.db	120
      00649F 02                   17300 	.sleb128	2
      0064A0 00 00 A6 C7          17301 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      0064A4 00 00 A6 CC          17302 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      0064A8 00 02                17303 	.dw	2
      0064AA 78                   17304 	.db	120
      0064AB 08                   17305 	.sleb128	8
      0064AC 00 00 A6 C5          17306 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      0064B0 00 00 A6 C7          17307 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      0064B4 00 02                17308 	.dw	2
      0064B6 78                   17309 	.db	120
      0064B7 07                   17310 	.sleb128	7
      0064B8 00 00 A6 C3          17311 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      0064BC 00 00 A6 C5          17312 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      0064C0 00 02                17313 	.dw	2
      0064C2 78                   17314 	.db	120
      0064C3 06                   17315 	.sleb128	6
      0064C4 00 00 A6 C1          17316 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      0064C8 00 00 A6 C3          17317 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      0064CC 00 02                17318 	.dw	2
      0064CE 78                   17319 	.db	120
      0064CF 04                   17320 	.sleb128	4
      0064D0 00 00 A6 BF          17321 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      0064D4 00 00 A6 C1          17322 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      0064D8 00 02                17323 	.dw	2
      0064DA 78                   17324 	.db	120
      0064DB 03                   17325 	.sleb128	3
      0064DC 00 00 A6 B6          17326 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      0064E0 00 00 A6 BF          17327 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      0064E4 00 02                17328 	.dw	2
      0064E6 78                   17329 	.db	120
      0064E7 02                   17330 	.sleb128	2
      0064E8 00 00 A6 AD          17331 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      0064EC 00 00 A6 B6          17332 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      0064F0 00 02                17333 	.dw	2
      0064F2 78                   17334 	.db	120
      0064F3 02                   17335 	.sleb128	2
      0064F4 00 00 A6 A8          17336 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      0064F8 00 00 A6 AD          17337 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      0064FC 00 02                17338 	.dw	2
      0064FE 78                   17339 	.db	120
      0064FF 08                   17340 	.sleb128	8
      006500 00 00 A6 A6          17341 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      006504 00 00 A6 A8          17342 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      006508 00 02                17343 	.dw	2
      00650A 78                   17344 	.db	120
      00650B 07                   17345 	.sleb128	7
      00650C 00 00 A6 A4          17346 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      006510 00 00 A6 A6          17347 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      006514 00 02                17348 	.dw	2
      006516 78                   17349 	.db	120
      006517 06                   17350 	.sleb128	6
      006518 00 00 A6 A2          17351 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      00651C 00 00 A6 A4          17352 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      006520 00 02                17353 	.dw	2
      006522 78                   17354 	.db	120
      006523 04                   17355 	.sleb128	4
      006524 00 00 A6 A0          17356 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      006528 00 00 A6 A2          17357 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      00652C 00 02                17358 	.dw	2
      00652E 78                   17359 	.db	120
      00652F 03                   17360 	.sleb128	3
      006530 00 00 A6 9E          17361 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      006534 00 00 A6 A0          17362 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      006538 00 02                17363 	.dw	2
      00653A 78                   17364 	.db	120
      00653B 02                   17365 	.sleb128	2
      00653C 00 00 A6 8E          17366 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      006540 00 00 A6 9E          17367 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      006544 00 02                17368 	.dw	2
      006546 78                   17369 	.db	120
      006547 02                   17370 	.sleb128	2
      006548 00 00 A6 89          17371 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      00654C 00 00 A6 8E          17372 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      006550 00 02                17373 	.dw	2
      006552 78                   17374 	.db	120
      006553 08                   17375 	.sleb128	8
      006554 00 00 A6 87          17376 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      006558 00 00 A6 89          17377 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      00655C 00 02                17378 	.dw	2
      00655E 78                   17379 	.db	120
      00655F 07                   17380 	.sleb128	7
      006560 00 00 A6 85          17381 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      006564 00 00 A6 87          17382 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      006568 00 02                17383 	.dw	2
      00656A 78                   17384 	.db	120
      00656B 06                   17385 	.sleb128	6
      00656C 00 00 A6 83          17386 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      006570 00 00 A6 85          17387 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      006574 00 02                17388 	.dw	2
      006576 78                   17389 	.db	120
      006577 04                   17390 	.sleb128	4
      006578 00 00 A6 81          17391 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      00657C 00 00 A6 83          17392 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      006580 00 02                17393 	.dw	2
      006582 78                   17394 	.db	120
      006583 03                   17395 	.sleb128	3
      006584 00 00 A6 78          17396 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      006588 00 00 A6 81          17397 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      00658C 00 02                17398 	.dw	2
      00658E 78                   17399 	.db	120
      00658F 02                   17400 	.sleb128	2
      006590 00 00 A6 6F          17401 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      006594 00 00 A6 78          17402 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      006598 00 02                17403 	.dw	2
      00659A 78                   17404 	.db	120
      00659B 02                   17405 	.sleb128	2
      00659C 00 00 A6 6A          17406 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      0065A0 00 00 A6 6F          17407 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      0065A4 00 02                17408 	.dw	2
      0065A6 78                   17409 	.db	120
      0065A7 08                   17410 	.sleb128	8
      0065A8 00 00 A6 68          17411 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      0065AC 00 00 A6 6A          17412 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      0065B0 00 02                17413 	.dw	2
      0065B2 78                   17414 	.db	120
      0065B3 07                   17415 	.sleb128	7
      0065B4 00 00 A6 66          17416 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      0065B8 00 00 A6 68          17417 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      0065BC 00 02                17418 	.dw	2
      0065BE 78                   17419 	.db	120
      0065BF 06                   17420 	.sleb128	6
      0065C0 00 00 A6 64          17421 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      0065C4 00 00 A6 66          17422 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      0065C8 00 02                17423 	.dw	2
      0065CA 78                   17424 	.db	120
      0065CB 04                   17425 	.sleb128	4
      0065CC 00 00 A6 62          17426 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      0065D0 00 00 A6 64          17427 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      0065D4 00 02                17428 	.dw	2
      0065D6 78                   17429 	.db	120
      0065D7 03                   17430 	.sleb128	3
      0065D8 00 00 A6 60          17431 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      0065DC 00 00 A6 62          17432 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      0065E0 00 02                17433 	.dw	2
      0065E2 78                   17434 	.db	120
      0065E3 02                   17435 	.sleb128	2
      0065E4 00 00 A6 57          17436 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      0065E8 00 00 A6 60          17437 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      0065EC 00 02                17438 	.dw	2
      0065EE 78                   17439 	.db	120
      0065EF 02                   17440 	.sleb128	2
      0065F0 00 00 A6 4E          17441 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      0065F4 00 00 A6 57          17442 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      0065F8 00 02                17443 	.dw	2
      0065FA 78                   17444 	.db	120
      0065FB 02                   17445 	.sleb128	2
      0065FC 00 00 A6 3F          17446 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      006600 00 00 A6 4E          17447 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      006604 00 02                17448 	.dw	2
      006606 78                   17449 	.db	120
      006607 02                   17450 	.sleb128	2
      006608 00 00 A6 3A          17451 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      00660C 00 00 A6 3F          17452 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      006610 00 02                17453 	.dw	2
      006612 78                   17454 	.db	120
      006613 08                   17455 	.sleb128	8
      006614 00 00 A6 38          17456 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      006618 00 00 A6 3A          17457 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      00661C 00 02                17458 	.dw	2
      00661E 78                   17459 	.db	120
      00661F 07                   17460 	.sleb128	7
      006620 00 00 A6 36          17461 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      006624 00 00 A6 38          17462 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      006628 00 02                17463 	.dw	2
      00662A 78                   17464 	.db	120
      00662B 06                   17465 	.sleb128	6
      00662C 00 00 A6 34          17466 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      006630 00 00 A6 36          17467 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      006634 00 02                17468 	.dw	2
      006636 78                   17469 	.db	120
      006637 04                   17470 	.sleb128	4
      006638 00 00 A6 32          17471 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      00663C 00 00 A6 34          17472 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      006640 00 02                17473 	.dw	2
      006642 78                   17474 	.db	120
      006643 03                   17475 	.sleb128	3
      006644 00 00 A6 29          17476 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      006648 00 00 A6 32          17477 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      00664C 00 02                17478 	.dw	2
      00664E 78                   17479 	.db	120
      00664F 02                   17480 	.sleb128	2
      006650 00 00 A6 20          17481 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      006654 00 00 A6 29          17482 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      006658 00 02                17483 	.dw	2
      00665A 78                   17484 	.db	120
      00665B 02                   17485 	.sleb128	2
      00665C 00 00 A6 1F          17486 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      006660 00 00 A6 20          17487 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      006664 00 02                17488 	.dw	2
      006666 78                   17489 	.db	120
      006667 01                   17490 	.sleb128	1
      006668 00 00 00 00          17491 	.dw	0,0
      00666C 00 00 00 00          17492 	.dw	0,0
      006670 00 00 A6 1E          17493 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      006674 00 00 A6 1F          17494 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$359)
      006678 00 02                17495 	.dw	2
      00667A 78                   17496 	.db	120
      00667B 01                   17497 	.sleb128	1
      00667C 00 00 A5 D3          17498 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      006680 00 00 A6 1E          17499 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      006684 00 02                17500 	.dw	2
      006686 78                   17501 	.db	120
      006687 03                   17502 	.sleb128	3
      006688 00 00 A5 CE          17503 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      00668C 00 00 A5 D3          17504 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      006690 00 02                17505 	.dw	2
      006692 78                   17506 	.db	120
      006693 09                   17507 	.sleb128	9
      006694 00 00 A5 CC          17508 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      006698 00 00 A5 CE          17509 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      00669C 00 02                17510 	.dw	2
      00669E 78                   17511 	.db	120
      00669F 08                   17512 	.sleb128	8
      0066A0 00 00 A5 CA          17513 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      0066A4 00 00 A5 CC          17514 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      0066A8 00 02                17515 	.dw	2
      0066AA 78                   17516 	.db	120
      0066AB 07                   17517 	.sleb128	7
      0066AC 00 00 A5 C8          17518 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      0066B0 00 00 A5 CA          17519 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      0066B4 00 02                17520 	.dw	2
      0066B6 78                   17521 	.db	120
      0066B7 05                   17522 	.sleb128	5
      0066B8 00 00 A5 C6          17523 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      0066BC 00 00 A5 C8          17524 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      0066C0 00 02                17525 	.dw	2
      0066C2 78                   17526 	.db	120
      0066C3 04                   17527 	.sleb128	4
      0066C4 00 00 A5 BD          17528 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      0066C8 00 00 A5 C6          17529 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      0066CC 00 02                17530 	.dw	2
      0066CE 78                   17531 	.db	120
      0066CF 03                   17532 	.sleb128	3
      0066D0 00 00 A5 B4          17533 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      0066D4 00 00 A5 BD          17534 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      0066D8 00 02                17535 	.dw	2
      0066DA 78                   17536 	.db	120
      0066DB 03                   17537 	.sleb128	3
      0066DC 00 00 A5 AF          17538 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      0066E0 00 00 A5 B4          17539 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      0066E4 00 02                17540 	.dw	2
      0066E6 78                   17541 	.db	120
      0066E7 09                   17542 	.sleb128	9
      0066E8 00 00 A5 AD          17543 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      0066EC 00 00 A5 AF          17544 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      0066F0 00 02                17545 	.dw	2
      0066F2 78                   17546 	.db	120
      0066F3 08                   17547 	.sleb128	8
      0066F4 00 00 A5 AB          17548 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      0066F8 00 00 A5 AD          17549 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      0066FC 00 02                17550 	.dw	2
      0066FE 78                   17551 	.db	120
      0066FF 07                   17552 	.sleb128	7
      006700 00 00 A5 A9          17553 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      006704 00 00 A5 AB          17554 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      006708 00 02                17555 	.dw	2
      00670A 78                   17556 	.db	120
      00670B 05                   17557 	.sleb128	5
      00670C 00 00 A5 A7          17558 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      006710 00 00 A5 A9          17559 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      006714 00 02                17560 	.dw	2
      006716 78                   17561 	.db	120
      006717 04                   17562 	.sleb128	4
      006718 00 00 A5 A5          17563 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      00671C 00 00 A5 A7          17564 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      006720 00 02                17565 	.dw	2
      006722 78                   17566 	.db	120
      006723 03                   17567 	.sleb128	3
      006724 00 00 A5 95          17568 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      006728 00 00 A5 A5          17569 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      00672C 00 02                17570 	.dw	2
      00672E 78                   17571 	.db	120
      00672F 03                   17572 	.sleb128	3
      006730 00 00 A5 90          17573 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      006734 00 00 A5 95          17574 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      006738 00 02                17575 	.dw	2
      00673A 78                   17576 	.db	120
      00673B 09                   17577 	.sleb128	9
      00673C 00 00 A5 8E          17578 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      006740 00 00 A5 90          17579 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      006744 00 02                17580 	.dw	2
      006746 78                   17581 	.db	120
      006747 08                   17582 	.sleb128	8
      006748 00 00 A5 8C          17583 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      00674C 00 00 A5 8E          17584 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      006750 00 02                17585 	.dw	2
      006752 78                   17586 	.db	120
      006753 07                   17587 	.sleb128	7
      006754 00 00 A5 8A          17588 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      006758 00 00 A5 8C          17589 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      00675C 00 02                17590 	.dw	2
      00675E 78                   17591 	.db	120
      00675F 05                   17592 	.sleb128	5
      006760 00 00 A5 88          17593 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      006764 00 00 A5 8A          17594 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      006768 00 02                17595 	.dw	2
      00676A 78                   17596 	.db	120
      00676B 04                   17597 	.sleb128	4
      00676C 00 00 A5 86          17598 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      006770 00 00 A5 88          17599 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      006774 00 02                17600 	.dw	2
      006776 78                   17601 	.db	120
      006777 03                   17602 	.sleb128	3
      006778 00 00 A5 76          17603 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      00677C 00 00 A5 86          17604 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      006780 00 02                17605 	.dw	2
      006782 78                   17606 	.db	120
      006783 03                   17607 	.sleb128	3
      006784 00 00 A5 71          17608 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      006788 00 00 A5 76          17609 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      00678C 00 02                17610 	.dw	2
      00678E 78                   17611 	.db	120
      00678F 09                   17612 	.sleb128	9
      006790 00 00 A5 6F          17613 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      006794 00 00 A5 71          17614 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      006798 00 02                17615 	.dw	2
      00679A 78                   17616 	.db	120
      00679B 08                   17617 	.sleb128	8
      00679C 00 00 A5 6D          17618 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      0067A0 00 00 A5 6F          17619 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      0067A4 00 02                17620 	.dw	2
      0067A6 78                   17621 	.db	120
      0067A7 07                   17622 	.sleb128	7
      0067A8 00 00 A5 6B          17623 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      0067AC 00 00 A5 6D          17624 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      0067B0 00 02                17625 	.dw	2
      0067B2 78                   17626 	.db	120
      0067B3 05                   17627 	.sleb128	5
      0067B4 00 00 A5 69          17628 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      0067B8 00 00 A5 6B          17629 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      0067BC 00 02                17630 	.dw	2
      0067BE 78                   17631 	.db	120
      0067BF 04                   17632 	.sleb128	4
      0067C0 00 00 A5 67          17633 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      0067C4 00 00 A5 69          17634 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      0067C8 00 02                17635 	.dw	2
      0067CA 78                   17636 	.db	120
      0067CB 03                   17637 	.sleb128	3
      0067CC 00 00 A5 5E          17638 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      0067D0 00 00 A5 67          17639 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      0067D4 00 02                17640 	.dw	2
      0067D6 78                   17641 	.db	120
      0067D7 03                   17642 	.sleb128	3
      0067D8 00 00 A5 55          17643 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      0067DC 00 00 A5 5E          17644 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      0067E0 00 02                17645 	.dw	2
      0067E2 78                   17646 	.db	120
      0067E3 03                   17647 	.sleb128	3
      0067E4 00 00 A5 4C          17648 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      0067E8 00 00 A5 55          17649 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      0067EC 00 02                17650 	.dw	2
      0067EE 78                   17651 	.db	120
      0067EF 03                   17652 	.sleb128	3
      0067F0 00 00 A5 43          17653 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      0067F4 00 00 A5 4C          17654 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      0067F8 00 02                17655 	.dw	2
      0067FA 78                   17656 	.db	120
      0067FB 03                   17657 	.sleb128	3
      0067FC 00 00 A5 33          17658 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      006800 00 00 A5 43          17659 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      006804 00 02                17660 	.dw	2
      006806 78                   17661 	.db	120
      006807 03                   17662 	.sleb128	3
      006808 00 00 A5 32          17663 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      00680C 00 00 A5 33          17664 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      006810 00 02                17665 	.dw	2
      006812 78                   17666 	.db	120
      006813 01                   17667 	.sleb128	1
      006814 00 00 00 00          17668 	.dw	0,0
      006818 00 00 00 00          17669 	.dw	0,0
      00681C 00 00 A5 31          17670 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      006820 00 00 A5 32          17671 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$302)
      006824 00 02                17672 	.dw	2
      006826 78                   17673 	.db	120
      006827 01                   17674 	.sleb128	1
      006828 00 00 A4 CE          17675 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      00682C 00 00 A5 31          17676 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      006830 00 02                17677 	.dw	2
      006832 78                   17678 	.db	120
      006833 04                   17679 	.sleb128	4
      006834 00 00 A4 C9          17680 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      006838 00 00 A4 CE          17681 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      00683C 00 02                17682 	.dw	2
      00683E 78                   17683 	.db	120
      00683F 0A                   17684 	.sleb128	10
      006840 00 00 A4 C7          17685 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      006844 00 00 A4 C9          17686 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      006848 00 02                17687 	.dw	2
      00684A 78                   17688 	.db	120
      00684B 09                   17689 	.sleb128	9
      00684C 00 00 A4 C5          17690 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      006850 00 00 A4 C7          17691 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      006854 00 02                17692 	.dw	2
      006856 78                   17693 	.db	120
      006857 08                   17694 	.sleb128	8
      006858 00 00 A4 C3          17695 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      00685C 00 00 A4 C5          17696 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      006860 00 02                17697 	.dw	2
      006862 78                   17698 	.db	120
      006863 06                   17699 	.sleb128	6
      006864 00 00 A4 C1          17700 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      006868 00 00 A4 C3          17701 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      00686C 00 02                17702 	.dw	2
      00686E 78                   17703 	.db	120
      00686F 05                   17704 	.sleb128	5
      006870 00 00 A4 B8          17705 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      006874 00 00 A4 C1          17706 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      006878 00 02                17707 	.dw	2
      00687A 78                   17708 	.db	120
      00687B 04                   17709 	.sleb128	4
      00687C 00 00 A4 AF          17710 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      006880 00 00 A4 B8          17711 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      006884 00 02                17712 	.dw	2
      006886 78                   17713 	.db	120
      006887 04                   17714 	.sleb128	4
      006888 00 00 A4 AA          17715 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      00688C 00 00 A4 AF          17716 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      006890 00 02                17717 	.dw	2
      006892 78                   17718 	.db	120
      006893 0A                   17719 	.sleb128	10
      006894 00 00 A4 A8          17720 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      006898 00 00 A4 AA          17721 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      00689C 00 02                17722 	.dw	2
      00689E 78                   17723 	.db	120
      00689F 09                   17724 	.sleb128	9
      0068A0 00 00 A4 A6          17725 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0068A4 00 00 A4 A8          17726 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0068A8 00 02                17727 	.dw	2
      0068AA 78                   17728 	.db	120
      0068AB 08                   17729 	.sleb128	8
      0068AC 00 00 A4 A4          17730 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0068B0 00 00 A4 A6          17731 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0068B4 00 02                17732 	.dw	2
      0068B6 78                   17733 	.db	120
      0068B7 06                   17734 	.sleb128	6
      0068B8 00 00 A4 A2          17735 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0068BC 00 00 A4 A4          17736 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0068C0 00 02                17737 	.dw	2
      0068C2 78                   17738 	.db	120
      0068C3 05                   17739 	.sleb128	5
      0068C4 00 00 A4 99          17740 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0068C8 00 00 A4 A2          17741 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0068CC 00 02                17742 	.dw	2
      0068CE 78                   17743 	.db	120
      0068CF 04                   17744 	.sleb128	4
      0068D0 00 00 A4 90          17745 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0068D4 00 00 A4 99          17746 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0068D8 00 02                17747 	.dw	2
      0068DA 78                   17748 	.db	120
      0068DB 04                   17749 	.sleb128	4
      0068DC 00 00 A4 8B          17750 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      0068E0 00 00 A4 90          17751 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0068E4 00 02                17752 	.dw	2
      0068E6 78                   17753 	.db	120
      0068E7 0A                   17754 	.sleb128	10
      0068E8 00 00 A4 89          17755 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      0068EC 00 00 A4 8B          17756 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      0068F0 00 02                17757 	.dw	2
      0068F2 78                   17758 	.db	120
      0068F3 09                   17759 	.sleb128	9
      0068F4 00 00 A4 87          17760 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      0068F8 00 00 A4 89          17761 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      0068FC 00 02                17762 	.dw	2
      0068FE 78                   17763 	.db	120
      0068FF 08                   17764 	.sleb128	8
      006900 00 00 A4 85          17765 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      006904 00 00 A4 87          17766 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      006908 00 02                17767 	.dw	2
      00690A 78                   17768 	.db	120
      00690B 06                   17769 	.sleb128	6
      00690C 00 00 A4 83          17770 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      006910 00 00 A4 85          17771 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      006914 00 02                17772 	.dw	2
      006916 78                   17773 	.db	120
      006917 05                   17774 	.sleb128	5
      006918 00 00 A4 81          17775 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      00691C 00 00 A4 83          17776 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      006920 00 02                17777 	.dw	2
      006922 78                   17778 	.db	120
      006923 04                   17779 	.sleb128	4
      006924 00 00 A4 71          17780 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      006928 00 00 A4 81          17781 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      00692C 00 02                17782 	.dw	2
      00692E 78                   17783 	.db	120
      00692F 04                   17784 	.sleb128	4
      006930 00 00 A4 6C          17785 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      006934 00 00 A4 71          17786 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      006938 00 02                17787 	.dw	2
      00693A 78                   17788 	.db	120
      00693B 0A                   17789 	.sleb128	10
      00693C 00 00 A4 6A          17790 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      006940 00 00 A4 6C          17791 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      006944 00 02                17792 	.dw	2
      006946 78                   17793 	.db	120
      006947 09                   17794 	.sleb128	9
      006948 00 00 A4 68          17795 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      00694C 00 00 A4 6A          17796 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      006950 00 02                17797 	.dw	2
      006952 78                   17798 	.db	120
      006953 08                   17799 	.sleb128	8
      006954 00 00 A4 66          17800 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      006958 00 00 A4 68          17801 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      00695C 00 02                17802 	.dw	2
      00695E 78                   17803 	.db	120
      00695F 06                   17804 	.sleb128	6
      006960 00 00 A4 64          17805 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      006964 00 00 A4 66          17806 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      006968 00 02                17807 	.dw	2
      00696A 78                   17808 	.db	120
      00696B 05                   17809 	.sleb128	5
      00696C 00 00 A4 62          17810 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      006970 00 00 A4 64          17811 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      006974 00 02                17812 	.dw	2
      006976 78                   17813 	.db	120
      006977 04                   17814 	.sleb128	4
      006978 00 00 A4 52          17815 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      00697C 00 00 A4 62          17816 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      006980 00 02                17817 	.dw	2
      006982 78                   17818 	.db	120
      006983 04                   17819 	.sleb128	4
      006984 00 00 A4 4D          17820 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      006988 00 00 A4 52          17821 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      00698C 00 02                17822 	.dw	2
      00698E 78                   17823 	.db	120
      00698F 0A                   17824 	.sleb128	10
      006990 00 00 A4 4B          17825 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      006994 00 00 A4 4D          17826 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      006998 00 02                17827 	.dw	2
      00699A 78                   17828 	.db	120
      00699B 09                   17829 	.sleb128	9
      00699C 00 00 A4 49          17830 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      0069A0 00 00 A4 4B          17831 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      0069A4 00 02                17832 	.dw	2
      0069A6 78                   17833 	.db	120
      0069A7 08                   17834 	.sleb128	8
      0069A8 00 00 A4 47          17835 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      0069AC 00 00 A4 49          17836 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      0069B0 00 02                17837 	.dw	2
      0069B2 78                   17838 	.db	120
      0069B3 06                   17839 	.sleb128	6
      0069B4 00 00 A4 45          17840 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      0069B8 00 00 A4 47          17841 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      0069BC 00 02                17842 	.dw	2
      0069BE 78                   17843 	.db	120
      0069BF 05                   17844 	.sleb128	5
      0069C0 00 00 A4 43          17845 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0069C4 00 00 A4 45          17846 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      0069C8 00 02                17847 	.dw	2
      0069CA 78                   17848 	.db	120
      0069CB 04                   17849 	.sleb128	4
      0069CC 00 00 A4 33          17850 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0069D0 00 00 A4 43          17851 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0069D4 00 02                17852 	.dw	2
      0069D6 78                   17853 	.db	120
      0069D7 04                   17854 	.sleb128	4
      0069D8 00 00 A4 2E          17855 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      0069DC 00 00 A4 33          17856 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0069E0 00 02                17857 	.dw	2
      0069E2 78                   17858 	.db	120
      0069E3 0A                   17859 	.sleb128	10
      0069E4 00 00 A4 2C          17860 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      0069E8 00 00 A4 2E          17861 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      0069EC 00 02                17862 	.dw	2
      0069EE 78                   17863 	.db	120
      0069EF 09                   17864 	.sleb128	9
      0069F0 00 00 A4 2A          17865 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      0069F4 00 00 A4 2C          17866 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      0069F8 00 02                17867 	.dw	2
      0069FA 78                   17868 	.db	120
      0069FB 08                   17869 	.sleb128	8
      0069FC 00 00 A4 28          17870 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      006A00 00 00 A4 2A          17871 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      006A04 00 02                17872 	.dw	2
      006A06 78                   17873 	.db	120
      006A07 06                   17874 	.sleb128	6
      006A08 00 00 A4 26          17875 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      006A0C 00 00 A4 28          17876 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      006A10 00 02                17877 	.dw	2
      006A12 78                   17878 	.db	120
      006A13 05                   17879 	.sleb128	5
      006A14 00 00 A4 24          17880 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      006A18 00 00 A4 26          17881 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      006A1C 00 02                17882 	.dw	2
      006A1E 78                   17883 	.db	120
      006A1F 04                   17884 	.sleb128	4
      006A20 00 00 A4 14          17885 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      006A24 00 00 A4 24          17886 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      006A28 00 02                17887 	.dw	2
      006A2A 78                   17888 	.db	120
      006A2B 04                   17889 	.sleb128	4
      006A2C 00 00 A4 0F          17890 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      006A30 00 00 A4 14          17891 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      006A34 00 02                17892 	.dw	2
      006A36 78                   17893 	.db	120
      006A37 0A                   17894 	.sleb128	10
      006A38 00 00 A4 0D          17895 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      006A3C 00 00 A4 0F          17896 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      006A40 00 02                17897 	.dw	2
      006A42 78                   17898 	.db	120
      006A43 09                   17899 	.sleb128	9
      006A44 00 00 A4 0B          17900 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      006A48 00 00 A4 0D          17901 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      006A4C 00 02                17902 	.dw	2
      006A4E 78                   17903 	.db	120
      006A4F 08                   17904 	.sleb128	8
      006A50 00 00 A4 09          17905 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      006A54 00 00 A4 0B          17906 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      006A58 00 02                17907 	.dw	2
      006A5A 78                   17908 	.db	120
      006A5B 06                   17909 	.sleb128	6
      006A5C 00 00 A4 07          17910 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      006A60 00 00 A4 09          17911 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      006A64 00 02                17912 	.dw	2
      006A66 78                   17913 	.db	120
      006A67 05                   17914 	.sleb128	5
      006A68 00 00 A4 05          17915 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      006A6C 00 00 A4 07          17916 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      006A70 00 02                17917 	.dw	2
      006A72 78                   17918 	.db	120
      006A73 04                   17919 	.sleb128	4
      006A74 00 00 A3 FC          17920 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      006A78 00 00 A4 05          17921 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      006A7C 00 02                17922 	.dw	2
      006A7E 78                   17923 	.db	120
      006A7F 04                   17924 	.sleb128	4
      006A80 00 00 A3 F3          17925 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      006A84 00 00 A3 FC          17926 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      006A88 00 02                17927 	.dw	2
      006A8A 78                   17928 	.db	120
      006A8B 04                   17929 	.sleb128	4
      006A8C 00 00 A3 EA          17930 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      006A90 00 00 A3 F3          17931 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      006A94 00 02                17932 	.dw	2
      006A96 78                   17933 	.db	120
      006A97 04                   17934 	.sleb128	4
      006A98 00 00 A3 E1          17935 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      006A9C 00 00 A3 EA          17936 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      006AA0 00 02                17937 	.dw	2
      006AA2 78                   17938 	.db	120
      006AA3 04                   17939 	.sleb128	4
      006AA4 00 00 A3 D1          17940 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      006AA8 00 00 A3 E1          17941 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      006AAC 00 02                17942 	.dw	2
      006AAE 78                   17943 	.db	120
      006AAF 04                   17944 	.sleb128	4
      006AB0 00 00 A3 CF          17945 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      006AB4 00 00 A3 D1          17946 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      006AB8 00 02                17947 	.dw	2
      006ABA 78                   17948 	.db	120
      006ABB 01                   17949 	.sleb128	1
      006ABC 00 00 00 00          17950 	.dw	0,0
      006AC0 00 00 00 00          17951 	.dw	0,0
      006AC4 00 00 A3 CE          17952 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      006AC8 00 00 A3 CF          17953 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$223)
      006ACC 00 02                17954 	.dw	2
      006ACE 78                   17955 	.db	120
      006ACF 01                   17956 	.sleb128	1
      006AD0 00 00 A3 6B          17957 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      006AD4 00 00 A3 CE          17958 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      006AD8 00 02                17959 	.dw	2
      006ADA 78                   17960 	.db	120
      006ADB 04                   17961 	.sleb128	4
      006ADC 00 00 A3 66          17962 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      006AE0 00 00 A3 6B          17963 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      006AE4 00 02                17964 	.dw	2
      006AE6 78                   17965 	.db	120
      006AE7 0A                   17966 	.sleb128	10
      006AE8 00 00 A3 64          17967 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      006AEC 00 00 A3 66          17968 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      006AF0 00 02                17969 	.dw	2
      006AF2 78                   17970 	.db	120
      006AF3 09                   17971 	.sleb128	9
      006AF4 00 00 A3 62          17972 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      006AF8 00 00 A3 64          17973 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      006AFC 00 02                17974 	.dw	2
      006AFE 78                   17975 	.db	120
      006AFF 08                   17976 	.sleb128	8
      006B00 00 00 A3 60          17977 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      006B04 00 00 A3 62          17978 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      006B08 00 02                17979 	.dw	2
      006B0A 78                   17980 	.db	120
      006B0B 07                   17981 	.sleb128	7
      006B0C 00 00 A3 5E          17982 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      006B10 00 00 A3 60          17983 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      006B14 00 02                17984 	.dw	2
      006B16 78                   17985 	.db	120
      006B17 05                   17986 	.sleb128	5
      006B18 00 00 A3 55          17987 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      006B1C 00 00 A3 5E          17988 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      006B20 00 02                17989 	.dw	2
      006B22 78                   17990 	.db	120
      006B23 04                   17991 	.sleb128	4
      006B24 00 00 A3 4C          17992 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      006B28 00 00 A3 55          17993 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      006B2C 00 02                17994 	.dw	2
      006B2E 78                   17995 	.db	120
      006B2F 04                   17996 	.sleb128	4
      006B30 00 00 A3 47          17997 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      006B34 00 00 A3 4C          17998 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      006B38 00 02                17999 	.dw	2
      006B3A 78                   18000 	.db	120
      006B3B 0A                   18001 	.sleb128	10
      006B3C 00 00 A3 45          18002 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      006B40 00 00 A3 47          18003 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      006B44 00 02                18004 	.dw	2
      006B46 78                   18005 	.db	120
      006B47 09                   18006 	.sleb128	9
      006B48 00 00 A3 43          18007 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      006B4C 00 00 A3 45          18008 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      006B50 00 02                18009 	.dw	2
      006B52 78                   18010 	.db	120
      006B53 08                   18011 	.sleb128	8
      006B54 00 00 A3 41          18012 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      006B58 00 00 A3 43          18013 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      006B5C 00 02                18014 	.dw	2
      006B5E 78                   18015 	.db	120
      006B5F 07                   18016 	.sleb128	7
      006B60 00 00 A3 3F          18017 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      006B64 00 00 A3 41          18018 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      006B68 00 02                18019 	.dw	2
      006B6A 78                   18020 	.db	120
      006B6B 05                   18021 	.sleb128	5
      006B6C 00 00 A3 36          18022 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      006B70 00 00 A3 3F          18023 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      006B74 00 02                18024 	.dw	2
      006B76 78                   18025 	.db	120
      006B77 04                   18026 	.sleb128	4
      006B78 00 00 A3 2D          18027 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      006B7C 00 00 A3 36          18028 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      006B80 00 02                18029 	.dw	2
      006B82 78                   18030 	.db	120
      006B83 04                   18031 	.sleb128	4
      006B84 00 00 A3 28          18032 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      006B88 00 00 A3 2D          18033 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      006B8C 00 02                18034 	.dw	2
      006B8E 78                   18035 	.db	120
      006B8F 0A                   18036 	.sleb128	10
      006B90 00 00 A3 26          18037 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      006B94 00 00 A3 28          18038 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      006B98 00 02                18039 	.dw	2
      006B9A 78                   18040 	.db	120
      006B9B 09                   18041 	.sleb128	9
      006B9C 00 00 A3 24          18042 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      006BA0 00 00 A3 26          18043 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      006BA4 00 02                18044 	.dw	2
      006BA6 78                   18045 	.db	120
      006BA7 08                   18046 	.sleb128	8
      006BA8 00 00 A3 22          18047 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      006BAC 00 00 A3 24          18048 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      006BB0 00 02                18049 	.dw	2
      006BB2 78                   18050 	.db	120
      006BB3 07                   18051 	.sleb128	7
      006BB4 00 00 A3 20          18052 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      006BB8 00 00 A3 22          18053 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      006BBC 00 02                18054 	.dw	2
      006BBE 78                   18055 	.db	120
      006BBF 05                   18056 	.sleb128	5
      006BC0 00 00 A3 1E          18057 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      006BC4 00 00 A3 20          18058 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      006BC8 00 02                18059 	.dw	2
      006BCA 78                   18060 	.db	120
      006BCB 04                   18061 	.sleb128	4
      006BCC 00 00 A3 0E          18062 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      006BD0 00 00 A3 1E          18063 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      006BD4 00 02                18064 	.dw	2
      006BD6 78                   18065 	.db	120
      006BD7 04                   18066 	.sleb128	4
      006BD8 00 00 A3 09          18067 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      006BDC 00 00 A3 0E          18068 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      006BE0 00 02                18069 	.dw	2
      006BE2 78                   18070 	.db	120
      006BE3 0A                   18071 	.sleb128	10
      006BE4 00 00 A3 07          18072 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      006BE8 00 00 A3 09          18073 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      006BEC 00 02                18074 	.dw	2
      006BEE 78                   18075 	.db	120
      006BEF 09                   18076 	.sleb128	9
      006BF0 00 00 A3 05          18077 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      006BF4 00 00 A3 07          18078 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      006BF8 00 02                18079 	.dw	2
      006BFA 78                   18080 	.db	120
      006BFB 08                   18081 	.sleb128	8
      006BFC 00 00 A3 03          18082 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      006C00 00 00 A3 05          18083 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      006C04 00 02                18084 	.dw	2
      006C06 78                   18085 	.db	120
      006C07 07                   18086 	.sleb128	7
      006C08 00 00 A3 01          18087 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      006C0C 00 00 A3 03          18088 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      006C10 00 02                18089 	.dw	2
      006C12 78                   18090 	.db	120
      006C13 05                   18091 	.sleb128	5
      006C14 00 00 A2 FF          18092 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      006C18 00 00 A3 01          18093 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      006C1C 00 02                18094 	.dw	2
      006C1E 78                   18095 	.db	120
      006C1F 04                   18096 	.sleb128	4
      006C20 00 00 A2 EF          18097 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      006C24 00 00 A2 FF          18098 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      006C28 00 02                18099 	.dw	2
      006C2A 78                   18100 	.db	120
      006C2B 04                   18101 	.sleb128	4
      006C2C 00 00 A2 EA          18102 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      006C30 00 00 A2 EF          18103 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      006C34 00 02                18104 	.dw	2
      006C36 78                   18105 	.db	120
      006C37 0A                   18106 	.sleb128	10
      006C38 00 00 A2 E8          18107 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      006C3C 00 00 A2 EA          18108 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      006C40 00 02                18109 	.dw	2
      006C42 78                   18110 	.db	120
      006C43 09                   18111 	.sleb128	9
      006C44 00 00 A2 E6          18112 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      006C48 00 00 A2 E8          18113 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      006C4C 00 02                18114 	.dw	2
      006C4E 78                   18115 	.db	120
      006C4F 08                   18116 	.sleb128	8
      006C50 00 00 A2 E4          18117 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      006C54 00 00 A2 E6          18118 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      006C58 00 02                18119 	.dw	2
      006C5A 78                   18120 	.db	120
      006C5B 07                   18121 	.sleb128	7
      006C5C 00 00 A2 E2          18122 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      006C60 00 00 A2 E4          18123 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      006C64 00 02                18124 	.dw	2
      006C66 78                   18125 	.db	120
      006C67 05                   18126 	.sleb128	5
      006C68 00 00 A2 E0          18127 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      006C6C 00 00 A2 E2          18128 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      006C70 00 02                18129 	.dw	2
      006C72 78                   18130 	.db	120
      006C73 04                   18131 	.sleb128	4
      006C74 00 00 A2 D0          18132 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      006C78 00 00 A2 E0          18133 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      006C7C 00 02                18134 	.dw	2
      006C7E 78                   18135 	.db	120
      006C7F 04                   18136 	.sleb128	4
      006C80 00 00 A2 CB          18137 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      006C84 00 00 A2 D0          18138 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      006C88 00 02                18139 	.dw	2
      006C8A 78                   18140 	.db	120
      006C8B 0A                   18141 	.sleb128	10
      006C8C 00 00 A2 C9          18142 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      006C90 00 00 A2 CB          18143 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      006C94 00 02                18144 	.dw	2
      006C96 78                   18145 	.db	120
      006C97 09                   18146 	.sleb128	9
      006C98 00 00 A2 C7          18147 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      006C9C 00 00 A2 C9          18148 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      006CA0 00 02                18149 	.dw	2
      006CA2 78                   18150 	.db	120
      006CA3 08                   18151 	.sleb128	8
      006CA4 00 00 A2 C5          18152 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      006CA8 00 00 A2 C7          18153 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      006CAC 00 02                18154 	.dw	2
      006CAE 78                   18155 	.db	120
      006CAF 07                   18156 	.sleb128	7
      006CB0 00 00 A2 C3          18157 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      006CB4 00 00 A2 C5          18158 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      006CB8 00 02                18159 	.dw	2
      006CBA 78                   18160 	.db	120
      006CBB 05                   18161 	.sleb128	5
      006CBC 00 00 A2 C1          18162 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      006CC0 00 00 A2 C3          18163 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      006CC4 00 02                18164 	.dw	2
      006CC6 78                   18165 	.db	120
      006CC7 04                   18166 	.sleb128	4
      006CC8 00 00 A2 B1          18167 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      006CCC 00 00 A2 C1          18168 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      006CD0 00 02                18169 	.dw	2
      006CD2 78                   18170 	.db	120
      006CD3 04                   18171 	.sleb128	4
      006CD4 00 00 A2 AC          18172 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      006CD8 00 00 A2 B1          18173 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      006CDC 00 02                18174 	.dw	2
      006CDE 78                   18175 	.db	120
      006CDF 0A                   18176 	.sleb128	10
      006CE0 00 00 A2 AA          18177 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      006CE4 00 00 A2 AC          18178 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      006CE8 00 02                18179 	.dw	2
      006CEA 78                   18180 	.db	120
      006CEB 09                   18181 	.sleb128	9
      006CEC 00 00 A2 A8          18182 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      006CF0 00 00 A2 AA          18183 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      006CF4 00 02                18184 	.dw	2
      006CF6 78                   18185 	.db	120
      006CF7 08                   18186 	.sleb128	8
      006CF8 00 00 A2 A6          18187 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      006CFC 00 00 A2 A8          18188 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      006D00 00 02                18189 	.dw	2
      006D02 78                   18190 	.db	120
      006D03 07                   18191 	.sleb128	7
      006D04 00 00 A2 A4          18192 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      006D08 00 00 A2 A6          18193 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      006D0C 00 02                18194 	.dw	2
      006D0E 78                   18195 	.db	120
      006D0F 05                   18196 	.sleb128	5
      006D10 00 00 A2 A2          18197 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      006D14 00 00 A2 A4          18198 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      006D18 00 02                18199 	.dw	2
      006D1A 78                   18200 	.db	120
      006D1B 04                   18201 	.sleb128	4
      006D1C 00 00 A2 99          18202 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      006D20 00 00 A2 A2          18203 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      006D24 00 02                18204 	.dw	2
      006D26 78                   18205 	.db	120
      006D27 04                   18206 	.sleb128	4
      006D28 00 00 A2 90          18207 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      006D2C 00 00 A2 99          18208 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      006D30 00 02                18209 	.dw	2
      006D32 78                   18210 	.db	120
      006D33 04                   18211 	.sleb128	4
      006D34 00 00 A2 87          18212 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      006D38 00 00 A2 90          18213 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      006D3C 00 02                18214 	.dw	2
      006D3E 78                   18215 	.db	120
      006D3F 04                   18216 	.sleb128	4
      006D40 00 00 A2 7E          18217 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      006D44 00 00 A2 87          18218 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      006D48 00 02                18219 	.dw	2
      006D4A 78                   18220 	.db	120
      006D4B 04                   18221 	.sleb128	4
      006D4C 00 00 A2 6E          18222 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      006D50 00 00 A2 7E          18223 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      006D54 00 02                18224 	.dw	2
      006D56 78                   18225 	.db	120
      006D57 04                   18226 	.sleb128	4
      006D58 00 00 A2 6C          18227 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      006D5C 00 00 A2 6E          18228 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      006D60 00 02                18229 	.dw	2
      006D62 78                   18230 	.db	120
      006D63 01                   18231 	.sleb128	1
      006D64 00 00 00 00          18232 	.dw	0,0
      006D68 00 00 00 00          18233 	.dw	0,0
      006D6C 00 00 A2 6B          18234 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      006D70 00 00 A2 6C          18235 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$144)
      006D74 00 02                18236 	.dw	2
      006D76 78                   18237 	.db	120
      006D77 01                   18238 	.sleb128	1
      006D78 00 00 A2 08          18239 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      006D7C 00 00 A2 6B          18240 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      006D80 00 02                18241 	.dw	2
      006D82 78                   18242 	.db	120
      006D83 04                   18243 	.sleb128	4
      006D84 00 00 A2 03          18244 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      006D88 00 00 A2 08          18245 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      006D8C 00 02                18246 	.dw	2
      006D8E 78                   18247 	.db	120
      006D8F 0A                   18248 	.sleb128	10
      006D90 00 00 A2 01          18249 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      006D94 00 00 A2 03          18250 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      006D98 00 02                18251 	.dw	2
      006D9A 78                   18252 	.db	120
      006D9B 09                   18253 	.sleb128	9
      006D9C 00 00 A1 FF          18254 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      006DA0 00 00 A2 01          18255 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      006DA4 00 02                18256 	.dw	2
      006DA6 78                   18257 	.db	120
      006DA7 08                   18258 	.sleb128	8
      006DA8 00 00 A1 FD          18259 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      006DAC 00 00 A1 FF          18260 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      006DB0 00 02                18261 	.dw	2
      006DB2 78                   18262 	.db	120
      006DB3 07                   18263 	.sleb128	7
      006DB4 00 00 A1 FB          18264 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      006DB8 00 00 A1 FD          18265 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      006DBC 00 02                18266 	.dw	2
      006DBE 78                   18267 	.db	120
      006DBF 05                   18268 	.sleb128	5
      006DC0 00 00 A1 F2          18269 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      006DC4 00 00 A1 FB          18270 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      006DC8 00 02                18271 	.dw	2
      006DCA 78                   18272 	.db	120
      006DCB 04                   18273 	.sleb128	4
      006DCC 00 00 A1 E9          18274 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      006DD0 00 00 A1 F2          18275 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      006DD4 00 02                18276 	.dw	2
      006DD6 78                   18277 	.db	120
      006DD7 04                   18278 	.sleb128	4
      006DD8 00 00 A1 E4          18279 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      006DDC 00 00 A1 E9          18280 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      006DE0 00 02                18281 	.dw	2
      006DE2 78                   18282 	.db	120
      006DE3 0A                   18283 	.sleb128	10
      006DE4 00 00 A1 E2          18284 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      006DE8 00 00 A1 E4          18285 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      006DEC 00 02                18286 	.dw	2
      006DEE 78                   18287 	.db	120
      006DEF 09                   18288 	.sleb128	9
      006DF0 00 00 A1 E0          18289 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      006DF4 00 00 A1 E2          18290 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      006DF8 00 02                18291 	.dw	2
      006DFA 78                   18292 	.db	120
      006DFB 08                   18293 	.sleb128	8
      006DFC 00 00 A1 DE          18294 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      006E00 00 00 A1 E0          18295 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      006E04 00 02                18296 	.dw	2
      006E06 78                   18297 	.db	120
      006E07 07                   18298 	.sleb128	7
      006E08 00 00 A1 DC          18299 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      006E0C 00 00 A1 DE          18300 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      006E10 00 02                18301 	.dw	2
      006E12 78                   18302 	.db	120
      006E13 05                   18303 	.sleb128	5
      006E14 00 00 A1 D3          18304 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      006E18 00 00 A1 DC          18305 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      006E1C 00 02                18306 	.dw	2
      006E1E 78                   18307 	.db	120
      006E1F 04                   18308 	.sleb128	4
      006E20 00 00 A1 CA          18309 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      006E24 00 00 A1 D3          18310 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      006E28 00 02                18311 	.dw	2
      006E2A 78                   18312 	.db	120
      006E2B 04                   18313 	.sleb128	4
      006E2C 00 00 A1 C5          18314 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      006E30 00 00 A1 CA          18315 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      006E34 00 02                18316 	.dw	2
      006E36 78                   18317 	.db	120
      006E37 0A                   18318 	.sleb128	10
      006E38 00 00 A1 C3          18319 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      006E3C 00 00 A1 C5          18320 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      006E40 00 02                18321 	.dw	2
      006E42 78                   18322 	.db	120
      006E43 09                   18323 	.sleb128	9
      006E44 00 00 A1 C1          18324 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      006E48 00 00 A1 C3          18325 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      006E4C 00 02                18326 	.dw	2
      006E4E 78                   18327 	.db	120
      006E4F 08                   18328 	.sleb128	8
      006E50 00 00 A1 BF          18329 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      006E54 00 00 A1 C1          18330 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      006E58 00 02                18331 	.dw	2
      006E5A 78                   18332 	.db	120
      006E5B 07                   18333 	.sleb128	7
      006E5C 00 00 A1 BD          18334 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      006E60 00 00 A1 BF          18335 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      006E64 00 02                18336 	.dw	2
      006E66 78                   18337 	.db	120
      006E67 05                   18338 	.sleb128	5
      006E68 00 00 A1 BB          18339 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      006E6C 00 00 A1 BD          18340 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      006E70 00 02                18341 	.dw	2
      006E72 78                   18342 	.db	120
      006E73 04                   18343 	.sleb128	4
      006E74 00 00 A1 AB          18344 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      006E78 00 00 A1 BB          18345 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      006E7C 00 02                18346 	.dw	2
      006E7E 78                   18347 	.db	120
      006E7F 04                   18348 	.sleb128	4
      006E80 00 00 A1 A6          18349 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      006E84 00 00 A1 AB          18350 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      006E88 00 02                18351 	.dw	2
      006E8A 78                   18352 	.db	120
      006E8B 0A                   18353 	.sleb128	10
      006E8C 00 00 A1 A4          18354 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      006E90 00 00 A1 A6          18355 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      006E94 00 02                18356 	.dw	2
      006E96 78                   18357 	.db	120
      006E97 09                   18358 	.sleb128	9
      006E98 00 00 A1 A2          18359 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      006E9C 00 00 A1 A4          18360 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      006EA0 00 02                18361 	.dw	2
      006EA2 78                   18362 	.db	120
      006EA3 08                   18363 	.sleb128	8
      006EA4 00 00 A1 A0          18364 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      006EA8 00 00 A1 A2          18365 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      006EAC 00 02                18366 	.dw	2
      006EAE 78                   18367 	.db	120
      006EAF 07                   18368 	.sleb128	7
      006EB0 00 00 A1 9E          18369 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      006EB4 00 00 A1 A0          18370 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      006EB8 00 02                18371 	.dw	2
      006EBA 78                   18372 	.db	120
      006EBB 05                   18373 	.sleb128	5
      006EBC 00 00 A1 9C          18374 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      006EC0 00 00 A1 9E          18375 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      006EC4 00 02                18376 	.dw	2
      006EC6 78                   18377 	.db	120
      006EC7 04                   18378 	.sleb128	4
      006EC8 00 00 A1 8C          18379 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      006ECC 00 00 A1 9C          18380 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      006ED0 00 02                18381 	.dw	2
      006ED2 78                   18382 	.db	120
      006ED3 04                   18383 	.sleb128	4
      006ED4 00 00 A1 87          18384 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      006ED8 00 00 A1 8C          18385 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      006EDC 00 02                18386 	.dw	2
      006EDE 78                   18387 	.db	120
      006EDF 0A                   18388 	.sleb128	10
      006EE0 00 00 A1 85          18389 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      006EE4 00 00 A1 87          18390 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      006EE8 00 02                18391 	.dw	2
      006EEA 78                   18392 	.db	120
      006EEB 09                   18393 	.sleb128	9
      006EEC 00 00 A1 83          18394 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      006EF0 00 00 A1 85          18395 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      006EF4 00 02                18396 	.dw	2
      006EF6 78                   18397 	.db	120
      006EF7 08                   18398 	.sleb128	8
      006EF8 00 00 A1 81          18399 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      006EFC 00 00 A1 83          18400 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      006F00 00 02                18401 	.dw	2
      006F02 78                   18402 	.db	120
      006F03 07                   18403 	.sleb128	7
      006F04 00 00 A1 7F          18404 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      006F08 00 00 A1 81          18405 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      006F0C 00 02                18406 	.dw	2
      006F0E 78                   18407 	.db	120
      006F0F 05                   18408 	.sleb128	5
      006F10 00 00 A1 7D          18409 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      006F14 00 00 A1 7F          18410 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      006F18 00 02                18411 	.dw	2
      006F1A 78                   18412 	.db	120
      006F1B 04                   18413 	.sleb128	4
      006F1C 00 00 A1 6D          18414 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      006F20 00 00 A1 7D          18415 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      006F24 00 02                18416 	.dw	2
      006F26 78                   18417 	.db	120
      006F27 04                   18418 	.sleb128	4
      006F28 00 00 A1 68          18419 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      006F2C 00 00 A1 6D          18420 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      006F30 00 02                18421 	.dw	2
      006F32 78                   18422 	.db	120
      006F33 0A                   18423 	.sleb128	10
      006F34 00 00 A1 66          18424 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      006F38 00 00 A1 68          18425 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      006F3C 00 02                18426 	.dw	2
      006F3E 78                   18427 	.db	120
      006F3F 09                   18428 	.sleb128	9
      006F40 00 00 A1 64          18429 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      006F44 00 00 A1 66          18430 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      006F48 00 02                18431 	.dw	2
      006F4A 78                   18432 	.db	120
      006F4B 08                   18433 	.sleb128	8
      006F4C 00 00 A1 62          18434 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      006F50 00 00 A1 64          18435 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      006F54 00 02                18436 	.dw	2
      006F56 78                   18437 	.db	120
      006F57 07                   18438 	.sleb128	7
      006F58 00 00 A1 60          18439 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      006F5C 00 00 A1 62          18440 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      006F60 00 02                18441 	.dw	2
      006F62 78                   18442 	.db	120
      006F63 05                   18443 	.sleb128	5
      006F64 00 00 A1 5E          18444 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      006F68 00 00 A1 60          18445 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      006F6C 00 02                18446 	.dw	2
      006F6E 78                   18447 	.db	120
      006F6F 04                   18448 	.sleb128	4
      006F70 00 00 A1 4E          18449 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      006F74 00 00 A1 5E          18450 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      006F78 00 02                18451 	.dw	2
      006F7A 78                   18452 	.db	120
      006F7B 04                   18453 	.sleb128	4
      006F7C 00 00 A1 49          18454 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      006F80 00 00 A1 4E          18455 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      006F84 00 02                18456 	.dw	2
      006F86 78                   18457 	.db	120
      006F87 0A                   18458 	.sleb128	10
      006F88 00 00 A1 47          18459 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      006F8C 00 00 A1 49          18460 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      006F90 00 02                18461 	.dw	2
      006F92 78                   18462 	.db	120
      006F93 09                   18463 	.sleb128	9
      006F94 00 00 A1 45          18464 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      006F98 00 00 A1 47          18465 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      006F9C 00 02                18466 	.dw	2
      006F9E 78                   18467 	.db	120
      006F9F 08                   18468 	.sleb128	8
      006FA0 00 00 A1 43          18469 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      006FA4 00 00 A1 45          18470 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      006FA8 00 02                18471 	.dw	2
      006FAA 78                   18472 	.db	120
      006FAB 07                   18473 	.sleb128	7
      006FAC 00 00 A1 41          18474 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      006FB0 00 00 A1 43          18475 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      006FB4 00 02                18476 	.dw	2
      006FB6 78                   18477 	.db	120
      006FB7 05                   18478 	.sleb128	5
      006FB8 00 00 A1 3F          18479 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      006FBC 00 00 A1 41          18480 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      006FC0 00 02                18481 	.dw	2
      006FC2 78                   18482 	.db	120
      006FC3 04                   18483 	.sleb128	4
      006FC4 00 00 A1 36          18484 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      006FC8 00 00 A1 3F          18485 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      006FCC 00 02                18486 	.dw	2
      006FCE 78                   18487 	.db	120
      006FCF 04                   18488 	.sleb128	4
      006FD0 00 00 A1 2D          18489 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      006FD4 00 00 A1 36          18490 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      006FD8 00 02                18491 	.dw	2
      006FDA 78                   18492 	.db	120
      006FDB 04                   18493 	.sleb128	4
      006FDC 00 00 A1 24          18494 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      006FE0 00 00 A1 2D          18495 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      006FE4 00 02                18496 	.dw	2
      006FE6 78                   18497 	.db	120
      006FE7 04                   18498 	.sleb128	4
      006FE8 00 00 A1 1B          18499 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      006FEC 00 00 A1 24          18500 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      006FF0 00 02                18501 	.dw	2
      006FF2 78                   18502 	.db	120
      006FF3 04                   18503 	.sleb128	4
      006FF4 00 00 A1 0B          18504 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      006FF8 00 00 A1 1B          18505 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      006FFC 00 02                18506 	.dw	2
      006FFE 78                   18507 	.db	120
      006FFF 04                   18508 	.sleb128	4
      007000 00 00 A1 09          18509 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      007004 00 00 A1 0B          18510 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      007008 00 02                18511 	.dw	2
      00700A 78                   18512 	.db	120
      00700B 01                   18513 	.sleb128	1
      00700C 00 00 00 00          18514 	.dw	0,0
      007010 00 00 00 00          18515 	.dw	0,0
      007014 00 00 A0 E2          18516 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      007018 00 00 A1 09          18517 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$65)
      00701C 00 02                18518 	.dw	2
      00701E 78                   18519 	.db	120
      00701F 01                   18520 	.sleb128	1
      007020 00 00 A0 DD          18521 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      007024 00 00 A0 E2          18522 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      007028 00 02                18523 	.dw	2
      00702A 78                   18524 	.db	120
      00702B 07                   18525 	.sleb128	7
      00702C 00 00 A0 DB          18526 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      007030 00 00 A0 DD          18527 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      007034 00 02                18528 	.dw	2
      007036 78                   18529 	.db	120
      007037 06                   18530 	.sleb128	6
      007038 00 00 A0 D9          18531 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      00703C 00 00 A0 DB          18532 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      007040 00 02                18533 	.dw	2
      007042 78                   18534 	.db	120
      007043 05                   18535 	.sleb128	5
      007044 00 00 A0 D7          18536 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      007048 00 00 A0 D9          18537 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      00704C 00 02                18538 	.dw	2
      00704E 78                   18539 	.db	120
      00704F 04                   18540 	.sleb128	4
      007050 00 00 A0 D5          18541 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      007054 00 00 A0 D7          18542 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      007058 00 02                18543 	.dw	2
      00705A 78                   18544 	.db	120
      00705B 02                   18545 	.sleb128	2
      00705C 00 00 A0 D3          18546 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      007060 00 00 A0 D5          18547 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      007064 00 02                18548 	.dw	2
      007066 78                   18549 	.db	120
      007067 01                   18550 	.sleb128	1
      007068 00 00 A0 CA          18551 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      00706C 00 00 A0 D3          18552 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      007070 00 02                18553 	.dw	2
      007072 78                   18554 	.db	120
      007073 01                   18555 	.sleb128	1
      007074 00 00 A0 C1          18556 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      007078 00 00 A0 CA          18557 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      00707C 00 02                18558 	.dw	2
      00707E 78                   18559 	.db	120
      00707F 01                   18560 	.sleb128	1
      007080 00 00 A0 B8          18561 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      007084 00 00 A0 C1          18562 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      007088 00 02                18563 	.dw	2
      00708A 78                   18564 	.db	120
      00708B 01                   18565 	.sleb128	1
      00708C 00 00 A0 A8          18566 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      007090 00 00 A0 B8          18567 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      007094 00 02                18568 	.dw	2
      007096 78                   18569 	.db	120
      007097 01                   18570 	.sleb128	1
      007098 00 00 00 00          18571 	.dw	0,0
      00709C 00 00 00 00          18572 	.dw	0,0
      0070A0 00 00 A0 0F          18573 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      0070A4 00 00 A0 A8          18574 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$42)
      0070A8 00 02                18575 	.dw	2
      0070AA 78                   18576 	.db	120
      0070AB 01                   18577 	.sleb128	1
      0070AC 00 00 00 00          18578 	.dw	0,0
      0070B0 00 00 00 00          18579 	.dw	0,0
                                  18580 
                                  18581 	.area .debug_abbrev (NOLOAD)
      000619                      18582 Ldebug_abbrev:
      000619 04                   18583 	.uleb128	4
      00061A 05                   18584 	.uleb128	5
      00061B 00                   18585 	.db	0
      00061C 02                   18586 	.uleb128	2
      00061D 0A                   18587 	.uleb128	10
      00061E 03                   18588 	.uleb128	3
      00061F 08                   18589 	.uleb128	8
      000620 49                   18590 	.uleb128	73
      000621 13                   18591 	.uleb128	19
      000622 00                   18592 	.uleb128	0
      000623 00                   18593 	.uleb128	0
      000624 0C                   18594 	.uleb128	12
      000625 01                   18595 	.uleb128	1
      000626 01                   18596 	.db	1
      000627 01                   18597 	.uleb128	1
      000628 13                   18598 	.uleb128	19
      000629 0B                   18599 	.uleb128	11
      00062A 0B                   18600 	.uleb128	11
      00062B 49                   18601 	.uleb128	73
      00062C 13                   18602 	.uleb128	19
      00062D 00                   18603 	.uleb128	0
      00062E 00                   18604 	.uleb128	0
      00062F 03                   18605 	.uleb128	3
      000630 2E                   18606 	.uleb128	46
      000631 01                   18607 	.db	1
      000632 01                   18608 	.uleb128	1
      000633 13                   18609 	.uleb128	19
      000634 03                   18610 	.uleb128	3
      000635 08                   18611 	.uleb128	8
      000636 11                   18612 	.uleb128	17
      000637 01                   18613 	.uleb128	1
      000638 12                   18614 	.uleb128	18
      000639 01                   18615 	.uleb128	1
      00063A 3F                   18616 	.uleb128	63
      00063B 0C                   18617 	.uleb128	12
      00063C 40                   18618 	.uleb128	64
      00063D 06                   18619 	.uleb128	6
      00063E 00                   18620 	.uleb128	0
      00063F 00                   18621 	.uleb128	0
      000640 07                   18622 	.uleb128	7
      000641 34                   18623 	.uleb128	52
      000642 00                   18624 	.db	0
      000643 02                   18625 	.uleb128	2
      000644 0A                   18626 	.uleb128	10
      000645 03                   18627 	.uleb128	3
      000646 08                   18628 	.uleb128	8
      000647 49                   18629 	.uleb128	73
      000648 13                   18630 	.uleb128	19
      000649 00                   18631 	.uleb128	0
      00064A 00                   18632 	.uleb128	0
      00064B 0A                   18633 	.uleb128	10
      00064C 2E                   18634 	.uleb128	46
      00064D 01                   18635 	.db	1
      00064E 01                   18636 	.uleb128	1
      00064F 13                   18637 	.uleb128	19
      000650 03                   18638 	.uleb128	3
      000651 08                   18639 	.uleb128	8
      000652 11                   18640 	.uleb128	17
      000653 01                   18641 	.uleb128	1
      000654 12                   18642 	.uleb128	18
      000655 01                   18643 	.uleb128	1
      000656 3F                   18644 	.uleb128	63
      000657 0C                   18645 	.uleb128	12
      000658 40                   18646 	.uleb128	64
      000659 06                   18647 	.uleb128	6
      00065A 49                   18648 	.uleb128	73
      00065B 13                   18649 	.uleb128	19
      00065C 00                   18650 	.uleb128	0
      00065D 00                   18651 	.uleb128	0
      00065E 0B                   18652 	.uleb128	11
      00065F 26                   18653 	.uleb128	38
      000660 00                   18654 	.db	0
      000661 49                   18655 	.uleb128	73
      000662 13                   18656 	.uleb128	19
      000663 00                   18657 	.uleb128	0
      000664 00                   18658 	.uleb128	0
      000665 09                   18659 	.uleb128	9
      000666 0B                   18660 	.uleb128	11
      000667 01                   18661 	.db	1
      000668 11                   18662 	.uleb128	17
      000669 01                   18663 	.uleb128	1
      00066A 00                   18664 	.uleb128	0
      00066B 00                   18665 	.uleb128	0
      00066C 01                   18666 	.uleb128	1
      00066D 11                   18667 	.uleb128	17
      00066E 01                   18668 	.db	1
      00066F 03                   18669 	.uleb128	3
      000670 08                   18670 	.uleb128	8
      000671 10                   18671 	.uleb128	16
      000672 06                   18672 	.uleb128	6
      000673 13                   18673 	.uleb128	19
      000674 0B                   18674 	.uleb128	11
      000675 25                   18675 	.uleb128	37
      000676 08                   18676 	.uleb128	8
      000677 00                   18677 	.uleb128	0
      000678 00                   18678 	.uleb128	0
      000679 06                   18679 	.uleb128	6
      00067A 0B                   18680 	.uleb128	11
      00067B 00                   18681 	.db	0
      00067C 11                   18682 	.uleb128	17
      00067D 01                   18683 	.uleb128	1
      00067E 12                   18684 	.uleb128	18
      00067F 01                   18685 	.uleb128	1
      000680 00                   18686 	.uleb128	0
      000681 00                   18687 	.uleb128	0
      000682 08                   18688 	.uleb128	8
      000683 0B                   18689 	.uleb128	11
      000684 01                   18690 	.db	1
      000685 01                   18691 	.uleb128	1
      000686 13                   18692 	.uleb128	19
      000687 11                   18693 	.uleb128	17
      000688 01                   18694 	.uleb128	1
      000689 00                   18695 	.uleb128	0
      00068A 00                   18696 	.uleb128	0
      00068B 02                   18697 	.uleb128	2
      00068C 2E                   18698 	.uleb128	46
      00068D 00                   18699 	.db	0
      00068E 03                   18700 	.uleb128	3
      00068F 08                   18701 	.uleb128	8
      000690 11                   18702 	.uleb128	17
      000691 01                   18703 	.uleb128	1
      000692 12                   18704 	.uleb128	18
      000693 01                   18705 	.uleb128	1
      000694 3F                   18706 	.uleb128	63
      000695 0C                   18707 	.uleb128	12
      000696 40                   18708 	.uleb128	64
      000697 06                   18709 	.uleb128	6
      000698 00                   18710 	.uleb128	0
      000699 00                   18711 	.uleb128	0
      00069A 0D                   18712 	.uleb128	13
      00069B 21                   18713 	.uleb128	33
      00069C 00                   18714 	.db	0
      00069D 2F                   18715 	.uleb128	47
      00069E 0B                   18716 	.uleb128	11
      00069F 00                   18717 	.uleb128	0
      0006A0 00                   18718 	.uleb128	0
      0006A1 05                   18719 	.uleb128	5
      0006A2 24                   18720 	.uleb128	36
      0006A3 00                   18721 	.db	0
      0006A4 03                   18722 	.uleb128	3
      0006A5 08                   18723 	.uleb128	8
      0006A6 0B                   18724 	.uleb128	11
      0006A7 0B                   18725 	.uleb128	11
      0006A8 3E                   18726 	.uleb128	62
      0006A9 0B                   18727 	.uleb128	11
      0006AA 00                   18728 	.uleb128	0
      0006AB 00                   18729 	.uleb128	0
      0006AC 00                   18730 	.uleb128	0
                                  18731 
                                  18732 	.area .debug_info (NOLOAD)
      002E6B 00 00 1D 69          18733 	.dw	0,Ldebug_info_end-Ldebug_info_start
      002E6F                      18734 Ldebug_info_start:
      002E6F 00 02                18735 	.dw	2
      002E71 00 00 06 19          18736 	.dw	0,(Ldebug_abbrev)
      002E75 04                   18737 	.db	4
      002E76 01                   18738 	.uleb128	1
      002E77 2E 2E 2F 53 50 4C 2F 18739 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      002E8E 00                   18740 	.db	0
      002E8F 00 00 20 9B          18741 	.dw	0,(Ldebug_line_start+-4)
      002E93 01                   18742 	.db	1
      002E94 53 44 43 43 20 76 65 18743 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      002EAD 00                   18744 	.db	0
      002EAE 02                   18745 	.uleb128	2
      002EAF 54 49 4D 31 5F 44 65 18746 	.ascii "TIM1_DeInit"
             49 6E 69 74
      002EBA 00                   18747 	.db	0
      002EBB 00 00 A0 0F          18748 	.dw	0,(_TIM1_DeInit)
      002EBF 00 00 A0 A8          18749 	.dw	0,(XG$TIM1_DeInit$0$0+1)
      002EC3 01                   18750 	.db	1
      002EC4 00 00 70 A0          18751 	.dw	0,(Ldebug_loc_start+12760)
      002EC8 03                   18752 	.uleb128	3
      002EC9 00 00 00 E5          18753 	.dw	0,229
      002ECD 54 49 4D 31 5F 54 69 18754 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      002EDE 00                   18755 	.db	0
      002EDF 00 00 A0 A8          18756 	.dw	0,(_TIM1_TimeBaseInit)
      002EE3 00 00 A1 09          18757 	.dw	0,(XG$TIM1_TimeBaseInit$0$0+1)
      002EE7 01                   18758 	.db	1
      002EE8 00 00 70 14          18759 	.dw	0,(Ldebug_loc_start+12620)
      002EEC 04                   18760 	.uleb128	4
      002EED 02                   18761 	.db	2
      002EEE 91                   18762 	.db	145
      002EEF 02                   18763 	.sleb128	2
      002EF0 54 49 4D 31 5F 50 72 18764 	.ascii "TIM1_Prescaler"
             65 73 63 61 6C 65 72
      002EFE 00                   18765 	.db	0
      002EFF 00 00 00 E5          18766 	.dw	0,229
      002F03 04                   18767 	.uleb128	4
      002F04 02                   18768 	.db	2
      002F05 91                   18769 	.db	145
      002F06 04                   18770 	.sleb128	4
      002F07 54 49 4D 31 5F 43 6F 18771 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      002F17 00                   18772 	.db	0
      002F18 00 00 00 F5          18773 	.dw	0,245
      002F1C 04                   18774 	.uleb128	4
      002F1D 02                   18775 	.db	2
      002F1E 91                   18776 	.db	145
      002F1F 05                   18777 	.sleb128	5
      002F20 54 49 4D 31 5F 50 65 18778 	.ascii "TIM1_Period"
             72 69 6F 64
      002F2B 00                   18779 	.db	0
      002F2C 00 00 00 E5          18780 	.dw	0,229
      002F30 04                   18781 	.uleb128	4
      002F31 02                   18782 	.db	2
      002F32 91                   18783 	.db	145
      002F33 07                   18784 	.sleb128	7
      002F34 54 49 4D 31 5F 52 65 18785 	.ascii "TIM1_RepetitionCounter"
             70 65 74 69 74 69 6F
             6E 43 6F 75 6E 74 65
             72
      002F4A 00                   18786 	.db	0
      002F4B 00 00 00 F5          18787 	.dw	0,245
      002F4F 00                   18788 	.uleb128	0
      002F50 05                   18789 	.uleb128	5
      002F51 75 6E 73 69 67 6E 65 18790 	.ascii "unsigned int"
             64 20 69 6E 74
      002F5D 00                   18791 	.db	0
      002F5E 02                   18792 	.db	2
      002F5F 07                   18793 	.db	7
      002F60 05                   18794 	.uleb128	5
      002F61 75 6E 73 69 67 6E 65 18795 	.ascii "unsigned char"
             64 20 63 68 61 72
      002F6E 00                   18796 	.db	0
      002F6F 01                   18797 	.db	1
      002F70 08                   18798 	.db	8
      002F71 03                   18799 	.uleb128	3
      002F72 00 00 01 E4          18800 	.dw	0,484
      002F76 54 49 4D 31 5F 4F 43 18801 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      002F82 00                   18802 	.db	0
      002F83 00 00 A1 09          18803 	.dw	0,(_TIM1_OC1Init)
      002F87 00 00 A2 6C          18804 	.dw	0,(XG$TIM1_OC1Init$0$0+1)
      002F8B 01                   18805 	.db	1
      002F8C 00 00 6D 6C          18806 	.dw	0,(Ldebug_loc_start+11940)
      002F90 04                   18807 	.uleb128	4
      002F91 02                   18808 	.db	2
      002F92 91                   18809 	.db	145
      002F93 02                   18810 	.sleb128	2
      002F94 54 49 4D 31 5F 4F 43 18811 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      002F9F 00                   18812 	.db	0
      002FA0 00 00 00 F5          18813 	.dw	0,245
      002FA4 04                   18814 	.uleb128	4
      002FA5 02                   18815 	.db	2
      002FA6 91                   18816 	.db	145
      002FA7 03                   18817 	.sleb128	3
      002FA8 54 49 4D 31 5F 4F 75 18818 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      002FB8 00                   18819 	.db	0
      002FB9 00 00 00 F5          18820 	.dw	0,245
      002FBD 04                   18821 	.uleb128	4
      002FBE 02                   18822 	.db	2
      002FBF 91                   18823 	.db	145
      002FC0 04                   18824 	.sleb128	4
      002FC1 54 49 4D 31 5F 4F 75 18825 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      002FD2 00                   18826 	.db	0
      002FD3 00 00 00 F5          18827 	.dw	0,245
      002FD7 04                   18828 	.uleb128	4
      002FD8 02                   18829 	.db	2
      002FD9 91                   18830 	.db	145
      002FDA 05                   18831 	.sleb128	5
      002FDB 54 49 4D 31 5F 50 75 18832 	.ascii "TIM1_Pulse"
             6C 73 65
      002FE5 00                   18833 	.db	0
      002FE6 00 00 00 E5          18834 	.dw	0,229
      002FEA 04                   18835 	.uleb128	4
      002FEB 02                   18836 	.db	2
      002FEC 91                   18837 	.db	145
      002FED 07                   18838 	.sleb128	7
      002FEE 54 49 4D 31 5F 4F 43 18839 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      002FFD 00                   18840 	.db	0
      002FFE 00 00 00 F5          18841 	.dw	0,245
      003002 04                   18842 	.uleb128	4
      003003 02                   18843 	.db	2
      003004 91                   18844 	.db	145
      003005 08                   18845 	.sleb128	8
      003006 54 49 4D 31 5F 4F 43 18846 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003016 00                   18847 	.db	0
      003017 00 00 00 F5          18848 	.dw	0,245
      00301B 04                   18849 	.uleb128	4
      00301C 02                   18850 	.db	2
      00301D 91                   18851 	.db	145
      00301E 09                   18852 	.sleb128	9
      00301F 54 49 4D 31 5F 4F 43 18853 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      00302F 00                   18854 	.db	0
      003030 00 00 00 F5          18855 	.dw	0,245
      003034 04                   18856 	.uleb128	4
      003035 02                   18857 	.db	2
      003036 91                   18858 	.db	145
      003037 0A                   18859 	.sleb128	10
      003038 54 49 4D 31 5F 4F 43 18860 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003049 00                   18861 	.db	0
      00304A 00 00 00 F5          18862 	.dw	0,245
      00304E 00                   18863 	.uleb128	0
      00304F 03                   18864 	.uleb128	3
      003050 00 00 02 C2          18865 	.dw	0,706
      003054 54 49 4D 31 5F 4F 43 18866 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      003060 00                   18867 	.db	0
      003061 00 00 A2 6C          18868 	.dw	0,(_TIM1_OC2Init)
      003065 00 00 A3 CF          18869 	.dw	0,(XG$TIM1_OC2Init$0$0+1)
      003069 01                   18870 	.db	1
      00306A 00 00 6A C4          18871 	.dw	0,(Ldebug_loc_start+11260)
      00306E 04                   18872 	.uleb128	4
      00306F 02                   18873 	.db	2
      003070 91                   18874 	.db	145
      003071 02                   18875 	.sleb128	2
      003072 54 49 4D 31 5F 4F 43 18876 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      00307D 00                   18877 	.db	0
      00307E 00 00 00 F5          18878 	.dw	0,245
      003082 04                   18879 	.uleb128	4
      003083 02                   18880 	.db	2
      003084 91                   18881 	.db	145
      003085 03                   18882 	.sleb128	3
      003086 54 49 4D 31 5F 4F 75 18883 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003096 00                   18884 	.db	0
      003097 00 00 00 F5          18885 	.dw	0,245
      00309B 04                   18886 	.uleb128	4
      00309C 02                   18887 	.db	2
      00309D 91                   18888 	.db	145
      00309E 04                   18889 	.sleb128	4
      00309F 54 49 4D 31 5F 4F 75 18890 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      0030B0 00                   18891 	.db	0
      0030B1 00 00 00 F5          18892 	.dw	0,245
      0030B5 04                   18893 	.uleb128	4
      0030B6 02                   18894 	.db	2
      0030B7 91                   18895 	.db	145
      0030B8 05                   18896 	.sleb128	5
      0030B9 54 49 4D 31 5F 50 75 18897 	.ascii "TIM1_Pulse"
             6C 73 65
      0030C3 00                   18898 	.db	0
      0030C4 00 00 00 E5          18899 	.dw	0,229
      0030C8 04                   18900 	.uleb128	4
      0030C9 02                   18901 	.db	2
      0030CA 91                   18902 	.db	145
      0030CB 07                   18903 	.sleb128	7
      0030CC 54 49 4D 31 5F 4F 43 18904 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0030DB 00                   18905 	.db	0
      0030DC 00 00 00 F5          18906 	.dw	0,245
      0030E0 04                   18907 	.uleb128	4
      0030E1 02                   18908 	.db	2
      0030E2 91                   18909 	.db	145
      0030E3 08                   18910 	.sleb128	8
      0030E4 54 49 4D 31 5F 4F 43 18911 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0030F4 00                   18912 	.db	0
      0030F5 00 00 00 F5          18913 	.dw	0,245
      0030F9 04                   18914 	.uleb128	4
      0030FA 02                   18915 	.db	2
      0030FB 91                   18916 	.db	145
      0030FC 09                   18917 	.sleb128	9
      0030FD 54 49 4D 31 5F 4F 43 18918 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      00310D 00                   18919 	.db	0
      00310E 00 00 00 F5          18920 	.dw	0,245
      003112 04                   18921 	.uleb128	4
      003113 02                   18922 	.db	2
      003114 91                   18923 	.db	145
      003115 0A                   18924 	.sleb128	10
      003116 54 49 4D 31 5F 4F 43 18925 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003127 00                   18926 	.db	0
      003128 00 00 00 F5          18927 	.dw	0,245
      00312C 00                   18928 	.uleb128	0
      00312D 03                   18929 	.uleb128	3
      00312E 00 00 03 A0          18930 	.dw	0,928
      003132 54 49 4D 31 5F 4F 43 18931 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      00313E 00                   18932 	.db	0
      00313F 00 00 A3 CF          18933 	.dw	0,(_TIM1_OC3Init)
      003143 00 00 A5 32          18934 	.dw	0,(XG$TIM1_OC3Init$0$0+1)
      003147 01                   18935 	.db	1
      003148 00 00 68 1C          18936 	.dw	0,(Ldebug_loc_start+10580)
      00314C 04                   18937 	.uleb128	4
      00314D 02                   18938 	.db	2
      00314E 91                   18939 	.db	145
      00314F 02                   18940 	.sleb128	2
      003150 54 49 4D 31 5F 4F 43 18941 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      00315B 00                   18942 	.db	0
      00315C 00 00 00 F5          18943 	.dw	0,245
      003160 04                   18944 	.uleb128	4
      003161 02                   18945 	.db	2
      003162 91                   18946 	.db	145
      003163 03                   18947 	.sleb128	3
      003164 54 49 4D 31 5F 4F 75 18948 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003174 00                   18949 	.db	0
      003175 00 00 00 F5          18950 	.dw	0,245
      003179 04                   18951 	.uleb128	4
      00317A 02                   18952 	.db	2
      00317B 91                   18953 	.db	145
      00317C 04                   18954 	.sleb128	4
      00317D 54 49 4D 31 5F 4F 75 18955 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      00318E 00                   18956 	.db	0
      00318F 00 00 00 F5          18957 	.dw	0,245
      003193 04                   18958 	.uleb128	4
      003194 02                   18959 	.db	2
      003195 91                   18960 	.db	145
      003196 05                   18961 	.sleb128	5
      003197 54 49 4D 31 5F 50 75 18962 	.ascii "TIM1_Pulse"
             6C 73 65
      0031A1 00                   18963 	.db	0
      0031A2 00 00 00 E5          18964 	.dw	0,229
      0031A6 04                   18965 	.uleb128	4
      0031A7 02                   18966 	.db	2
      0031A8 91                   18967 	.db	145
      0031A9 07                   18968 	.sleb128	7
      0031AA 54 49 4D 31 5F 4F 43 18969 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0031B9 00                   18970 	.db	0
      0031BA 00 00 00 F5          18971 	.dw	0,245
      0031BE 04                   18972 	.uleb128	4
      0031BF 02                   18973 	.db	2
      0031C0 91                   18974 	.db	145
      0031C1 08                   18975 	.sleb128	8
      0031C2 54 49 4D 31 5F 4F 43 18976 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0031D2 00                   18977 	.db	0
      0031D3 00 00 00 F5          18978 	.dw	0,245
      0031D7 04                   18979 	.uleb128	4
      0031D8 02                   18980 	.db	2
      0031D9 91                   18981 	.db	145
      0031DA 09                   18982 	.sleb128	9
      0031DB 54 49 4D 31 5F 4F 43 18983 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0031EB 00                   18984 	.db	0
      0031EC 00 00 00 F5          18985 	.dw	0,245
      0031F0 04                   18986 	.uleb128	4
      0031F1 02                   18987 	.db	2
      0031F2 91                   18988 	.db	145
      0031F3 0A                   18989 	.sleb128	10
      0031F4 54 49 4D 31 5F 4F 43 18990 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003205 00                   18991 	.db	0
      003206 00 00 00 F5          18992 	.dw	0,245
      00320A 00                   18993 	.uleb128	0
      00320B 03                   18994 	.uleb128	3
      00320C 00 00 04 43          18995 	.dw	0,1091
      003210 54 49 4D 31 5F 4F 43 18996 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      00321C 00                   18997 	.db	0
      00321D 00 00 A5 32          18998 	.dw	0,(_TIM1_OC4Init)
      003221 00 00 A6 1F          18999 	.dw	0,(XG$TIM1_OC4Init$0$0+1)
      003225 01                   19000 	.db	1
      003226 00 00 66 70          19001 	.dw	0,(Ldebug_loc_start+10152)
      00322A 04                   19002 	.uleb128	4
      00322B 02                   19003 	.db	2
      00322C 91                   19004 	.db	145
      00322D 02                   19005 	.sleb128	2
      00322E 54 49 4D 31 5F 4F 43 19006 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003239 00                   19007 	.db	0
      00323A 00 00 00 F5          19008 	.dw	0,245
      00323E 04                   19009 	.uleb128	4
      00323F 02                   19010 	.db	2
      003240 91                   19011 	.db	145
      003241 03                   19012 	.sleb128	3
      003242 54 49 4D 31 5F 4F 75 19013 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003252 00                   19014 	.db	0
      003253 00 00 00 F5          19015 	.dw	0,245
      003257 04                   19016 	.uleb128	4
      003258 02                   19017 	.db	2
      003259 91                   19018 	.db	145
      00325A 04                   19019 	.sleb128	4
      00325B 54 49 4D 31 5F 50 75 19020 	.ascii "TIM1_Pulse"
             6C 73 65
      003265 00                   19021 	.db	0
      003266 00 00 00 E5          19022 	.dw	0,229
      00326A 04                   19023 	.uleb128	4
      00326B 02                   19024 	.db	2
      00326C 91                   19025 	.db	145
      00326D 06                   19026 	.sleb128	6
      00326E 54 49 4D 31 5F 4F 43 19027 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00327D 00                   19028 	.db	0
      00327E 00 00 00 F5          19029 	.dw	0,245
      003282 04                   19030 	.uleb128	4
      003283 02                   19031 	.db	2
      003284 91                   19032 	.db	145
      003285 07                   19033 	.sleb128	7
      003286 54 49 4D 31 5F 4F 43 19034 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003296 00                   19035 	.db	0
      003297 00 00 00 F5          19036 	.dw	0,245
      00329B 06                   19037 	.uleb128	6
      00329C 00 00 A6 05          19038 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$348)
      0032A0 00 00 A6 0A          19039 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$350)
      0032A4 06                   19040 	.uleb128	6
      0032A5 00 00 A6 0D          19041 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$351)
      0032A9 00 00 A6 12          19042 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$353)
      0032AD 00                   19043 	.uleb128	0
      0032AE 03                   19044 	.uleb128	3
      0032AF 00 00 04 F5          19045 	.dw	0,1269
      0032B3 54 49 4D 31 5F 42 44 19046 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      0032C2 00                   19047 	.db	0
      0032C3 00 00 A6 1F          19048 	.dw	0,(_TIM1_BDTRConfig)
      0032C7 00 00 A6 E5          19049 	.dw	0,(XG$TIM1_BDTRConfig$0$0+1)
      0032CB 01                   19050 	.db	1
      0032CC 00 00 64 88          19051 	.dw	0,(Ldebug_loc_start+9664)
      0032D0 04                   19052 	.uleb128	4
      0032D1 02                   19053 	.db	2
      0032D2 91                   19054 	.db	145
      0032D3 02                   19055 	.sleb128	2
      0032D4 54 49 4D 31 5F 4F 53 19056 	.ascii "TIM1_OSSIState"
             53 49 53 74 61 74 65
      0032E2 00                   19057 	.db	0
      0032E3 00 00 00 F5          19058 	.dw	0,245
      0032E7 04                   19059 	.uleb128	4
      0032E8 02                   19060 	.db	2
      0032E9 91                   19061 	.db	145
      0032EA 03                   19062 	.sleb128	3
      0032EB 54 49 4D 31 5F 4C 6F 19063 	.ascii "TIM1_LockLevel"
             63 6B 4C 65 76 65 6C
      0032F9 00                   19064 	.db	0
      0032FA 00 00 00 F5          19065 	.dw	0,245
      0032FE 04                   19066 	.uleb128	4
      0032FF 02                   19067 	.db	2
      003300 91                   19068 	.db	145
      003301 04                   19069 	.sleb128	4
      003302 54 49 4D 31 5F 44 65 19070 	.ascii "TIM1_DeadTime"
             61 64 54 69 6D 65
      00330F 00                   19071 	.db	0
      003310 00 00 00 F5          19072 	.dw	0,245
      003314 04                   19073 	.uleb128	4
      003315 02                   19074 	.db	2
      003316 91                   19075 	.db	145
      003317 05                   19076 	.sleb128	5
      003318 54 49 4D 31 5F 42 72 19077 	.ascii "TIM1_Break"
             65 61 6B
      003322 00                   19078 	.db	0
      003323 00 00 00 F5          19079 	.dw	0,245
      003327 04                   19080 	.uleb128	4
      003328 02                   19081 	.db	2
      003329 91                   19082 	.db	145
      00332A 06                   19083 	.sleb128	6
      00332B 54 49 4D 31 5F 42 72 19084 	.ascii "TIM1_BreakPolarity"
             65 61 6B 50 6F 6C 61
             72 69 74 79
      00333D 00                   19085 	.db	0
      00333E 00 00 00 F5          19086 	.dw	0,245
      003342 04                   19087 	.uleb128	4
      003343 02                   19088 	.db	2
      003344 91                   19089 	.db	145
      003345 07                   19090 	.sleb128	7
      003346 54 49 4D 31 5F 41 75 19091 	.ascii "TIM1_AutomaticOutput"
             74 6F 6D 61 74 69 63
             4F 75 74 70 75 74
      00335A 00                   19092 	.db	0
      00335B 00 00 00 F5          19093 	.dw	0,245
      00335F 00                   19094 	.uleb128	0
      003360 03                   19095 	.uleb128	3
      003361 00 00 05 AD          19096 	.dw	0,1453
      003365 54 49 4D 31 5F 49 43 19097 	.ascii "TIM1_ICInit"
             49 6E 69 74
      003370 00                   19098 	.db	0
      003371 00 00 A6 E5          19099 	.dw	0,(_TIM1_ICInit)
      003375 00 00 A8 36          19100 	.dw	0,(XG$TIM1_ICInit$0$0+1)
      003379 01                   19101 	.db	1
      00337A 00 00 61 5C          19102 	.dw	0,(Ldebug_loc_start+8852)
      00337E 04                   19103 	.uleb128	4
      00337F 02                   19104 	.db	2
      003380 91                   19105 	.db	145
      003381 02                   19106 	.sleb128	2
      003382 54 49 4D 31 5F 43 68 19107 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      00338E 00                   19108 	.db	0
      00338F 00 00 00 F5          19109 	.dw	0,245
      003393 04                   19110 	.uleb128	4
      003394 02                   19111 	.db	2
      003395 91                   19112 	.db	145
      003396 03                   19113 	.sleb128	3
      003397 54 49 4D 31 5F 49 43 19114 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0033A6 00                   19115 	.db	0
      0033A7 00 00 00 F5          19116 	.dw	0,245
      0033AB 04                   19117 	.uleb128	4
      0033AC 02                   19118 	.db	2
      0033AD 91                   19119 	.db	145
      0033AE 04                   19120 	.sleb128	4
      0033AF 54 49 4D 31 5F 49 43 19121 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0033BF 00                   19122 	.db	0
      0033C0 00 00 00 F5          19123 	.dw	0,245
      0033C4 04                   19124 	.uleb128	4
      0033C5 02                   19125 	.db	2
      0033C6 91                   19126 	.db	145
      0033C7 05                   19127 	.sleb128	5
      0033C8 54 49 4D 31 5F 49 43 19128 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      0033D8 00                   19129 	.db	0
      0033D9 00 00 00 F5          19130 	.dw	0,245
      0033DD 04                   19131 	.uleb128	4
      0033DE 02                   19132 	.db	2
      0033DF 91                   19133 	.db	145
      0033E0 06                   19134 	.sleb128	6
      0033E1 54 49 4D 31 5F 49 43 19135 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0033EE 00                   19136 	.db	0
      0033EF 00 00 00 F5          19137 	.dw	0,245
      0033F3 06                   19138 	.uleb128	6
      0033F4 00 00 A7 C7          19139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$462)
      0033F8 00 00 A7 DC          19140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$471)
      0033FC 06                   19141 	.uleb128	6
      0033FD 00 00 A7 E7          19142 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$473)
      003401 00 00 A7 FC          19143 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$482)
      003405 06                   19144 	.uleb128	6
      003406 00 00 A8 07          19145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$484)
      00340A 00 00 A8 1C          19146 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$493)
      00340E 06                   19147 	.uleb128	6
      00340F 00 00 A8 1F          19148 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$494)
      003413 00 00 A8 34          19149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$503)
      003417 00                   19150 	.uleb128	0
      003418 03                   19151 	.uleb128	3
      003419 00 00 06 A2          19152 	.dw	0,1698
      00341D 54 49 4D 31 5F 50 57 19153 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      00342C 00                   19154 	.db	0
      00342D 00 00 A8 36          19155 	.dw	0,(_TIM1_PWMIConfig)
      003431 00 00 A9 6A          19156 	.dw	0,(XG$TIM1_PWMIConfig$0$0+1)
      003435 01                   19157 	.db	1
      003436 00 00 5E 90          19158 	.dw	0,(Ldebug_loc_start+8136)
      00343A 04                   19159 	.uleb128	4
      00343B 02                   19160 	.db	2
      00343C 91                   19161 	.db	145
      00343D 02                   19162 	.sleb128	2
      00343E 54 49 4D 31 5F 43 68 19163 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      00344A 00                   19164 	.db	0
      00344B 00 00 00 F5          19165 	.dw	0,245
      00344F 04                   19166 	.uleb128	4
      003450 02                   19167 	.db	2
      003451 91                   19168 	.db	145
      003452 03                   19169 	.sleb128	3
      003453 54 49 4D 31 5F 49 43 19170 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      003462 00                   19171 	.db	0
      003463 00 00 00 F5          19172 	.dw	0,245
      003467 04                   19173 	.uleb128	4
      003468 02                   19174 	.db	2
      003469 91                   19175 	.db	145
      00346A 04                   19176 	.sleb128	4
      00346B 54 49 4D 31 5F 49 43 19177 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      00347B 00                   19178 	.db	0
      00347C 00 00 00 F5          19179 	.dw	0,245
      003480 04                   19180 	.uleb128	4
      003481 02                   19181 	.db	2
      003482 91                   19182 	.db	145
      003483 05                   19183 	.sleb128	5
      003484 54 49 4D 31 5F 49 43 19184 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      003494 00                   19185 	.db	0
      003495 00 00 00 F5          19186 	.dw	0,245
      003499 04                   19187 	.uleb128	4
      00349A 02                   19188 	.db	2
      00349B 91                   19189 	.db	145
      00349C 06                   19190 	.sleb128	6
      00349D 54 49 4D 31 5F 49 43 19191 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0034AA 00                   19192 	.db	0
      0034AB 00 00 00 F5          19193 	.dw	0,245
      0034AF 06                   19194 	.uleb128	6
      0034B0 00 00 A8 EE          19195 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$548)
      0034B4 00 00 A8 F2          19196 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$550)
      0034B8 06                   19197 	.uleb128	6
      0034B9 00 00 A8 F5          19198 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$551)
      0034BD 00 00 A8 F7          19199 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$553)
      0034C1 06                   19200 	.uleb128	6
      0034C2 00 00 A8 FF          19201 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$555)
      0034C6 00 00 A9 03          19202 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$557)
      0034CA 06                   19203 	.uleb128	6
      0034CB 00 00 A9 06          19204 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$558)
      0034CF 00 00 A9 0A          19205 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$560)
      0034D3 06                   19206 	.uleb128	6
      0034D4 00 00 A9 11          19207 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$562)
      0034D8 00 00 A9 3B          19208 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$579)
      0034DC 06                   19209 	.uleb128	6
      0034DD 00 00 A9 3E          19210 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$580)
      0034E1 00 00 A9 68          19211 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$597)
      0034E5 07                   19212 	.uleb128	7
      0034E6 02                   19213 	.db	2
      0034E7 91                   19214 	.db	145
      0034E8 7E                   19215 	.sleb128	-2
      0034E9 69 63 70 6F 6C 61 72 19216 	.ascii "icpolarity"
             69 74 79
      0034F3 00                   19217 	.db	0
      0034F4 00 00 00 F5          19218 	.dw	0,245
      0034F8 07                   19219 	.uleb128	7
      0034F9 02                   19220 	.db	2
      0034FA 91                   19221 	.db	145
      0034FB 7F                   19222 	.sleb128	-1
      0034FC 69 63 73 65 6C 65 63 19223 	.ascii "icselection"
             74 69 6F 6E
      003507 00                   19224 	.db	0
      003508 00 00 00 F5          19225 	.dw	0,245
      00350C 00                   19226 	.uleb128	0
      00350D 03                   19227 	.uleb128	3
      00350E 00 00 06 E1          19228 	.dw	0,1761
      003512 54 49 4D 31 5F 43 6D 19229 	.ascii "TIM1_Cmd"
             64
      00351A 00                   19230 	.db	0
      00351B 00 00 A9 6A          19231 	.dw	0,(_TIM1_Cmd)
      00351F 00 00 A9 A0          19232 	.dw	0,(XG$TIM1_Cmd$0$0+1)
      003523 01                   19233 	.db	1
      003524 00 00 5E 28          19234 	.dw	0,(Ldebug_loc_start+8032)
      003528 04                   19235 	.uleb128	4
      003529 02                   19236 	.db	2
      00352A 91                   19237 	.db	145
      00352B 02                   19238 	.sleb128	2
      00352C 4E 65 77 53 74 61 74 19239 	.ascii "NewState"
             65
      003534 00                   19240 	.db	0
      003535 00 00 00 F5          19241 	.dw	0,245
      003539 06                   19242 	.uleb128	6
      00353A 00 00 A9 92          19243 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$614)
      00353E 00 00 A9 97          19244 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$616)
      003542 06                   19245 	.uleb128	6
      003543 00 00 A9 9A          19246 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$617)
      003547 00 00 A9 9F          19247 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$619)
      00354B 00                   19248 	.uleb128	0
      00354C 03                   19249 	.uleb128	3
      00354D 00 00 07 2B          19250 	.dw	0,1835
      003551 54 49 4D 31 5F 43 74 19251 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      003564 00                   19252 	.db	0
      003565 00 00 A9 A0          19253 	.dw	0,(_TIM1_CtrlPWMOutputs)
      003569 00 00 A9 D6          19254 	.dw	0,(XG$TIM1_CtrlPWMOutputs$0$0+1)
      00356D 01                   19255 	.db	1
      00356E 00 00 5D C0          19256 	.dw	0,(Ldebug_loc_start+7928)
      003572 04                   19257 	.uleb128	4
      003573 02                   19258 	.db	2
      003574 91                   19259 	.db	145
      003575 02                   19260 	.sleb128	2
      003576 4E 65 77 53 74 61 74 19261 	.ascii "NewState"
             65
      00357E 00                   19262 	.db	0
      00357F 00 00 00 F5          19263 	.dw	0,245
      003583 06                   19264 	.uleb128	6
      003584 00 00 A9 C8          19265 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$635)
      003588 00 00 A9 CD          19266 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$637)
      00358C 06                   19267 	.uleb128	6
      00358D 00 00 A9 D0          19268 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$638)
      003591 00 00 A9 D5          19269 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$640)
      003595 00                   19270 	.uleb128	0
      003596 03                   19271 	.uleb128	3
      003597 00 00 07 7F          19272 	.dw	0,1919
      00359B 54 49 4D 31 5F 49 54 19273 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0035A8 00                   19274 	.db	0
      0035A9 00 00 A9 D6          19275 	.dw	0,(_TIM1_ITConfig)
      0035AD 00 00 AA 2B          19276 	.dw	0,(XG$TIM1_ITConfig$0$0+1)
      0035B1 01                   19277 	.db	1
      0035B2 00 00 5C E0          19278 	.dw	0,(Ldebug_loc_start+7704)
      0035B6 04                   19279 	.uleb128	4
      0035B7 02                   19280 	.db	2
      0035B8 91                   19281 	.db	145
      0035B9 02                   19282 	.sleb128	2
      0035BA 54 49 4D 31 5F 49 54 19283 	.ascii "TIM1_IT"
      0035C1 00                   19284 	.db	0
      0035C2 00 00 00 F5          19285 	.dw	0,245
      0035C6 04                   19286 	.uleb128	4
      0035C7 02                   19287 	.db	2
      0035C8 91                   19288 	.db	145
      0035C9 03                   19289 	.sleb128	3
      0035CA 4E 65 77 53 74 61 74 19290 	.ascii "NewState"
             65
      0035D2 00                   19291 	.db	0
      0035D3 00 00 00 F5          19292 	.dw	0,245
      0035D7 06                   19293 	.uleb128	6
      0035D8 00 00 AA 15          19294 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$664)
      0035DC 00 00 AA 1A          19295 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$666)
      0035E0 06                   19296 	.uleb128	6
      0035E1 00 00 AA 1D          19297 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$667)
      0035E5 00 00 AA 29          19298 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$671)
      0035E9 00                   19299 	.uleb128	0
      0035EA 02                   19300 	.uleb128	2
      0035EB 54 49 4D 31 5F 49 6E 19301 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      003603 00                   19302 	.db	0
      003604 00 00 AA 2B          19303 	.dw	0,(_TIM1_InternalClockConfig)
      003608 00 00 AA 34          19304 	.dw	0,(XG$TIM1_InternalClockConfig$0$0+1)
      00360C 01                   19305 	.db	1
      00360D 00 00 5C CC          19306 	.dw	0,(Ldebug_loc_start+7684)
      003611 03                   19307 	.uleb128	3
      003612 00 00 08 20          19308 	.dw	0,2080
      003616 54 49 4D 31 5F 45 54 19309 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      00362E 00                   19310 	.db	0
      00362F 00 00 AA 34          19311 	.dw	0,(_TIM1_ETRClockMode1Config)
      003633 00 00 AA 9D          19312 	.dw	0,(XG$TIM1_ETRClockMode1Config$0$0+1)
      003637 01                   19313 	.db	1
      003638 00 00 5B C8          19314 	.dw	0,(Ldebug_loc_start+7424)
      00363C 04                   19315 	.uleb128	4
      00363D 02                   19316 	.db	2
      00363E 91                   19317 	.db	145
      00363F 02                   19318 	.sleb128	2
      003640 54 49 4D 31 5F 45 78 19319 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      003654 00                   19320 	.db	0
      003655 00 00 00 F5          19321 	.dw	0,245
      003659 04                   19322 	.uleb128	4
      00365A 02                   19323 	.db	2
      00365B 91                   19324 	.db	145
      00365C 03                   19325 	.sleb128	3
      00365D 54 49 4D 31 5F 45 78 19326 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      003670 00                   19327 	.db	0
      003671 00 00 00 F5          19328 	.dw	0,245
      003675 04                   19329 	.uleb128	4
      003676 02                   19330 	.db	2
      003677 91                   19331 	.db	145
      003678 04                   19332 	.sleb128	4
      003679 45 78 74 54 52 47 46 19333 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      003685 00                   19334 	.db	0
      003686 00 00 00 F5          19335 	.dw	0,245
      00368A 00                   19336 	.uleb128	0
      00368B 03                   19337 	.uleb128	3
      00368C 00 00 08 9A          19338 	.dw	0,2202
      003690 54 49 4D 31 5F 45 54 19339 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      0036A8 00                   19340 	.db	0
      0036A9 00 00 AA 9D          19341 	.dw	0,(_TIM1_ETRClockMode2Config)
      0036AD 00 00 AB 04          19342 	.dw	0,(XG$TIM1_ETRClockMode2Config$0$0+1)
      0036B1 01                   19343 	.db	1
      0036B2 00 00 5A C4          19344 	.dw	0,(Ldebug_loc_start+7164)
      0036B6 04                   19345 	.uleb128	4
      0036B7 02                   19346 	.db	2
      0036B8 91                   19347 	.db	145
      0036B9 02                   19348 	.sleb128	2
      0036BA 54 49 4D 31 5F 45 78 19349 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0036CE 00                   19350 	.db	0
      0036CF 00 00 00 F5          19351 	.dw	0,245
      0036D3 04                   19352 	.uleb128	4
      0036D4 02                   19353 	.db	2
      0036D5 91                   19354 	.db	145
      0036D6 03                   19355 	.sleb128	3
      0036D7 54 49 4D 31 5F 45 78 19356 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      0036EA 00                   19357 	.db	0
      0036EB 00 00 00 F5          19358 	.dw	0,245
      0036EF 04                   19359 	.uleb128	4
      0036F0 02                   19360 	.db	2
      0036F1 91                   19361 	.db	145
      0036F2 04                   19362 	.sleb128	4
      0036F3 45 78 74 54 52 47 46 19363 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      0036FF 00                   19364 	.db	0
      003700 00 00 00 F5          19365 	.dw	0,245
      003704 00                   19366 	.uleb128	0
      003705 03                   19367 	.uleb128	3
      003706 00 00 09 0A          19368 	.dw	0,2314
      00370A 54 49 4D 31 5F 45 54 19369 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      003718 00                   19370 	.db	0
      003719 00 00 AB 04          19371 	.dw	0,(_TIM1_ETRConfig)
      00371D 00 00 AB 2F          19372 	.dw	0,(XG$TIM1_ETRConfig$0$0+1)
      003721 01                   19373 	.db	1
      003722 00 00 5A 50          19374 	.dw	0,(Ldebug_loc_start+7048)
      003726 04                   19375 	.uleb128	4
      003727 02                   19376 	.db	2
      003728 91                   19377 	.db	145
      003729 02                   19378 	.sleb128	2
      00372A 54 49 4D 31 5F 45 78 19379 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      00373E 00                   19380 	.db	0
      00373F 00 00 00 F5          19381 	.dw	0,245
      003743 04                   19382 	.uleb128	4
      003744 02                   19383 	.db	2
      003745 91                   19384 	.db	145
      003746 03                   19385 	.sleb128	3
      003747 54 49 4D 31 5F 45 78 19386 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      00375A 00                   19387 	.db	0
      00375B 00 00 00 F5          19388 	.dw	0,245
      00375F 04                   19389 	.uleb128	4
      003760 02                   19390 	.db	2
      003761 91                   19391 	.db	145
      003762 04                   19392 	.sleb128	4
      003763 45 78 74 54 52 47 46 19393 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      00376F 00                   19394 	.db	0
      003770 00 00 00 F5          19395 	.dw	0,245
      003774 00                   19396 	.uleb128	0
      003775 03                   19397 	.uleb128	3
      003776 00 00 09 96          19398 	.dw	0,2454
      00377A 54 49 4D 31 5F 54 49 19399 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      003795 00                   19400 	.db	0
      003796 00 00 AB 2F          19401 	.dw	0,(_TIM1_TIxExternalClockConfig)
      00379A 00 00 AB D3          19402 	.dw	0,(XG$TIM1_TIxExternalClockConfig$0$0+1)
      00379E 01                   19403 	.db	1
      00379F 00 00 58 A4          19404 	.dw	0,(Ldebug_loc_start+6620)
      0037A3 04                   19405 	.uleb128	4
      0037A4 02                   19406 	.db	2
      0037A5 91                   19407 	.db	145
      0037A6 02                   19408 	.sleb128	2
      0037A7 54 49 4D 31 5F 54 49 19409 	.ascii "TIM1_TIxExternalCLKSource"
             78 45 78 74 65 72 6E
             61 6C 43 4C 4B 53 6F
             75 72 63 65
      0037C0 00                   19410 	.db	0
      0037C1 00 00 00 F5          19411 	.dw	0,245
      0037C5 04                   19412 	.uleb128	4
      0037C6 02                   19413 	.db	2
      0037C7 91                   19414 	.db	145
      0037C8 03                   19415 	.sleb128	3
      0037C9 54 49 4D 31 5F 49 43 19416 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0037D8 00                   19417 	.db	0
      0037D9 00 00 00 F5          19418 	.dw	0,245
      0037DD 04                   19419 	.uleb128	4
      0037DE 02                   19420 	.db	2
      0037DF 91                   19421 	.db	145
      0037E0 04                   19422 	.sleb128	4
      0037E1 49 43 46 69 6C 74 65 19423 	.ascii "ICFilter"
             72
      0037E9 00                   19424 	.db	0
      0037EA 00 00 00 F5          19425 	.dw	0,245
      0037EE 06                   19426 	.uleb128	6
      0037EF 00 00 AB A5          19427 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$785)
      0037F3 00 00 AB B2          19428 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$791)
      0037F7 06                   19429 	.uleb128	6
      0037F8 00 00 AB B5          19430 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$792)
      0037FC 00 00 AB C2          19431 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$798)
      003800 00                   19432 	.uleb128	0
      003801 03                   19433 	.uleb128	3
      003802 00 00 09 E1          19434 	.dw	0,2529
      003806 54 49 4D 31 5F 53 65 19435 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      00381D 00                   19436 	.db	0
      00381E 00 00 AB D3          19437 	.dw	0,(_TIM1_SelectInputTrigger)
      003822 00 00 AC 21          19438 	.dw	0,(XG$TIM1_SelectInputTrigger$0$0+1)
      003826 01                   19439 	.db	1
      003827 00 00 58 0C          19440 	.dw	0,(Ldebug_loc_start+6468)
      00382B 04                   19441 	.uleb128	4
      00382C 02                   19442 	.db	2
      00382D 91                   19443 	.db	145
      00382E 02                   19444 	.sleb128	2
      00382F 54 49 4D 31 5F 49 6E 19445 	.ascii "TIM1_InputTriggerSource"
             70 75 74 54 72 69 67
             67 65 72 53 6F 75 72
             63 65
      003846 00                   19446 	.db	0
      003847 00 00 00 F5          19447 	.dw	0,245
      00384B 00                   19448 	.uleb128	0
      00384C 03                   19449 	.uleb128	3
      00384D 00 00 0A 30          19450 	.dw	0,2608
      003851 54 49 4D 31 5F 55 70 19451 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      003869 00                   19452 	.db	0
      00386A 00 00 AC 21          19453 	.dw	0,(_TIM1_UpdateDisableConfig)
      00386E 00 00 AC 57          19454 	.dw	0,(XG$TIM1_UpdateDisableConfig$0$0+1)
      003872 01                   19455 	.db	1
      003873 00 00 57 A4          19456 	.dw	0,(Ldebug_loc_start+6364)
      003877 04                   19457 	.uleb128	4
      003878 02                   19458 	.db	2
      003879 91                   19459 	.db	145
      00387A 02                   19460 	.sleb128	2
      00387B 4E 65 77 53 74 61 74 19461 	.ascii "NewState"
             65
      003883 00                   19462 	.db	0
      003884 00 00 00 F5          19463 	.dw	0,245
      003888 06                   19464 	.uleb128	6
      003889 00 00 AC 49          19465 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$837)
      00388D 00 00 AC 4E          19466 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$839)
      003891 06                   19467 	.uleb128	6
      003892 00 00 AC 51          19468 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$840)
      003896 00 00 AC 56          19469 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$842)
      00389A 00                   19470 	.uleb128	0
      00389B 03                   19471 	.uleb128	3
      00389C 00 00 0A 88          19472 	.dw	0,2696
      0038A0 54 49 4D 31 5F 55 70 19473 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0038B8 00                   19474 	.db	0
      0038B9 00 00 AC 57          19475 	.dw	0,(_TIM1_UpdateRequestConfig)
      0038BD 00 00 AC 8D          19476 	.dw	0,(XG$TIM1_UpdateRequestConfig$0$0+1)
      0038C1 01                   19477 	.db	1
      0038C2 00 00 57 3C          19478 	.dw	0,(Ldebug_loc_start+6260)
      0038C6 04                   19479 	.uleb128	4
      0038C7 02                   19480 	.db	2
      0038C8 91                   19481 	.db	145
      0038C9 02                   19482 	.sleb128	2
      0038CA 54 49 4D 31 5F 55 70 19483 	.ascii "TIM1_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      0038DB 00                   19484 	.db	0
      0038DC 00 00 00 F5          19485 	.dw	0,245
      0038E0 06                   19486 	.uleb128	6
      0038E1 00 00 AC 7F          19487 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$858)
      0038E5 00 00 AC 84          19488 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$860)
      0038E9 06                   19489 	.uleb128	6
      0038EA 00 00 AC 87          19490 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$861)
      0038EE 00 00 AC 8C          19491 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$863)
      0038F2 00                   19492 	.uleb128	0
      0038F3 03                   19493 	.uleb128	3
      0038F4 00 00 0A D4          19494 	.dw	0,2772
      0038F8 54 49 4D 31 5F 53 65 19495 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      00390D 00                   19496 	.db	0
      00390E 00 00 AC 8D          19497 	.dw	0,(_TIM1_SelectHallSensor)
      003912 00 00 AC C3          19498 	.dw	0,(XG$TIM1_SelectHallSensor$0$0+1)
      003916 01                   19499 	.db	1
      003917 00 00 56 D4          19500 	.dw	0,(Ldebug_loc_start+6156)
      00391B 04                   19501 	.uleb128	4
      00391C 02                   19502 	.db	2
      00391D 91                   19503 	.db	145
      00391E 02                   19504 	.sleb128	2
      00391F 4E 65 77 53 74 61 74 19505 	.ascii "NewState"
             65
      003927 00                   19506 	.db	0
      003928 00 00 00 F5          19507 	.dw	0,245
      00392C 06                   19508 	.uleb128	6
      00392D 00 00 AC B5          19509 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$879)
      003931 00 00 AC BA          19510 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$881)
      003935 06                   19511 	.uleb128	6
      003936 00 00 AC BD          19512 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$882)
      00393A 00 00 AC C2          19513 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$884)
      00393E 00                   19514 	.uleb128	0
      00393F 03                   19515 	.uleb128	3
      003940 00 00 0B 25          19516 	.dw	0,2853
      003944 54 49 4D 31 5F 53 65 19517 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      00395B 00                   19518 	.db	0
      00395C 00 00 AC C3          19519 	.dw	0,(_TIM1_SelectOnePulseMode)
      003960 00 00 AC F9          19520 	.dw	0,(XG$TIM1_SelectOnePulseMode$0$0+1)
      003964 01                   19521 	.db	1
      003965 00 00 56 6C          19522 	.dw	0,(Ldebug_loc_start+6052)
      003969 04                   19523 	.uleb128	4
      00396A 02                   19524 	.db	2
      00396B 91                   19525 	.db	145
      00396C 02                   19526 	.sleb128	2
      00396D 54 49 4D 31 5F 4F 50 19527 	.ascii "TIM1_OPMode"
             4D 6F 64 65
      003978 00                   19528 	.db	0
      003979 00 00 00 F5          19529 	.dw	0,245
      00397D 06                   19530 	.uleb128	6
      00397E 00 00 AC EB          19531 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$900)
      003982 00 00 AC F0          19532 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$902)
      003986 06                   19533 	.uleb128	6
      003987 00 00 AC F3          19534 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$903)
      00398B 00 00 AC F8          19535 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$905)
      00398F 00                   19536 	.uleb128	0
      003990 03                   19537 	.uleb128	3
      003991 00 00 0B 69          19538 	.dw	0,2921
      003995 54 49 4D 31 5F 53 65 19539 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      0039AD 00                   19540 	.db	0
      0039AE 00 00 AC F9          19541 	.dw	0,(_TIM1_SelectOutputTrigger)
      0039B2 00 00 AD 50          19542 	.dw	0,(XG$TIM1_SelectOutputTrigger$0$0+1)
      0039B6 01                   19543 	.db	1
      0039B7 00 00 55 C8          19544 	.dw	0,(Ldebug_loc_start+5888)
      0039BB 04                   19545 	.uleb128	4
      0039BC 02                   19546 	.db	2
      0039BD 91                   19547 	.db	145
      0039BE 02                   19548 	.sleb128	2
      0039BF 54 49 4D 31 5F 54 52 19549 	.ascii "TIM1_TRGOSource"
             47 4F 53 6F 75 72 63
             65
      0039CE 00                   19550 	.db	0
      0039CF 00 00 00 F5          19551 	.dw	0,245
      0039D3 00                   19552 	.uleb128	0
      0039D4 03                   19553 	.uleb128	3
      0039D5 00 00 0B A8          19554 	.dw	0,2984
      0039D9 54 49 4D 31 5F 53 65 19555 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      0039ED 00                   19556 	.db	0
      0039EE 00 00 AD 50          19557 	.dw	0,(_TIM1_SelectSlaveMode)
      0039F2 00 00 AD 8E          19558 	.dw	0,(XG$TIM1_SelectSlaveMode$0$0+1)
      0039F6 01                   19559 	.db	1
      0039F7 00 00 55 3C          19560 	.dw	0,(Ldebug_loc_start+5748)
      0039FB 04                   19561 	.uleb128	4
      0039FC 02                   19562 	.db	2
      0039FD 91                   19563 	.db	145
      0039FE 02                   19564 	.sleb128	2
      0039FF 54 49 4D 31 5F 53 6C 19565 	.ascii "TIM1_SlaveMode"
             61 76 65 4D 6F 64 65
      003A0D 00                   19566 	.db	0
      003A0E 00 00 00 F5          19567 	.dw	0,245
      003A12 00                   19568 	.uleb128	0
      003A13 03                   19569 	.uleb128	3
      003A14 00 00 0B F9          19570 	.dw	0,3065
      003A18 54 49 4D 31 5F 53 65 19571 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      003A32 00                   19572 	.db	0
      003A33 00 00 AD 8E          19573 	.dw	0,(_TIM1_SelectMasterSlaveMode)
      003A37 00 00 AD C4          19574 	.dw	0,(XG$TIM1_SelectMasterSlaveMode$0$0+1)
      003A3B 01                   19575 	.db	1
      003A3C 00 00 54 D4          19576 	.dw	0,(Ldebug_loc_start+5644)
      003A40 04                   19577 	.uleb128	4
      003A41 02                   19578 	.db	2
      003A42 91                   19579 	.db	145
      003A43 02                   19580 	.sleb128	2
      003A44 4E 65 77 53 74 61 74 19581 	.ascii "NewState"
             65
      003A4C 00                   19582 	.db	0
      003A4D 00 00 00 F5          19583 	.dw	0,245
      003A51 06                   19584 	.uleb128	6
      003A52 00 00 AD B6          19585 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959)
      003A56 00 00 AD BB          19586 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961)
      003A5A 06                   19587 	.uleb128	6
      003A5B 00 00 AD BE          19588 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962)
      003A5F 00 00 AD C3          19589 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964)
      003A63 00                   19590 	.uleb128	0
      003A64 03                   19591 	.uleb128	3
      003A65 00 00 0C 97          19592 	.dw	0,3223
      003A69 54 49 4D 31 5F 45 6E 19593 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      003A84 00                   19594 	.db	0
      003A85 00 00 AD C4          19595 	.dw	0,(_TIM1_EncoderInterfaceConfig)
      003A89 00 00 AE 76          19596 	.dw	0,(XG$TIM1_EncoderInterfaceConfig$0$0+1)
      003A8D 01                   19597 	.db	1
      003A8E 00 00 53 AC          19598 	.dw	0,(Ldebug_loc_start+5348)
      003A92 04                   19599 	.uleb128	4
      003A93 02                   19600 	.db	2
      003A94 91                   19601 	.db	145
      003A95 02                   19602 	.sleb128	2
      003A96 54 49 4D 31 5F 45 6E 19603 	.ascii "TIM1_EncoderMode"
             63 6F 64 65 72 4D 6F
             64 65
      003AA6 00                   19604 	.db	0
      003AA7 00 00 00 F5          19605 	.dw	0,245
      003AAB 04                   19606 	.uleb128	4
      003AAC 02                   19607 	.db	2
      003AAD 91                   19608 	.db	145
      003AAE 03                   19609 	.sleb128	3
      003AAF 54 49 4D 31 5F 49 43 19610 	.ascii "TIM1_IC1Polarity"
             31 50 6F 6C 61 72 69
             74 79
      003ABF 00                   19611 	.db	0
      003AC0 00 00 00 F5          19612 	.dw	0,245
      003AC4 04                   19613 	.uleb128	4
      003AC5 02                   19614 	.db	2
      003AC6 91                   19615 	.db	145
      003AC7 04                   19616 	.sleb128	4
      003AC8 54 49 4D 31 5F 49 43 19617 	.ascii "TIM1_IC2Polarity"
             32 50 6F 6C 61 72 69
             74 79
      003AD8 00                   19618 	.db	0
      003AD9 00 00 00 F5          19619 	.dw	0,245
      003ADD 06                   19620 	.uleb128	6
      003ADE 00 00 AE 33          19621 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998)
      003AE2 00 00 AE 38          19622 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000)
      003AE6 06                   19623 	.uleb128	6
      003AE7 00 00 AE 3B          19624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001)
      003AEB 00 00 AE 40          19625 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003)
      003AEF 06                   19626 	.uleb128	6
      003AF0 00 00 AE 4A          19627 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006)
      003AF4 00 00 AE 4F          19628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008)
      003AF8 06                   19629 	.uleb128	6
      003AF9 00 00 AE 52          19630 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009)
      003AFD 00 00 AE 57          19631 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011)
      003B01 00                   19632 	.uleb128	0
      003B02 03                   19633 	.uleb128	3
      003B03 00 00 0C EC          19634 	.dw	0,3308
      003B07 54 49 4D 31 5F 50 72 19635 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      003B1B 00                   19636 	.db	0
      003B1C 00 00 AE 76          19637 	.dw	0,(_TIM1_PrescalerConfig)
      003B20 00 00 AE A6          19638 	.dw	0,(XG$TIM1_PrescalerConfig$0$0+1)
      003B24 01                   19639 	.db	1
      003B25 00 00 53 44          19640 	.dw	0,(Ldebug_loc_start+5244)
      003B29 04                   19641 	.uleb128	4
      003B2A 02                   19642 	.db	2
      003B2B 91                   19643 	.db	145
      003B2C 02                   19644 	.sleb128	2
      003B2D 50 72 65 73 63 61 6C 19645 	.ascii "Prescaler"
             65 72
      003B36 00                   19646 	.db	0
      003B37 00 00 00 E5          19647 	.dw	0,229
      003B3B 04                   19648 	.uleb128	4
      003B3C 02                   19649 	.db	2
      003B3D 91                   19650 	.db	145
      003B3E 04                   19651 	.sleb128	4
      003B3F 54 49 4D 31 5F 50 53 19652 	.ascii "TIM1_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      003B51 00                   19653 	.db	0
      003B52 00 00 00 F5          19654 	.dw	0,245
      003B56 00                   19655 	.uleb128	0
      003B57 03                   19656 	.uleb128	3
      003B58 00 00 0D 2F          19657 	.dw	0,3375
      003B5C 54 49 4D 31 5F 43 6F 19658 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      003B72 00                   19659 	.db	0
      003B73 00 00 AE A6          19660 	.dw	0,(_TIM1_CounterModeConfig)
      003B77 00 00 AE EB          19661 	.dw	0,(XG$TIM1_CounterModeConfig$0$0+1)
      003B7B 01                   19662 	.db	1
      003B7C 00 00 52 B8          19663 	.dw	0,(Ldebug_loc_start+5104)
      003B80 04                   19664 	.uleb128	4
      003B81 02                   19665 	.db	2
      003B82 91                   19666 	.db	145
      003B83 02                   19667 	.sleb128	2
      003B84 54 49 4D 31 5F 43 6F 19668 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      003B94 00                   19669 	.db	0
      003B95 00 00 00 F5          19670 	.dw	0,245
      003B99 00                   19671 	.uleb128	0
      003B9A 03                   19672 	.uleb128	3
      003B9B 00 00 0D 71          19673 	.dw	0,3441
      003B9F 54 49 4D 31 5F 46 6F 19674 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      003BB3 00                   19675 	.db	0
      003BB4 00 00 AE EB          19676 	.dw	0,(_TIM1_ForcedOC1Config)
      003BB8 00 00 AF 17          19677 	.dw	0,(XG$TIM1_ForcedOC1Config$0$0+1)
      003BBC 01                   19678 	.db	1
      003BBD 00 00 52 44          19679 	.dw	0,(Ldebug_loc_start+4988)
      003BC1 04                   19680 	.uleb128	4
      003BC2 02                   19681 	.db	2
      003BC3 91                   19682 	.db	145
      003BC4 02                   19683 	.sleb128	2
      003BC5 54 49 4D 31 5F 46 6F 19684 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003BD6 00                   19685 	.db	0
      003BD7 00 00 00 F5          19686 	.dw	0,245
      003BDB 00                   19687 	.uleb128	0
      003BDC 03                   19688 	.uleb128	3
      003BDD 00 00 0D B3          19689 	.dw	0,3507
      003BE1 54 49 4D 31 5F 46 6F 19690 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      003BF5 00                   19691 	.db	0
      003BF6 00 00 AF 17          19692 	.dw	0,(_TIM1_ForcedOC2Config)
      003BFA 00 00 AF 43          19693 	.dw	0,(XG$TIM1_ForcedOC2Config$0$0+1)
      003BFE 01                   19694 	.db	1
      003BFF 00 00 51 D0          19695 	.dw	0,(Ldebug_loc_start+4872)
      003C03 04                   19696 	.uleb128	4
      003C04 02                   19697 	.db	2
      003C05 91                   19698 	.db	145
      003C06 02                   19699 	.sleb128	2
      003C07 54 49 4D 31 5F 46 6F 19700 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003C18 00                   19701 	.db	0
      003C19 00 00 00 F5          19702 	.dw	0,245
      003C1D 00                   19703 	.uleb128	0
      003C1E 03                   19704 	.uleb128	3
      003C1F 00 00 0D F5          19705 	.dw	0,3573
      003C23 54 49 4D 31 5F 46 6F 19706 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      003C37 00                   19707 	.db	0
      003C38 00 00 AF 43          19708 	.dw	0,(_TIM1_ForcedOC3Config)
      003C3C 00 00 AF 6F          19709 	.dw	0,(XG$TIM1_ForcedOC3Config$0$0+1)
      003C40 01                   19710 	.db	1
      003C41 00 00 51 5C          19711 	.dw	0,(Ldebug_loc_start+4756)
      003C45 04                   19712 	.uleb128	4
      003C46 02                   19713 	.db	2
      003C47 91                   19714 	.db	145
      003C48 02                   19715 	.sleb128	2
      003C49 54 49 4D 31 5F 46 6F 19716 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003C5A 00                   19717 	.db	0
      003C5B 00 00 00 F5          19718 	.dw	0,245
      003C5F 00                   19719 	.uleb128	0
      003C60 03                   19720 	.uleb128	3
      003C61 00 00 0E 37          19721 	.dw	0,3639
      003C65 54 49 4D 31 5F 46 6F 19722 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      003C79 00                   19723 	.db	0
      003C7A 00 00 AF 6F          19724 	.dw	0,(_TIM1_ForcedOC4Config)
      003C7E 00 00 AF 9B          19725 	.dw	0,(XG$TIM1_ForcedOC4Config$0$0+1)
      003C82 01                   19726 	.db	1
      003C83 00 00 50 E8          19727 	.dw	0,(Ldebug_loc_start+4640)
      003C87 04                   19728 	.uleb128	4
      003C88 02                   19729 	.db	2
      003C89 91                   19730 	.db	145
      003C8A 02                   19731 	.sleb128	2
      003C8B 54 49 4D 31 5F 46 6F 19732 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003C9C 00                   19733 	.db	0
      003C9D 00 00 00 F5          19734 	.dw	0,245
      003CA1 00                   19735 	.uleb128	0
      003CA2 03                   19736 	.uleb128	3
      003CA3 00 00 0E 83          19737 	.dw	0,3715
      003CA7 54 49 4D 31 5F 41 52 19738 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003CBC 00                   19739 	.db	0
      003CBD 00 00 AF 9B          19740 	.dw	0,(_TIM1_ARRPreloadConfig)
      003CC1 00 00 AF D1          19741 	.dw	0,(XG$TIM1_ARRPreloadConfig$0$0+1)
      003CC5 01                   19742 	.db	1
      003CC6 00 00 50 80          19743 	.dw	0,(Ldebug_loc_start+4536)
      003CCA 04                   19744 	.uleb128	4
      003CCB 02                   19745 	.db	2
      003CCC 91                   19746 	.db	145
      003CCD 02                   19747 	.sleb128	2
      003CCE 4E 65 77 53 74 61 74 19748 	.ascii "NewState"
             65
      003CD6 00                   19749 	.db	0
      003CD7 00 00 00 F5          19750 	.dw	0,245
      003CDB 06                   19751 	.uleb128	6
      003CDC 00 00 AF C3          19752 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1129)
      003CE0 00 00 AF C8          19753 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1131)
      003CE4 06                   19754 	.uleb128	6
      003CE5 00 00 AF CB          19755 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1132)
      003CE9 00 00 AF D0          19756 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1134)
      003CED 00                   19757 	.uleb128	0
      003CEE 03                   19758 	.uleb128	3
      003CEF 00 00 0E C8          19759 	.dw	0,3784
      003CF3 54 49 4D 31 5F 53 65 19760 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      003D01 00                   19761 	.db	0
      003D02 00 00 AF D1          19762 	.dw	0,(_TIM1_SelectCOM)
      003D06 00 00 B0 07          19763 	.dw	0,(XG$TIM1_SelectCOM$0$0+1)
      003D0A 01                   19764 	.db	1
      003D0B 00 00 50 18          19765 	.dw	0,(Ldebug_loc_start+4432)
      003D0F 04                   19766 	.uleb128	4
      003D10 02                   19767 	.db	2
      003D11 91                   19768 	.db	145
      003D12 02                   19769 	.sleb128	2
      003D13 4E 65 77 53 74 61 74 19770 	.ascii "NewState"
             65
      003D1B 00                   19771 	.db	0
      003D1C 00 00 00 F5          19772 	.dw	0,245
      003D20 06                   19773 	.uleb128	6
      003D21 00 00 AF F9          19774 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1150)
      003D25 00 00 AF FE          19775 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1152)
      003D29 06                   19776 	.uleb128	6
      003D2A 00 00 B0 01          19777 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1153)
      003D2E 00 00 B0 06          19778 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1155)
      003D32 00                   19779 	.uleb128	0
      003D33 03                   19780 	.uleb128	3
      003D34 00 00 0F 14          19781 	.dw	0,3860
      003D38 54 49 4D 31 5F 43 43 19782 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      003D4D 00                   19783 	.db	0
      003D4E 00 00 B0 07          19784 	.dw	0,(_TIM1_CCPreloadControl)
      003D52 00 00 B0 3D          19785 	.dw	0,(XG$TIM1_CCPreloadControl$0$0+1)
      003D56 01                   19786 	.db	1
      003D57 00 00 4F B0          19787 	.dw	0,(Ldebug_loc_start+4328)
      003D5B 04                   19788 	.uleb128	4
      003D5C 02                   19789 	.db	2
      003D5D 91                   19790 	.db	145
      003D5E 02                   19791 	.sleb128	2
      003D5F 4E 65 77 53 74 61 74 19792 	.ascii "NewState"
             65
      003D67 00                   19793 	.db	0
      003D68 00 00 00 F5          19794 	.dw	0,245
      003D6C 06                   19795 	.uleb128	6
      003D6D 00 00 B0 2F          19796 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1171)
      003D71 00 00 B0 34          19797 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1173)
      003D75 06                   19798 	.uleb128	6
      003D76 00 00 B0 37          19799 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1174)
      003D7A 00 00 B0 3C          19800 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1176)
      003D7E 00                   19801 	.uleb128	0
      003D7F 03                   19802 	.uleb128	3
      003D80 00 00 0F 60          19803 	.dw	0,3936
      003D84 54 49 4D 31 5F 4F 43 19804 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003D99 00                   19805 	.db	0
      003D9A 00 00 B0 3D          19806 	.dw	0,(_TIM1_OC1PreloadConfig)
      003D9E 00 00 B0 73          19807 	.dw	0,(XG$TIM1_OC1PreloadConfig$0$0+1)
      003DA2 01                   19808 	.db	1
      003DA3 00 00 4F 48          19809 	.dw	0,(Ldebug_loc_start+4224)
      003DA7 04                   19810 	.uleb128	4
      003DA8 02                   19811 	.db	2
      003DA9 91                   19812 	.db	145
      003DAA 02                   19813 	.sleb128	2
      003DAB 4E 65 77 53 74 61 74 19814 	.ascii "NewState"
             65
      003DB3 00                   19815 	.db	0
      003DB4 00 00 00 F5          19816 	.dw	0,245
      003DB8 06                   19817 	.uleb128	6
      003DB9 00 00 B0 65          19818 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1192)
      003DBD 00 00 B0 6A          19819 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1194)
      003DC1 06                   19820 	.uleb128	6
      003DC2 00 00 B0 6D          19821 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1195)
      003DC6 00 00 B0 72          19822 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1197)
      003DCA 00                   19823 	.uleb128	0
      003DCB 03                   19824 	.uleb128	3
      003DCC 00 00 0F AC          19825 	.dw	0,4012
      003DD0 54 49 4D 31 5F 4F 43 19826 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003DE5 00                   19827 	.db	0
      003DE6 00 00 B0 73          19828 	.dw	0,(_TIM1_OC2PreloadConfig)
      003DEA 00 00 B0 A9          19829 	.dw	0,(XG$TIM1_OC2PreloadConfig$0$0+1)
      003DEE 01                   19830 	.db	1
      003DEF 00 00 4E E0          19831 	.dw	0,(Ldebug_loc_start+4120)
      003DF3 04                   19832 	.uleb128	4
      003DF4 02                   19833 	.db	2
      003DF5 91                   19834 	.db	145
      003DF6 02                   19835 	.sleb128	2
      003DF7 4E 65 77 53 74 61 74 19836 	.ascii "NewState"
             65
      003DFF 00                   19837 	.db	0
      003E00 00 00 00 F5          19838 	.dw	0,245
      003E04 06                   19839 	.uleb128	6
      003E05 00 00 B0 9B          19840 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1213)
      003E09 00 00 B0 A0          19841 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1215)
      003E0D 06                   19842 	.uleb128	6
      003E0E 00 00 B0 A3          19843 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1216)
      003E12 00 00 B0 A8          19844 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1218)
      003E16 00                   19845 	.uleb128	0
      003E17 03                   19846 	.uleb128	3
      003E18 00 00 0F F8          19847 	.dw	0,4088
      003E1C 54 49 4D 31 5F 4F 43 19848 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003E31 00                   19849 	.db	0
      003E32 00 00 B0 A9          19850 	.dw	0,(_TIM1_OC3PreloadConfig)
      003E36 00 00 B0 DF          19851 	.dw	0,(XG$TIM1_OC3PreloadConfig$0$0+1)
      003E3A 01                   19852 	.db	1
      003E3B 00 00 4E 78          19853 	.dw	0,(Ldebug_loc_start+4016)
      003E3F 04                   19854 	.uleb128	4
      003E40 02                   19855 	.db	2
      003E41 91                   19856 	.db	145
      003E42 02                   19857 	.sleb128	2
      003E43 4E 65 77 53 74 61 74 19858 	.ascii "NewState"
             65
      003E4B 00                   19859 	.db	0
      003E4C 00 00 00 F5          19860 	.dw	0,245
      003E50 06                   19861 	.uleb128	6
      003E51 00 00 B0 D1          19862 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1234)
      003E55 00 00 B0 D6          19863 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1236)
      003E59 06                   19864 	.uleb128	6
      003E5A 00 00 B0 D9          19865 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1237)
      003E5E 00 00 B0 DE          19866 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1239)
      003E62 00                   19867 	.uleb128	0
      003E63 03                   19868 	.uleb128	3
      003E64 00 00 10 44          19869 	.dw	0,4164
      003E68 54 49 4D 31 5F 4F 43 19870 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003E7D 00                   19871 	.db	0
      003E7E 00 00 B0 DF          19872 	.dw	0,(_TIM1_OC4PreloadConfig)
      003E82 00 00 B1 15          19873 	.dw	0,(XG$TIM1_OC4PreloadConfig$0$0+1)
      003E86 01                   19874 	.db	1
      003E87 00 00 4E 10          19875 	.dw	0,(Ldebug_loc_start+3912)
      003E8B 04                   19876 	.uleb128	4
      003E8C 02                   19877 	.db	2
      003E8D 91                   19878 	.db	145
      003E8E 02                   19879 	.sleb128	2
      003E8F 4E 65 77 53 74 61 74 19880 	.ascii "NewState"
             65
      003E97 00                   19881 	.db	0
      003E98 00 00 00 F5          19882 	.dw	0,245
      003E9C 06                   19883 	.uleb128	6
      003E9D 00 00 B1 07          19884 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1255)
      003EA1 00 00 B1 0C          19885 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1257)
      003EA5 06                   19886 	.uleb128	6
      003EA6 00 00 B1 0F          19887 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1258)
      003EAA 00 00 B1 14          19888 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1260)
      003EAE 00                   19889 	.uleb128	0
      003EAF 03                   19890 	.uleb128	3
      003EB0 00 00 10 8D          19891 	.dw	0,4237
      003EB4 54 49 4D 31 5F 4F 43 19892 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      003EC6 00                   19893 	.db	0
      003EC7 00 00 B1 15          19894 	.dw	0,(_TIM1_OC1FastConfig)
      003ECB 00 00 B1 4B          19895 	.dw	0,(XG$TIM1_OC1FastConfig$0$0+1)
      003ECF 01                   19896 	.db	1
      003ED0 00 00 4D A8          19897 	.dw	0,(Ldebug_loc_start+3808)
      003ED4 04                   19898 	.uleb128	4
      003ED5 02                   19899 	.db	2
      003ED6 91                   19900 	.db	145
      003ED7 02                   19901 	.sleb128	2
      003ED8 4E 65 77 53 74 61 74 19902 	.ascii "NewState"
             65
      003EE0 00                   19903 	.db	0
      003EE1 00 00 00 F5          19904 	.dw	0,245
      003EE5 06                   19905 	.uleb128	6
      003EE6 00 00 B1 3D          19906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1276)
      003EEA 00 00 B1 42          19907 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1278)
      003EEE 06                   19908 	.uleb128	6
      003EEF 00 00 B1 45          19909 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1279)
      003EF3 00 00 B1 4A          19910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1281)
      003EF7 00                   19911 	.uleb128	0
      003EF8 03                   19912 	.uleb128	3
      003EF9 00 00 10 D6          19913 	.dw	0,4310
      003EFD 54 49 4D 31 5F 4F 43 19914 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      003F0F 00                   19915 	.db	0
      003F10 00 00 B1 4B          19916 	.dw	0,(_TIM1_OC2FastConfig)
      003F14 00 00 B1 81          19917 	.dw	0,(XG$TIM1_OC2FastConfig$0$0+1)
      003F18 01                   19918 	.db	1
      003F19 00 00 4D 40          19919 	.dw	0,(Ldebug_loc_start+3704)
      003F1D 04                   19920 	.uleb128	4
      003F1E 02                   19921 	.db	2
      003F1F 91                   19922 	.db	145
      003F20 02                   19923 	.sleb128	2
      003F21 4E 65 77 53 74 61 74 19924 	.ascii "NewState"
             65
      003F29 00                   19925 	.db	0
      003F2A 00 00 00 F5          19926 	.dw	0,245
      003F2E 06                   19927 	.uleb128	6
      003F2F 00 00 B1 73          19928 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1297)
      003F33 00 00 B1 78          19929 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1299)
      003F37 06                   19930 	.uleb128	6
      003F38 00 00 B1 7B          19931 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1300)
      003F3C 00 00 B1 80          19932 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1302)
      003F40 00                   19933 	.uleb128	0
      003F41 03                   19934 	.uleb128	3
      003F42 00 00 11 1F          19935 	.dw	0,4383
      003F46 54 49 4D 31 5F 4F 43 19936 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      003F58 00                   19937 	.db	0
      003F59 00 00 B1 81          19938 	.dw	0,(_TIM1_OC3FastConfig)
      003F5D 00 00 B1 B7          19939 	.dw	0,(XG$TIM1_OC3FastConfig$0$0+1)
      003F61 01                   19940 	.db	1
      003F62 00 00 4C D8          19941 	.dw	0,(Ldebug_loc_start+3600)
      003F66 04                   19942 	.uleb128	4
      003F67 02                   19943 	.db	2
      003F68 91                   19944 	.db	145
      003F69 02                   19945 	.sleb128	2
      003F6A 4E 65 77 53 74 61 74 19946 	.ascii "NewState"
             65
      003F72 00                   19947 	.db	0
      003F73 00 00 00 F5          19948 	.dw	0,245
      003F77 06                   19949 	.uleb128	6
      003F78 00 00 B1 A9          19950 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1318)
      003F7C 00 00 B1 AE          19951 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1320)
      003F80 06                   19952 	.uleb128	6
      003F81 00 00 B1 B1          19953 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1321)
      003F85 00 00 B1 B6          19954 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1323)
      003F89 00                   19955 	.uleb128	0
      003F8A 03                   19956 	.uleb128	3
      003F8B 00 00 11 68          19957 	.dw	0,4456
      003F8F 54 49 4D 31 5F 4F 43 19958 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      003FA1 00                   19959 	.db	0
      003FA2 00 00 B1 B7          19960 	.dw	0,(_TIM1_OC4FastConfig)
      003FA6 00 00 B1 ED          19961 	.dw	0,(XG$TIM1_OC4FastConfig$0$0+1)
      003FAA 01                   19962 	.db	1
      003FAB 00 00 4C 70          19963 	.dw	0,(Ldebug_loc_start+3496)
      003FAF 04                   19964 	.uleb128	4
      003FB0 02                   19965 	.db	2
      003FB1 91                   19966 	.db	145
      003FB2 02                   19967 	.sleb128	2
      003FB3 4E 65 77 53 74 61 74 19968 	.ascii "NewState"
             65
      003FBB 00                   19969 	.db	0
      003FBC 00 00 00 F5          19970 	.dw	0,245
      003FC0 06                   19971 	.uleb128	6
      003FC1 00 00 B1 DF          19972 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1339)
      003FC5 00 00 B1 E4          19973 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1341)
      003FC9 06                   19974 	.uleb128	6
      003FCA 00 00 B1 E7          19975 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1342)
      003FCE 00 00 B1 EC          19976 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1344)
      003FD2 00                   19977 	.uleb128	0
      003FD3 03                   19978 	.uleb128	3
      003FD4 00 00 11 A7          19979 	.dw	0,4519
      003FD8 54 49 4D 31 5F 47 65 19980 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      003FEA 00                   19981 	.db	0
      003FEB 00 00 B1 ED          19982 	.dw	0,(_TIM1_GenerateEvent)
      003FEF 00 00 B2 0A          19983 	.dw	0,(XG$TIM1_GenerateEvent$0$0+1)
      003FF3 01                   19984 	.db	1
      003FF4 00 00 4C 14          19985 	.dw	0,(Ldebug_loc_start+3404)
      003FF8 04                   19986 	.uleb128	4
      003FF9 02                   19987 	.db	2
      003FFA 91                   19988 	.db	145
      003FFB 02                   19989 	.sleb128	2
      003FFC 54 49 4D 31 5F 45 76 19990 	.ascii "TIM1_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      00400C 00                   19991 	.db	0
      00400D 00 00 00 F5          19992 	.dw	0,245
      004011 00                   19993 	.uleb128	0
      004012 03                   19994 	.uleb128	3
      004013 00 00 11 FB          19995 	.dw	0,4603
      004017 54 49 4D 31 5F 4F 43 19996 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00402D 00                   19997 	.db	0
      00402E 00 00 B2 0A          19998 	.dw	0,(_TIM1_OC1PolarityConfig)
      004032 00 00 B2 41          19999 	.dw	0,(XG$TIM1_OC1PolarityConfig$0$0+1)
      004036 01                   20000 	.db	1
      004037 00 00 4B AC          20001 	.dw	0,(Ldebug_loc_start+3300)
      00403B 04                   20002 	.uleb128	4
      00403C 02                   20003 	.db	2
      00403D 91                   20004 	.db	145
      00403E 02                   20005 	.sleb128	2
      00403F 54 49 4D 31 5F 4F 43 20006 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00404E 00                   20007 	.db	0
      00404F 00 00 00 F5          20008 	.dw	0,245
      004053 06                   20009 	.uleb128	6
      004054 00 00 B2 33          20010 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1373)
      004058 00 00 B2 38          20011 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1375)
      00405C 06                   20012 	.uleb128	6
      00405D 00 00 B2 3B          20013 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1376)
      004061 00 00 B2 40          20014 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1378)
      004065 00                   20015 	.uleb128	0
      004066 03                   20016 	.uleb128	3
      004067 00 00 12 51          20017 	.dw	0,4689
      00406B 54 49 4D 31 5F 4F 43 20018 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004082 00                   20019 	.db	0
      004083 00 00 B2 41          20020 	.dw	0,(_TIM1_OC1NPolarityConfig)
      004087 00 00 B2 78          20021 	.dw	0,(XG$TIM1_OC1NPolarityConfig$0$0+1)
      00408B 01                   20022 	.db	1
      00408C 00 00 4B 44          20023 	.dw	0,(Ldebug_loc_start+3196)
      004090 04                   20024 	.uleb128	4
      004091 02                   20025 	.db	2
      004092 91                   20026 	.db	145
      004093 02                   20027 	.sleb128	2
      004094 54 49 4D 31 5F 4F 43 20028 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0040A4 00                   20029 	.db	0
      0040A5 00 00 00 F5          20030 	.dw	0,245
      0040A9 06                   20031 	.uleb128	6
      0040AA 00 00 B2 6A          20032 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394)
      0040AE 00 00 B2 6F          20033 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396)
      0040B2 06                   20034 	.uleb128	6
      0040B3 00 00 B2 72          20035 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397)
      0040B7 00 00 B2 77          20036 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399)
      0040BB 00                   20037 	.uleb128	0
      0040BC 03                   20038 	.uleb128	3
      0040BD 00 00 12 A5          20039 	.dw	0,4773
      0040C1 54 49 4D 31 5F 4F 43 20040 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0040D7 00                   20041 	.db	0
      0040D8 00 00 B2 78          20042 	.dw	0,(_TIM1_OC2PolarityConfig)
      0040DC 00 00 B2 AF          20043 	.dw	0,(XG$TIM1_OC2PolarityConfig$0$0+1)
      0040E0 01                   20044 	.db	1
      0040E1 00 00 4A DC          20045 	.dw	0,(Ldebug_loc_start+3092)
      0040E5 04                   20046 	.uleb128	4
      0040E6 02                   20047 	.db	2
      0040E7 91                   20048 	.db	145
      0040E8 02                   20049 	.sleb128	2
      0040E9 54 49 4D 31 5F 4F 43 20050 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0040F8 00                   20051 	.db	0
      0040F9 00 00 00 F5          20052 	.dw	0,245
      0040FD 06                   20053 	.uleb128	6
      0040FE 00 00 B2 A1          20054 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1415)
      004102 00 00 B2 A6          20055 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1417)
      004106 06                   20056 	.uleb128	6
      004107 00 00 B2 A9          20057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1418)
      00410B 00 00 B2 AE          20058 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1420)
      00410F 00                   20059 	.uleb128	0
      004110 03                   20060 	.uleb128	3
      004111 00 00 12 FB          20061 	.dw	0,4859
      004115 54 49 4D 31 5F 4F 43 20062 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      00412C 00                   20063 	.db	0
      00412D 00 00 B2 AF          20064 	.dw	0,(_TIM1_OC2NPolarityConfig)
      004131 00 00 B2 E6          20065 	.dw	0,(XG$TIM1_OC2NPolarityConfig$0$0+1)
      004135 01                   20066 	.db	1
      004136 00 00 4A 74          20067 	.dw	0,(Ldebug_loc_start+2988)
      00413A 04                   20068 	.uleb128	4
      00413B 02                   20069 	.db	2
      00413C 91                   20070 	.db	145
      00413D 02                   20071 	.sleb128	2
      00413E 54 49 4D 31 5F 4F 43 20072 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00414E 00                   20073 	.db	0
      00414F 00 00 00 F5          20074 	.dw	0,245
      004153 06                   20075 	.uleb128	6
      004154 00 00 B2 D8          20076 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436)
      004158 00 00 B2 DD          20077 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438)
      00415C 06                   20078 	.uleb128	6
      00415D 00 00 B2 E0          20079 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439)
      004161 00 00 B2 E5          20080 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441)
      004165 00                   20081 	.uleb128	0
      004166 03                   20082 	.uleb128	3
      004167 00 00 13 4F          20083 	.dw	0,4943
      00416B 54 49 4D 31 5F 4F 43 20084 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004181 00                   20085 	.db	0
      004182 00 00 B2 E6          20086 	.dw	0,(_TIM1_OC3PolarityConfig)
      004186 00 00 B3 1D          20087 	.dw	0,(XG$TIM1_OC3PolarityConfig$0$0+1)
      00418A 01                   20088 	.db	1
      00418B 00 00 4A 0C          20089 	.dw	0,(Ldebug_loc_start+2884)
      00418F 04                   20090 	.uleb128	4
      004190 02                   20091 	.db	2
      004191 91                   20092 	.db	145
      004192 02                   20093 	.sleb128	2
      004193 54 49 4D 31 5F 4F 43 20094 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0041A2 00                   20095 	.db	0
      0041A3 00 00 00 F5          20096 	.dw	0,245
      0041A7 06                   20097 	.uleb128	6
      0041A8 00 00 B3 0F          20098 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1457)
      0041AC 00 00 B3 14          20099 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1459)
      0041B0 06                   20100 	.uleb128	6
      0041B1 00 00 B3 17          20101 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1460)
      0041B5 00 00 B3 1C          20102 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1462)
      0041B9 00                   20103 	.uleb128	0
      0041BA 03                   20104 	.uleb128	3
      0041BB 00 00 13 A5          20105 	.dw	0,5029
      0041BF 54 49 4D 31 5F 4F 43 20106 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0041D6 00                   20107 	.db	0
      0041D7 00 00 B3 1D          20108 	.dw	0,(_TIM1_OC3NPolarityConfig)
      0041DB 00 00 B3 54          20109 	.dw	0,(XG$TIM1_OC3NPolarityConfig$0$0+1)
      0041DF 01                   20110 	.db	1
      0041E0 00 00 49 A4          20111 	.dw	0,(Ldebug_loc_start+2780)
      0041E4 04                   20112 	.uleb128	4
      0041E5 02                   20113 	.db	2
      0041E6 91                   20114 	.db	145
      0041E7 02                   20115 	.sleb128	2
      0041E8 54 49 4D 31 5F 4F 43 20116 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0041F8 00                   20117 	.db	0
      0041F9 00 00 00 F5          20118 	.dw	0,245
      0041FD 06                   20119 	.uleb128	6
      0041FE 00 00 B3 46          20120 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478)
      004202 00 00 B3 4B          20121 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480)
      004206 06                   20122 	.uleb128	6
      004207 00 00 B3 4E          20123 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481)
      00420B 00 00 B3 53          20124 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483)
      00420F 00                   20125 	.uleb128	0
      004210 03                   20126 	.uleb128	3
      004211 00 00 13 F9          20127 	.dw	0,5113
      004215 54 49 4D 31 5F 4F 43 20128 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00422B 00                   20129 	.db	0
      00422C 00 00 B3 54          20130 	.dw	0,(_TIM1_OC4PolarityConfig)
      004230 00 00 B3 8B          20131 	.dw	0,(XG$TIM1_OC4PolarityConfig$0$0+1)
      004234 01                   20132 	.db	1
      004235 00 00 49 3C          20133 	.dw	0,(Ldebug_loc_start+2676)
      004239 04                   20134 	.uleb128	4
      00423A 02                   20135 	.db	2
      00423B 91                   20136 	.db	145
      00423C 02                   20137 	.sleb128	2
      00423D 54 49 4D 31 5F 4F 43 20138 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00424C 00                   20139 	.db	0
      00424D 00 00 00 F5          20140 	.dw	0,245
      004251 06                   20141 	.uleb128	6
      004252 00 00 B3 7D          20142 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1499)
      004256 00 00 B3 82          20143 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1501)
      00425A 06                   20144 	.uleb128	6
      00425B 00 00 B3 85          20145 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1502)
      00425F 00 00 B3 8A          20146 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1504)
      004263 00                   20147 	.uleb128	0
      004264 03                   20148 	.uleb128	3
      004265 00 00 14 AA          20149 	.dw	0,5290
      004269 54 49 4D 31 5F 43 43 20150 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      004274 00                   20151 	.db	0
      004275 00 00 B3 8B          20152 	.dw	0,(_TIM1_CCxCmd)
      004279 00 00 B4 73          20153 	.dw	0,(XG$TIM1_CCxCmd$0$0+1)
      00427D 01                   20154 	.db	1
      00427E 00 00 48 50          20155 	.dw	0,(Ldebug_loc_start+2440)
      004282 04                   20156 	.uleb128	4
      004283 02                   20157 	.db	2
      004284 91                   20158 	.db	145
      004285 02                   20159 	.sleb128	2
      004286 54 49 4D 31 5F 43 68 20160 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004292 00                   20161 	.db	0
      004293 00 00 00 F5          20162 	.dw	0,245
      004297 04                   20163 	.uleb128	4
      004298 02                   20164 	.db	2
      004299 91                   20165 	.db	145
      00429A 03                   20166 	.sleb128	3
      00429B 4E 65 77 53 74 61 74 20167 	.ascii "NewState"
             65
      0042A3 00                   20168 	.db	0
      0042A4 00 00 00 F5          20169 	.dw	0,245
      0042A8 08                   20170 	.uleb128	8
      0042A9 00 00 14 59          20171 	.dw	0,5209
      0042AD 00 00 B3 FE          20172 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1531)
      0042B1 06                   20173 	.uleb128	6
      0042B2 00 00 B4 05          20174 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1533)
      0042B6 00 00 B4 0A          20175 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1535)
      0042BA 06                   20176 	.uleb128	6
      0042BB 00 00 B4 0D          20177 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1536)
      0042BF 00 00 B4 12          20178 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1538)
      0042C3 00                   20179 	.uleb128	0
      0042C4 08                   20180 	.uleb128	8
      0042C5 00 00 14 75          20181 	.dw	0,5237
      0042C9 00 00 B4 20          20182 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1541)
      0042CD 06                   20183 	.uleb128	6
      0042CE 00 00 B4 27          20184 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1543)
      0042D2 00 00 B4 2C          20185 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1545)
      0042D6 06                   20186 	.uleb128	6
      0042D7 00 00 B4 2F          20187 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1546)
      0042DB 00 00 B4 34          20188 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1548)
      0042DF 00                   20189 	.uleb128	0
      0042E0 08                   20190 	.uleb128	8
      0042E1 00 00 14 91          20191 	.dw	0,5265
      0042E5 00 00 B4 46          20192 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1551)
      0042E9 06                   20193 	.uleb128	6
      0042EA 00 00 B4 4D          20194 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1553)
      0042EE 00 00 B4 52          20195 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1555)
      0042F2 06                   20196 	.uleb128	6
      0042F3 00 00 B4 55          20197 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1556)
      0042F7 00 00 B4 5A          20198 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1558)
      0042FB 00                   20199 	.uleb128	0
      0042FC 09                   20200 	.uleb128	9
      0042FD 00 00 B4 5D          20201 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1559)
      004301 06                   20202 	.uleb128	6
      004302 00 00 B4 64          20203 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1561)
      004306 00 00 B4 69          20204 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1563)
      00430A 06                   20205 	.uleb128	6
      00430B 00 00 B4 6C          20206 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1564)
      00430F 00 00 B4 71          20207 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1566)
      004313 00                   20208 	.uleb128	0
      004314 00                   20209 	.uleb128	0
      004315 03                   20210 	.uleb128	3
      004316 00 00 15 40          20211 	.dw	0,5440
      00431A 54 49 4D 31 5F 43 43 20212 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      004326 00                   20213 	.db	0
      004327 00 00 B4 73          20214 	.dw	0,(_TIM1_CCxNCmd)
      00432B 00 00 B5 22          20215 	.dw	0,(XG$TIM1_CCxNCmd$0$0+1)
      00432F 01                   20216 	.db	1
      004330 00 00 47 70          20217 	.dw	0,(Ldebug_loc_start+2216)
      004334 04                   20218 	.uleb128	4
      004335 02                   20219 	.db	2
      004336 91                   20220 	.db	145
      004337 02                   20221 	.sleb128	2
      004338 54 49 4D 31 5F 43 68 20222 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004344 00                   20223 	.db	0
      004345 00 00 00 F5          20224 	.dw	0,245
      004349 04                   20225 	.uleb128	4
      00434A 02                   20226 	.db	2
      00434B 91                   20227 	.db	145
      00434C 03                   20228 	.sleb128	3
      00434D 4E 65 77 53 74 61 74 20229 	.ascii "NewState"
             65
      004355 00                   20230 	.db	0
      004356 00 00 00 F5          20231 	.dw	0,245
      00435A 08                   20232 	.uleb128	8
      00435B 00 00 15 0B          20233 	.dw	0,5387
      00435F 00 00 B4 D0          20234 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1593)
      004363 06                   20235 	.uleb128	6
      004364 00 00 B4 D7          20236 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1595)
      004368 00 00 B4 DC          20237 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1597)
      00436C 06                   20238 	.uleb128	6
      00436D 00 00 B4 DF          20239 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1598)
      004371 00 00 B4 E4          20240 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1600)
      004375 00                   20241 	.uleb128	0
      004376 08                   20242 	.uleb128	8
      004377 00 00 15 27          20243 	.dw	0,5415
      00437B 00 00 B4 F2          20244 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1603)
      00437F 06                   20245 	.uleb128	6
      004380 00 00 B4 F9          20246 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1605)
      004384 00 00 B4 FE          20247 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1607)
      004388 06                   20248 	.uleb128	6
      004389 00 00 B5 01          20249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1608)
      00438D 00 00 B5 06          20250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1610)
      004391 00                   20251 	.uleb128	0
      004392 09                   20252 	.uleb128	9
      004393 00 00 B5 0C          20253 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1612)
      004397 06                   20254 	.uleb128	6
      004398 00 00 B5 13          20255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1614)
      00439C 00 00 B5 18          20256 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1616)
      0043A0 06                   20257 	.uleb128	6
      0043A1 00 00 B5 1B          20258 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1617)
      0043A5 00 00 B5 20          20259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1619)
      0043A9 00                   20260 	.uleb128	0
      0043AA 00                   20261 	.uleb128	0
      0043AB 03                   20262 	.uleb128	3
      0043AC 00 00 15 B0          20263 	.dw	0,5552
      0043B0 54 49 4D 31 5F 53 65 20264 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      0043BF 00                   20265 	.db	0
      0043C0 00 00 B5 22          20266 	.dw	0,(_TIM1_SelectOCxM)
      0043C4 00 00 B6 2C          20267 	.dw	0,(XG$TIM1_SelectOCxM$0$0+1)
      0043C8 01                   20268 	.db	1
      0043C9 00 00 46 3C          20269 	.dw	0,(Ldebug_loc_start+1908)
      0043CD 04                   20270 	.uleb128	4
      0043CE 02                   20271 	.db	2
      0043CF 91                   20272 	.db	145
      0043D0 02                   20273 	.sleb128	2
      0043D1 54 49 4D 31 5F 43 68 20274 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0043DD 00                   20275 	.db	0
      0043DE 00 00 00 F5          20276 	.dw	0,245
      0043E2 04                   20277 	.uleb128	4
      0043E3 02                   20278 	.db	2
      0043E4 91                   20279 	.db	145
      0043E5 03                   20280 	.sleb128	3
      0043E6 54 49 4D 31 5F 4F 43 20281 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0043F1 00                   20282 	.db	0
      0043F2 00 00 00 F5          20283 	.dw	0,245
      0043F6 06                   20284 	.uleb128	6
      0043F7 00 00 B5 C9          20285 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1652)
      0043FB 00 00 B5 DB          20286 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1656)
      0043FF 06                   20287 	.uleb128	6
      004400 00 00 B5 E6          20288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1658)
      004404 00 00 B5 F8          20289 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1662)
      004408 06                   20290 	.uleb128	6
      004409 00 00 B6 07          20291 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1665)
      00440D 00 00 B6 17          20292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1669)
      004411 06                   20293 	.uleb128	6
      004412 00 00 B6 1A          20294 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1670)
      004416 00 00 B6 2A          20295 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1674)
      00441A 00                   20296 	.uleb128	0
      00441B 03                   20297 	.uleb128	3
      00441C 00 00 15 E3          20298 	.dw	0,5603
      004420 54 49 4D 31 5F 53 65 20299 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00442F 00                   20300 	.db	0
      004430 00 00 B6 2C          20301 	.dw	0,(_TIM1_SetCounter)
      004434 00 00 B6 38          20302 	.dw	0,(XG$TIM1_SetCounter$0$0+1)
      004438 01                   20303 	.db	1
      004439 00 00 46 28          20304 	.dw	0,(Ldebug_loc_start+1888)
      00443D 04                   20305 	.uleb128	4
      00443E 02                   20306 	.db	2
      00443F 91                   20307 	.db	145
      004440 02                   20308 	.sleb128	2
      004441 43 6F 75 6E 74 65 72 20309 	.ascii "Counter"
      004448 00                   20310 	.db	0
      004449 00 00 00 E5          20311 	.dw	0,229
      00444D 00                   20312 	.uleb128	0
      00444E 03                   20313 	.uleb128	3
      00444F 00 00 16 1C          20314 	.dw	0,5660
      004453 54 49 4D 31 5F 53 65 20315 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      004465 00                   20316 	.db	0
      004466 00 00 B6 38          20317 	.dw	0,(_TIM1_SetAutoreload)
      00446A 00 00 B6 44          20318 	.dw	0,(XG$TIM1_SetAutoreload$0$0+1)
      00446E 01                   20319 	.db	1
      00446F 00 00 46 14          20320 	.dw	0,(Ldebug_loc_start+1868)
      004473 04                   20321 	.uleb128	4
      004474 02                   20322 	.db	2
      004475 91                   20323 	.db	145
      004476 02                   20324 	.sleb128	2
      004477 41 75 74 6F 72 65 6C 20325 	.ascii "Autoreload"
             6F 61 64
      004481 00                   20326 	.db	0
      004482 00 00 00 E5          20327 	.dw	0,229
      004486 00                   20328 	.uleb128	0
      004487 03                   20329 	.uleb128	3
      004488 00 00 16 51          20330 	.dw	0,5713
      00448C 54 49 4D 31 5F 53 65 20331 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      00449C 00                   20332 	.db	0
      00449D 00 00 B6 44          20333 	.dw	0,(_TIM1_SetCompare1)
      0044A1 00 00 B6 50          20334 	.dw	0,(XG$TIM1_SetCompare1$0$0+1)
      0044A5 01                   20335 	.db	1
      0044A6 00 00 46 00          20336 	.dw	0,(Ldebug_loc_start+1848)
      0044AA 04                   20337 	.uleb128	4
      0044AB 02                   20338 	.db	2
      0044AC 91                   20339 	.db	145
      0044AD 02                   20340 	.sleb128	2
      0044AE 43 6F 6D 70 61 72 65 20341 	.ascii "Compare1"
             31
      0044B6 00                   20342 	.db	0
      0044B7 00 00 00 E5          20343 	.dw	0,229
      0044BB 00                   20344 	.uleb128	0
      0044BC 03                   20345 	.uleb128	3
      0044BD 00 00 16 86          20346 	.dw	0,5766
      0044C1 54 49 4D 31 5F 53 65 20347 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0044D1 00                   20348 	.db	0
      0044D2 00 00 B6 50          20349 	.dw	0,(_TIM1_SetCompare2)
      0044D6 00 00 B6 5C          20350 	.dw	0,(XG$TIM1_SetCompare2$0$0+1)
      0044DA 01                   20351 	.db	1
      0044DB 00 00 45 EC          20352 	.dw	0,(Ldebug_loc_start+1828)
      0044DF 04                   20353 	.uleb128	4
      0044E0 02                   20354 	.db	2
      0044E1 91                   20355 	.db	145
      0044E2 02                   20356 	.sleb128	2
      0044E3 43 6F 6D 70 61 72 65 20357 	.ascii "Compare2"
             32
      0044EB 00                   20358 	.db	0
      0044EC 00 00 00 E5          20359 	.dw	0,229
      0044F0 00                   20360 	.uleb128	0
      0044F1 03                   20361 	.uleb128	3
      0044F2 00 00 16 BB          20362 	.dw	0,5819
      0044F6 54 49 4D 31 5F 53 65 20363 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      004506 00                   20364 	.db	0
      004507 00 00 B6 5C          20365 	.dw	0,(_TIM1_SetCompare3)
      00450B 00 00 B6 68          20366 	.dw	0,(XG$TIM1_SetCompare3$0$0+1)
      00450F 01                   20367 	.db	1
      004510 00 00 45 D8          20368 	.dw	0,(Ldebug_loc_start+1808)
      004514 04                   20369 	.uleb128	4
      004515 02                   20370 	.db	2
      004516 91                   20371 	.db	145
      004517 02                   20372 	.sleb128	2
      004518 43 6F 6D 70 61 72 65 20373 	.ascii "Compare3"
             33
      004520 00                   20374 	.db	0
      004521 00 00 00 E5          20375 	.dw	0,229
      004525 00                   20376 	.uleb128	0
      004526 03                   20377 	.uleb128	3
      004527 00 00 16 F0          20378 	.dw	0,5872
      00452B 54 49 4D 31 5F 53 65 20379 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      00453B 00                   20380 	.db	0
      00453C 00 00 B6 68          20381 	.dw	0,(_TIM1_SetCompare4)
      004540 00 00 B6 74          20382 	.dw	0,(XG$TIM1_SetCompare4$0$0+1)
      004544 01                   20383 	.db	1
      004545 00 00 45 C4          20384 	.dw	0,(Ldebug_loc_start+1788)
      004549 04                   20385 	.uleb128	4
      00454A 02                   20386 	.db	2
      00454B 91                   20387 	.db	145
      00454C 02                   20388 	.sleb128	2
      00454D 43 6F 6D 70 61 72 65 20389 	.ascii "Compare4"
             34
      004555 00                   20390 	.db	0
      004556 00 00 00 E5          20391 	.dw	0,229
      00455A 00                   20392 	.uleb128	0
      00455B 03                   20393 	.uleb128	3
      00455C 00 00 17 32          20394 	.dw	0,5938
      004560 54 49 4D 31 5F 53 65 20395 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      004574 00                   20396 	.db	0
      004575 00 00 B6 74          20397 	.dw	0,(_TIM1_SetIC1Prescaler)
      004579 00 00 B6 B0          20398 	.dw	0,(XG$TIM1_SetIC1Prescaler$0$0+1)
      00457D 01                   20399 	.db	1
      00457E 00 00 45 44          20400 	.dw	0,(Ldebug_loc_start+1660)
      004582 04                   20401 	.uleb128	4
      004583 02                   20402 	.db	2
      004584 91                   20403 	.db	145
      004585 02                   20404 	.sleb128	2
      004586 54 49 4D 31 5F 49 43 20405 	.ascii "TIM1_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      004597 00                   20406 	.db	0
      004598 00 00 00 F5          20407 	.dw	0,245
      00459C 00                   20408 	.uleb128	0
      00459D 03                   20409 	.uleb128	3
      00459E 00 00 17 74          20410 	.dw	0,6004
      0045A2 54 49 4D 31 5F 53 65 20411 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0045B6 00                   20412 	.db	0
      0045B7 00 00 B6 B0          20413 	.dw	0,(_TIM1_SetIC2Prescaler)
      0045BB 00 00 B6 EC          20414 	.dw	0,(XG$TIM1_SetIC2Prescaler$0$0+1)
      0045BF 01                   20415 	.db	1
      0045C0 00 00 44 C4          20416 	.dw	0,(Ldebug_loc_start+1532)
      0045C4 04                   20417 	.uleb128	4
      0045C5 02                   20418 	.db	2
      0045C6 91                   20419 	.db	145
      0045C7 02                   20420 	.sleb128	2
      0045C8 54 49 4D 31 5F 49 43 20421 	.ascii "TIM1_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      0045D9 00                   20422 	.db	0
      0045DA 00 00 00 F5          20423 	.dw	0,245
      0045DE 00                   20424 	.uleb128	0
      0045DF 03                   20425 	.uleb128	3
      0045E0 00 00 17 B6          20426 	.dw	0,6070
      0045E4 54 49 4D 31 5F 53 65 20427 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      0045F8 00                   20428 	.db	0
      0045F9 00 00 B6 EC          20429 	.dw	0,(_TIM1_SetIC3Prescaler)
      0045FD 00 00 B7 28          20430 	.dw	0,(XG$TIM1_SetIC3Prescaler$0$0+1)
      004601 01                   20431 	.db	1
      004602 00 00 44 44          20432 	.dw	0,(Ldebug_loc_start+1404)
      004606 04                   20433 	.uleb128	4
      004607 02                   20434 	.db	2
      004608 91                   20435 	.db	145
      004609 02                   20436 	.sleb128	2
      00460A 54 49 4D 31 5F 49 43 20437 	.ascii "TIM1_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      00461B 00                   20438 	.db	0
      00461C 00 00 00 F5          20439 	.dw	0,245
      004620 00                   20440 	.uleb128	0
      004621 03                   20441 	.uleb128	3
      004622 00 00 17 F8          20442 	.dw	0,6136
      004626 54 49 4D 31 5F 53 65 20443 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      00463A 00                   20444 	.db	0
      00463B 00 00 B7 28          20445 	.dw	0,(_TIM1_SetIC4Prescaler)
      00463F 00 00 B7 64          20446 	.dw	0,(XG$TIM1_SetIC4Prescaler$0$0+1)
      004643 01                   20447 	.db	1
      004644 00 00 43 C4          20448 	.dw	0,(Ldebug_loc_start+1276)
      004648 04                   20449 	.uleb128	4
      004649 02                   20450 	.db	2
      00464A 91                   20451 	.db	145
      00464B 02                   20452 	.sleb128	2
      00464C 54 49 4D 31 5F 49 43 20453 	.ascii "TIM1_IC4Prescaler"
             34 50 72 65 73 63 61
             6C 65 72
      00465D 00                   20454 	.db	0
      00465E 00 00 00 F5          20455 	.dw	0,245
      004662 00                   20456 	.uleb128	0
      004663 0A                   20457 	.uleb128	10
      004664 00 00 18 54          20458 	.dw	0,6228
      004668 54 49 4D 31 5F 47 65 20459 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      004678 00                   20460 	.db	0
      004679 00 00 B7 64          20461 	.dw	0,(_TIM1_GetCapture1)
      00467D 00 00 B7 7E          20462 	.dw	0,(XG$TIM1_GetCapture1$0$0+1)
      004681 01                   20463 	.db	1
      004682 00 00 43 80          20464 	.dw	0,(Ldebug_loc_start+1208)
      004686 00 00 00 E5          20465 	.dw	0,229
      00468A 07                   20466 	.uleb128	7
      00468B 06                   20467 	.db	6
      00468C 52                   20468 	.db	82
      00468D 93                   20469 	.db	147
      00468E 01                   20470 	.uleb128	1
      00468F 51                   20471 	.db	81
      004690 93                   20472 	.db	147
      004691 01                   20473 	.uleb128	1
      004692 74 6D 70 63 63 72 31 20474 	.ascii "tmpccr1"
      004699 00                   20475 	.db	0
      00469A 00 00 00 E5          20476 	.dw	0,229
      00469E 07                   20477 	.uleb128	7
      00469F 01                   20478 	.db	1
      0046A0 50                   20479 	.db	80
      0046A1 74 6D 70 63 63 72 31 20480 	.ascii "tmpccr1l"
             6C
      0046A9 00                   20481 	.db	0
      0046AA 00 00 00 F5          20482 	.dw	0,245
      0046AE 07                   20483 	.uleb128	7
      0046AF 01                   20484 	.db	1
      0046B0 52                   20485 	.db	82
      0046B1 74 6D 70 63 63 72 31 20486 	.ascii "tmpccr1h"
             68
      0046B9 00                   20487 	.db	0
      0046BA 00 00 00 F5          20488 	.dw	0,245
      0046BE 00                   20489 	.uleb128	0
      0046BF 0A                   20490 	.uleb128	10
      0046C0 00 00 18 B0          20491 	.dw	0,6320
      0046C4 54 49 4D 31 5F 47 65 20492 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      0046D4 00                   20493 	.db	0
      0046D5 00 00 B7 7E          20494 	.dw	0,(_TIM1_GetCapture2)
      0046D9 00 00 B7 98          20495 	.dw	0,(XG$TIM1_GetCapture2$0$0+1)
      0046DD 01                   20496 	.db	1
      0046DE 00 00 43 3C          20497 	.dw	0,(Ldebug_loc_start+1140)
      0046E2 00 00 00 E5          20498 	.dw	0,229
      0046E6 07                   20499 	.uleb128	7
      0046E7 06                   20500 	.db	6
      0046E8 52                   20501 	.db	82
      0046E9 93                   20502 	.db	147
      0046EA 01                   20503 	.uleb128	1
      0046EB 51                   20504 	.db	81
      0046EC 93                   20505 	.db	147
      0046ED 01                   20506 	.uleb128	1
      0046EE 74 6D 70 63 63 72 32 20507 	.ascii "tmpccr2"
      0046F5 00                   20508 	.db	0
      0046F6 00 00 00 E5          20509 	.dw	0,229
      0046FA 07                   20510 	.uleb128	7
      0046FB 01                   20511 	.db	1
      0046FC 50                   20512 	.db	80
      0046FD 74 6D 70 63 63 72 32 20513 	.ascii "tmpccr2l"
             6C
      004705 00                   20514 	.db	0
      004706 00 00 00 F5          20515 	.dw	0,245
      00470A 07                   20516 	.uleb128	7
      00470B 01                   20517 	.db	1
      00470C 52                   20518 	.db	82
      00470D 74 6D 70 63 63 72 32 20519 	.ascii "tmpccr2h"
             68
      004715 00                   20520 	.db	0
      004716 00 00 00 F5          20521 	.dw	0,245
      00471A 00                   20522 	.uleb128	0
      00471B 0A                   20523 	.uleb128	10
      00471C 00 00 19 0C          20524 	.dw	0,6412
      004720 54 49 4D 31 5F 47 65 20525 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      004730 00                   20526 	.db	0
      004731 00 00 B7 98          20527 	.dw	0,(_TIM1_GetCapture3)
      004735 00 00 B7 B2          20528 	.dw	0,(XG$TIM1_GetCapture3$0$0+1)
      004739 01                   20529 	.db	1
      00473A 00 00 42 F8          20530 	.dw	0,(Ldebug_loc_start+1072)
      00473E 00 00 00 E5          20531 	.dw	0,229
      004742 07                   20532 	.uleb128	7
      004743 06                   20533 	.db	6
      004744 52                   20534 	.db	82
      004745 93                   20535 	.db	147
      004746 01                   20536 	.uleb128	1
      004747 51                   20537 	.db	81
      004748 93                   20538 	.db	147
      004749 01                   20539 	.uleb128	1
      00474A 74 6D 70 63 63 72 33 20540 	.ascii "tmpccr3"
      004751 00                   20541 	.db	0
      004752 00 00 00 E5          20542 	.dw	0,229
      004756 07                   20543 	.uleb128	7
      004757 01                   20544 	.db	1
      004758 50                   20545 	.db	80
      004759 74 6D 70 63 63 72 33 20546 	.ascii "tmpccr3l"
             6C
      004761 00                   20547 	.db	0
      004762 00 00 00 F5          20548 	.dw	0,245
      004766 07                   20549 	.uleb128	7
      004767 01                   20550 	.db	1
      004768 52                   20551 	.db	82
      004769 74 6D 70 63 63 72 33 20552 	.ascii "tmpccr3h"
             68
      004771 00                   20553 	.db	0
      004772 00 00 00 F5          20554 	.dw	0,245
      004776 00                   20555 	.uleb128	0
      004777 0A                   20556 	.uleb128	10
      004778 00 00 19 68          20557 	.dw	0,6504
      00477C 54 49 4D 31 5F 47 65 20558 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      00478C 00                   20559 	.db	0
      00478D 00 00 B7 B2          20560 	.dw	0,(_TIM1_GetCapture4)
      004791 00 00 B7 CC          20561 	.dw	0,(XG$TIM1_GetCapture4$0$0+1)
      004795 01                   20562 	.db	1
      004796 00 00 42 B4          20563 	.dw	0,(Ldebug_loc_start+1004)
      00479A 00 00 00 E5          20564 	.dw	0,229
      00479E 07                   20565 	.uleb128	7
      00479F 06                   20566 	.db	6
      0047A0 52                   20567 	.db	82
      0047A1 93                   20568 	.db	147
      0047A2 01                   20569 	.uleb128	1
      0047A3 51                   20570 	.db	81
      0047A4 93                   20571 	.db	147
      0047A5 01                   20572 	.uleb128	1
      0047A6 74 6D 70 63 63 72 34 20573 	.ascii "tmpccr4"
      0047AD 00                   20574 	.db	0
      0047AE 00 00 00 E5          20575 	.dw	0,229
      0047B2 07                   20576 	.uleb128	7
      0047B3 01                   20577 	.db	1
      0047B4 50                   20578 	.db	80
      0047B5 74 6D 70 63 63 72 34 20579 	.ascii "tmpccr4l"
             6C
      0047BD 00                   20580 	.db	0
      0047BE 00 00 00 F5          20581 	.dw	0,245
      0047C2 07                   20582 	.uleb128	7
      0047C3 01                   20583 	.db	1
      0047C4 52                   20584 	.db	82
      0047C5 74 6D 70 63 63 72 34 20585 	.ascii "tmpccr4h"
             68
      0047CD 00                   20586 	.db	0
      0047CE 00 00 00 F5          20587 	.dw	0,245
      0047D2 00                   20588 	.uleb128	0
      0047D3 0A                   20589 	.uleb128	10
      0047D4 00 00 19 A4          20590 	.dw	0,6564
      0047D8 54 49 4D 31 5F 47 65 20591 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      0047E7 00                   20592 	.db	0
      0047E8 00 00 B7 CC          20593 	.dw	0,(_TIM1_GetCounter)
      0047EC 00 00 B7 E5          20594 	.dw	0,(XG$TIM1_GetCounter$0$0+1)
      0047F0 01                   20595 	.db	1
      0047F1 00 00 42 88          20596 	.dw	0,(Ldebug_loc_start+960)
      0047F5 00 00 00 E5          20597 	.dw	0,229
      0047F9 07                   20598 	.uleb128	7
      0047FA 07                   20599 	.db	7
      0047FB 52                   20600 	.db	82
      0047FC 93                   20601 	.db	147
      0047FD 01                   20602 	.uleb128	1
      0047FE 91                   20603 	.db	145
      0047FF 7D                   20604 	.sleb128	-3
      004800 93                   20605 	.db	147
      004801 01                   20606 	.uleb128	1
      004802 74 6D 70 63 6E 74 72 20607 	.ascii "tmpcntr"
      004809 00                   20608 	.db	0
      00480A 00 00 00 E5          20609 	.dw	0,229
      00480E 00                   20610 	.uleb128	0
      00480F 0A                   20611 	.uleb128	10
      004810 00 00 19 DF          20612 	.dw	0,6623
      004814 54 49 4D 31 5F 47 65 20613 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      004825 00                   20614 	.db	0
      004826 00 00 B7 E5          20615 	.dw	0,(_TIM1_GetPrescaler)
      00482A 00 00 B7 FE          20616 	.dw	0,(XG$TIM1_GetPrescaler$0$0+1)
      00482E 01                   20617 	.db	1
      00482F 00 00 42 5C          20618 	.dw	0,(Ldebug_loc_start+916)
      004833 00 00 00 E5          20619 	.dw	0,229
      004837 07                   20620 	.uleb128	7
      004838 07                   20621 	.db	7
      004839 52                   20622 	.db	82
      00483A 93                   20623 	.db	147
      00483B 01                   20624 	.uleb128	1
      00483C 91                   20625 	.db	145
      00483D 7D                   20626 	.sleb128	-3
      00483E 93                   20627 	.db	147
      00483F 01                   20628 	.uleb128	1
      004840 74 65 6D 70          20629 	.ascii "temp"
      004844 00                   20630 	.db	0
      004845 00 00 00 E5          20631 	.dw	0,229
      004849 00                   20632 	.uleb128	0
      00484A 0A                   20633 	.uleb128	10
      00484B 00 00 1A 65          20634 	.dw	0,6757
      00484F 54 49 4D 31 5F 47 65 20635 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      004861 00                   20636 	.db	0
      004862 00 00 B7 FE          20637 	.dw	0,(_TIM1_GetFlagStatus)
      004866 00 00 B8 98          20638 	.dw	0,(XG$TIM1_GetFlagStatus$0$0+1)
      00486A 01                   20639 	.db	1
      00486B 00 00 41 1C          20640 	.dw	0,(Ldebug_loc_start+596)
      00486F 00 00 00 F5          20641 	.dw	0,245
      004873 04                   20642 	.uleb128	4
      004874 02                   20643 	.db	2
      004875 91                   20644 	.db	145
      004876 02                   20645 	.sleb128	2
      004877 54 49 4D 31 5F 46 4C 20646 	.ascii "TIM1_FLAG"
             41 47
      004880 00                   20647 	.db	0
      004881 00 00 1A 65          20648 	.dw	0,6757
      004885 06                   20649 	.uleb128	6
      004886 00 00 B8 8F          20650 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1893)
      00488A 00 00 B8 91          20651 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1895)
      00488E 06                   20652 	.uleb128	6
      00488F 00 00 B8 94          20653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1896)
      004893 00 00 B8 95          20654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1898)
      004897 07                   20655 	.uleb128	7
      004898 01                   20656 	.db	1
      004899 50                   20657 	.db	80
      00489A 62 69 74 73 74 61 74 20658 	.ascii "bitstatus"
             75 73
      0048A3 00                   20659 	.db	0
      0048A4 00 00 00 F5          20660 	.dw	0,245
      0048A8 07                   20661 	.uleb128	7
      0048A9 02                   20662 	.db	2
      0048AA 91                   20663 	.db	145
      0048AB 7F                   20664 	.sleb128	-1
      0048AC 74 69 6D 31 5F 66 6C 20665 	.ascii "tim1_flag_l"
             61 67 5F 6C
      0048B7 00                   20666 	.db	0
      0048B8 00 00 00 F5          20667 	.dw	0,245
      0048BC 07                   20668 	.uleb128	7
      0048BD 01                   20669 	.db	1
      0048BE 52                   20670 	.db	82
      0048BF 74 69 6D 31 5F 66 6C 20671 	.ascii "tim1_flag_h"
             61 67 5F 68
      0048CA 00                   20672 	.db	0
      0048CB 00 00 00 F5          20673 	.dw	0,245
      0048CF 00                   20674 	.uleb128	0
      0048D0 05                   20675 	.uleb128	5
      0048D1 75 6E 73 69 67 6E 65 20676 	.ascii "unsigned int"
             64 20 69 6E 74
      0048DD 00                   20677 	.db	0
      0048DE 02                   20678 	.db	2
      0048DF 07                   20679 	.db	7
      0048E0 03                   20680 	.uleb128	3
      0048E1 00 00 1A A9          20681 	.dw	0,6825
      0048E5 54 49 4D 31 5F 43 6C 20682 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      0048F3 00                   20683 	.db	0
      0048F4 00 00 B8 98          20684 	.dw	0,(_TIM1_ClearFlag)
      0048F8 00 00 B8 CD          20685 	.dw	0,(XG$TIM1_ClearFlag$0$0+1)
      0048FC 01                   20686 	.db	1
      0048FD 00 00 40 A8          20687 	.dw	0,(Ldebug_loc_start+480)
      004901 04                   20688 	.uleb128	4
      004902 02                   20689 	.db	2
      004903 91                   20690 	.db	145
      004904 02                   20691 	.sleb128	2
      004905 54 49 4D 31 5F 46 4C 20692 	.ascii "TIM1_FLAG"
             41 47
      00490E 00                   20693 	.db	0
      00490F 00 00 1A 65          20694 	.dw	0,6757
      004913 00                   20695 	.uleb128	0
      004914 0A                   20696 	.uleb128	10
      004915 00 00 1B 2F          20697 	.dw	0,6959
      004919 54 49 4D 31 5F 47 65 20698 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      004929 00                   20699 	.db	0
      00492A 00 00 B8 CD          20700 	.dw	0,(_TIM1_GetITStatus)
      00492E 00 00 B9 46          20701 	.dw	0,(XG$TIM1_GetITStatus$0$0+1)
      004932 01                   20702 	.db	1
      004933 00 00 3F D4          20703 	.dw	0,(Ldebug_loc_start+268)
      004937 00 00 00 F5          20704 	.dw	0,245
      00493B 04                   20705 	.uleb128	4
      00493C 02                   20706 	.db	2
      00493D 91                   20707 	.db	145
      00493E 02                   20708 	.sleb128	2
      00493F 54 49 4D 31 5F 49 54 20709 	.ascii "TIM1_IT"
      004946 00                   20710 	.db	0
      004947 00 00 00 F5          20711 	.dw	0,245
      00494B 06                   20712 	.uleb128	6
      00494C 00 00 B9 3D          20713 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1941)
      004950 00 00 B9 3F          20714 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1943)
      004954 06                   20715 	.uleb128	6
      004955 00 00 B9 42          20716 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1944)
      004959 00 00 B9 43          20717 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1946)
      00495D 07                   20718 	.uleb128	7
      00495E 01                   20719 	.db	1
      00495F 50                   20720 	.db	80
      004960 62 69 74 73 74 61 74 20721 	.ascii "bitstatus"
             75 73
      004969 00                   20722 	.db	0
      00496A 00 00 00 F5          20723 	.dw	0,245
      00496E 07                   20724 	.uleb128	7
      00496F 02                   20725 	.db	2
      004970 91                   20726 	.db	145
      004971 7F                   20727 	.sleb128	-1
      004972 54 49 4D 31 5F 69 74 20728 	.ascii "TIM1_itStatus"
             53 74 61 74 75 73
      00497F 00                   20729 	.db	0
      004980 00 00 00 F5          20730 	.dw	0,245
      004984 07                   20731 	.uleb128	7
      004985 01                   20732 	.db	1
      004986 50                   20733 	.db	80
      004987 54 49 4D 31 5F 69 74 20734 	.ascii "TIM1_itEnable"
             45 6E 61 62 6C 65
      004994 00                   20735 	.db	0
      004995 00 00 00 F5          20736 	.dw	0,245
      004999 00                   20737 	.uleb128	0
      00499A 03                   20738 	.uleb128	3
      00499B 00 00 1B 69          20739 	.dw	0,7017
      00499F 54 49 4D 31 5F 43 6C 20740 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0049B5 00                   20741 	.db	0
      0049B6 00 00 B9 46          20742 	.dw	0,(_TIM1_ClearITPendingBit)
      0049BA 00 00 B9 63          20743 	.dw	0,(XG$TIM1_ClearITPendingBit$0$0+1)
      0049BE 01                   20744 	.db	1
      0049BF 00 00 3F 78          20745 	.dw	0,(Ldebug_loc_start+176)
      0049C3 04                   20746 	.uleb128	4
      0049C4 02                   20747 	.db	2
      0049C5 91                   20748 	.db	145
      0049C6 02                   20749 	.sleb128	2
      0049C7 54 49 4D 31 5F 49 54 20750 	.ascii "TIM1_IT"
      0049CE 00                   20751 	.db	0
      0049CF 00 00 00 F5          20752 	.dw	0,245
      0049D3 00                   20753 	.uleb128	0
      0049D4 03                   20754 	.uleb128	3
      0049D5 00 00 1B E0          20755 	.dw	0,7136
      0049D9 54 49 31 5F 43 6F 6E 20756 	.ascii "TI1_Config"
             66 69 67
      0049E3 00                   20757 	.db	0
      0049E4 00 00 B9 63          20758 	.dw	0,(_TI1_Config)
      0049E8 00 00 B9 A0          20759 	.dw	0,(XFstm8s_tim1$TI1_Config$0$0+1)
      0049EC 00                   20760 	.db	0
      0049ED 00 00 3F 4C          20761 	.dw	0,(Ldebug_loc_start+132)
      0049F1 04                   20762 	.uleb128	4
      0049F2 02                   20763 	.db	2
      0049F3 91                   20764 	.db	145
      0049F4 02                   20765 	.sleb128	2
      0049F5 54 49 4D 31 5F 49 43 20766 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004A04 00                   20767 	.db	0
      004A05 00 00 00 F5          20768 	.dw	0,245
      004A09 04                   20769 	.uleb128	4
      004A0A 02                   20770 	.db	2
      004A0B 91                   20771 	.db	145
      004A0C 03                   20772 	.sleb128	3
      004A0D 54 49 4D 31 5F 49 43 20773 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004A1D 00                   20774 	.db	0
      004A1E 00 00 00 F5          20775 	.dw	0,245
      004A22 04                   20776 	.uleb128	4
      004A23 02                   20777 	.db	2
      004A24 91                   20778 	.db	145
      004A25 04                   20779 	.sleb128	4
      004A26 54 49 4D 31 5F 49 43 20780 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004A33 00                   20781 	.db	0
      004A34 00 00 00 F5          20782 	.dw	0,245
      004A38 06                   20783 	.uleb128	6
      004A39 00 00 B9 89          20784 	.dw	0,(Sstm8s_tim1$TI1_Config$1973)
      004A3D 00 00 B9 8E          20785 	.dw	0,(Sstm8s_tim1$TI1_Config$1975)
      004A41 06                   20786 	.uleb128	6
      004A42 00 00 B9 91          20787 	.dw	0,(Sstm8s_tim1$TI1_Config$1976)
      004A46 00 00 B9 96          20788 	.dw	0,(Sstm8s_tim1$TI1_Config$1978)
      004A4A 00                   20789 	.uleb128	0
      004A4B 03                   20790 	.uleb128	3
      004A4C 00 00 1C 57          20791 	.dw	0,7255
      004A50 54 49 32 5F 43 6F 6E 20792 	.ascii "TI2_Config"
             66 69 67
      004A5A 00                   20793 	.db	0
      004A5B 00 00 B9 A0          20794 	.dw	0,(_TI2_Config)
      004A5F 00 00 B9 DD          20795 	.dw	0,(XFstm8s_tim1$TI2_Config$0$0+1)
      004A63 00                   20796 	.db	0
      004A64 00 00 3F 20          20797 	.dw	0,(Ldebug_loc_start+88)
      004A68 04                   20798 	.uleb128	4
      004A69 02                   20799 	.db	2
      004A6A 91                   20800 	.db	145
      004A6B 02                   20801 	.sleb128	2
      004A6C 54 49 4D 31 5F 49 43 20802 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004A7B 00                   20803 	.db	0
      004A7C 00 00 00 F5          20804 	.dw	0,245
      004A80 04                   20805 	.uleb128	4
      004A81 02                   20806 	.db	2
      004A82 91                   20807 	.db	145
      004A83 03                   20808 	.sleb128	3
      004A84 54 49 4D 31 5F 49 43 20809 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004A94 00                   20810 	.db	0
      004A95 00 00 00 F5          20811 	.dw	0,245
      004A99 04                   20812 	.uleb128	4
      004A9A 02                   20813 	.db	2
      004A9B 91                   20814 	.db	145
      004A9C 04                   20815 	.sleb128	4
      004A9D 54 49 4D 31 5F 49 43 20816 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004AAA 00                   20817 	.db	0
      004AAB 00 00 00 F5          20818 	.dw	0,245
      004AAF 06                   20819 	.uleb128	6
      004AB0 00 00 B9 C6          20820 	.dw	0,(Sstm8s_tim1$TI2_Config$1992)
      004AB4 00 00 B9 CB          20821 	.dw	0,(Sstm8s_tim1$TI2_Config$1994)
      004AB8 06                   20822 	.uleb128	6
      004AB9 00 00 B9 CE          20823 	.dw	0,(Sstm8s_tim1$TI2_Config$1995)
      004ABD 00 00 B9 D3          20824 	.dw	0,(Sstm8s_tim1$TI2_Config$1997)
      004AC1 00                   20825 	.uleb128	0
      004AC2 03                   20826 	.uleb128	3
      004AC3 00 00 1C CE          20827 	.dw	0,7374
      004AC7 54 49 33 5F 43 6F 6E 20828 	.ascii "TI3_Config"
             66 69 67
      004AD1 00                   20829 	.db	0
      004AD2 00 00 B9 DD          20830 	.dw	0,(_TI3_Config)
      004AD6 00 00 BA 1A          20831 	.dw	0,(XFstm8s_tim1$TI3_Config$0$0+1)
      004ADA 00                   20832 	.db	0
      004ADB 00 00 3E F4          20833 	.dw	0,(Ldebug_loc_start+44)
      004ADF 04                   20834 	.uleb128	4
      004AE0 02                   20835 	.db	2
      004AE1 91                   20836 	.db	145
      004AE2 02                   20837 	.sleb128	2
      004AE3 54 49 4D 31 5F 49 43 20838 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004AF2 00                   20839 	.db	0
      004AF3 00 00 00 F5          20840 	.dw	0,245
      004AF7 04                   20841 	.uleb128	4
      004AF8 02                   20842 	.db	2
      004AF9 91                   20843 	.db	145
      004AFA 03                   20844 	.sleb128	3
      004AFB 54 49 4D 31 5F 49 43 20845 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004B0B 00                   20846 	.db	0
      004B0C 00 00 00 F5          20847 	.dw	0,245
      004B10 04                   20848 	.uleb128	4
      004B11 02                   20849 	.db	2
      004B12 91                   20850 	.db	145
      004B13 04                   20851 	.sleb128	4
      004B14 54 49 4D 31 5F 49 43 20852 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004B21 00                   20853 	.db	0
      004B22 00 00 00 F5          20854 	.dw	0,245
      004B26 06                   20855 	.uleb128	6
      004B27 00 00 BA 03          20856 	.dw	0,(Sstm8s_tim1$TI3_Config$2011)
      004B2B 00 00 BA 08          20857 	.dw	0,(Sstm8s_tim1$TI3_Config$2013)
      004B2F 06                   20858 	.uleb128	6
      004B30 00 00 BA 0B          20859 	.dw	0,(Sstm8s_tim1$TI3_Config$2014)
      004B34 00 00 BA 10          20860 	.dw	0,(Sstm8s_tim1$TI3_Config$2016)
      004B38 00                   20861 	.uleb128	0
      004B39 03                   20862 	.uleb128	3
      004B3A 00 00 1D 45          20863 	.dw	0,7493
      004B3E 54 49 34 5F 43 6F 6E 20864 	.ascii "TI4_Config"
             66 69 67
      004B48 00                   20865 	.db	0
      004B49 00 00 BA 1A          20866 	.dw	0,(_TI4_Config)
      004B4D 00 00 BA 57          20867 	.dw	0,(XFstm8s_tim1$TI4_Config$0$0+1)
      004B51 00                   20868 	.db	0
      004B52 00 00 3E C8          20869 	.dw	0,(Ldebug_loc_start)
      004B56 04                   20870 	.uleb128	4
      004B57 02                   20871 	.db	2
      004B58 91                   20872 	.db	145
      004B59 02                   20873 	.sleb128	2
      004B5A 54 49 4D 31 5F 49 43 20874 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004B69 00                   20875 	.db	0
      004B6A 00 00 00 F5          20876 	.dw	0,245
      004B6E 04                   20877 	.uleb128	4
      004B6F 02                   20878 	.db	2
      004B70 91                   20879 	.db	145
      004B71 03                   20880 	.sleb128	3
      004B72 54 49 4D 31 5F 49 43 20881 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004B82 00                   20882 	.db	0
      004B83 00 00 00 F5          20883 	.dw	0,245
      004B87 04                   20884 	.uleb128	4
      004B88 02                   20885 	.db	2
      004B89 91                   20886 	.db	145
      004B8A 04                   20887 	.sleb128	4
      004B8B 54 49 4D 31 5F 49 43 20888 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004B98 00                   20889 	.db	0
      004B99 00 00 00 F5          20890 	.dw	0,245
      004B9D 06                   20891 	.uleb128	6
      004B9E 00 00 BA 40          20892 	.dw	0,(Sstm8s_tim1$TI4_Config$2030)
      004BA2 00 00 BA 45          20893 	.dw	0,(Sstm8s_tim1$TI4_Config$2032)
      004BA6 06                   20894 	.uleb128	6
      004BA7 00 00 BA 48          20895 	.dw	0,(Sstm8s_tim1$TI4_Config$2033)
      004BAB 00 00 BA 4D          20896 	.dw	0,(Sstm8s_tim1$TI4_Config$2035)
      004BAF 00                   20897 	.uleb128	0
      004BB0 0B                   20898 	.uleb128	11
      004BB1 00 00 00 F5          20899 	.dw	0,245
      004BB5 0C                   20900 	.uleb128	12
      004BB6 00 00 1D 57          20901 	.dw	0,7511
      004BBA 18                   20902 	.db	24
      004BBB 00 00 1D 45          20903 	.dw	0,7493
      004BBF 0D                   20904 	.uleb128	13
      004BC0 17                   20905 	.db	23
      004BC1 00                   20906 	.uleb128	0
      004BC2 07                   20907 	.uleb128	7
      004BC3 05                   20908 	.db	5
      004BC4 03                   20909 	.db	3
      004BC5 00 00 81 1B          20910 	.dw	0,(___str_0)
      004BC9 5F 5F 73 74 72 5F 30 20911 	.ascii "__str_0"
      004BD0 00                   20912 	.db	0
      004BD1 00 00 1D 4A          20913 	.dw	0,7498
      004BD5 00                   20914 	.uleb128	0
      004BD6 00                   20915 	.uleb128	0
      004BD7 00                   20916 	.uleb128	0
      004BD8                      20917 Ldebug_info_end:
                                  20918 
                                  20919 	.area .debug_pubnames (NOLOAD)
      000B68 00 00 06 DC          20920 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000B6C                      20921 Ldebug_pubnames_start:
      000B6C 00 02                20922 	.dw	2
      000B6E 00 00 2E 6B          20923 	.dw	0,(Ldebug_info_start-4)
      000B72 00 00 1D 6D          20924 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      000B76 00 00 00 43          20925 	.dw	0,67
      000B7A 54 49 4D 31 5F 44 65 20926 	.ascii "TIM1_DeInit"
             49 6E 69 74
      000B85 00                   20927 	.db	0
      000B86 00 00 00 5D          20928 	.dw	0,93
      000B8A 54 49 4D 31 5F 54 69 20929 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000B9B 00                   20930 	.db	0
      000B9C 00 00 01 06          20931 	.dw	0,262
      000BA0 54 49 4D 31 5F 4F 43 20932 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000BAC 00                   20933 	.db	0
      000BAD 00 00 01 E4          20934 	.dw	0,484
      000BB1 54 49 4D 31 5F 4F 43 20935 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      000BBD 00                   20936 	.db	0
      000BBE 00 00 02 C2          20937 	.dw	0,706
      000BC2 54 49 4D 31 5F 4F 43 20938 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      000BCE 00                   20939 	.db	0
      000BCF 00 00 03 A0          20940 	.dw	0,928
      000BD3 54 49 4D 31 5F 4F 43 20941 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      000BDF 00                   20942 	.db	0
      000BE0 00 00 04 43          20943 	.dw	0,1091
      000BE4 54 49 4D 31 5F 42 44 20944 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      000BF3 00                   20945 	.db	0
      000BF4 00 00 04 F5          20946 	.dw	0,1269
      000BF8 54 49 4D 31 5F 49 43 20947 	.ascii "TIM1_ICInit"
             49 6E 69 74
      000C03 00                   20948 	.db	0
      000C04 00 00 05 AD          20949 	.dw	0,1453
      000C08 54 49 4D 31 5F 50 57 20950 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      000C17 00                   20951 	.db	0
      000C18 00 00 06 A2          20952 	.dw	0,1698
      000C1C 54 49 4D 31 5F 43 6D 20953 	.ascii "TIM1_Cmd"
             64
      000C24 00                   20954 	.db	0
      000C25 00 00 06 E1          20955 	.dw	0,1761
      000C29 54 49 4D 31 5F 43 74 20956 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      000C3C 00                   20957 	.db	0
      000C3D 00 00 07 2B          20958 	.dw	0,1835
      000C41 54 49 4D 31 5F 49 54 20959 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      000C4E 00                   20960 	.db	0
      000C4F 00 00 07 7F          20961 	.dw	0,1919
      000C53 54 49 4D 31 5F 49 6E 20962 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000C6B 00                   20963 	.db	0
      000C6C 00 00 07 A6          20964 	.dw	0,1958
      000C70 54 49 4D 31 5F 45 54 20965 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000C88 00                   20966 	.db	0
      000C89 00 00 08 20          20967 	.dw	0,2080
      000C8D 54 49 4D 31 5F 45 54 20968 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      000CA5 00                   20969 	.db	0
      000CA6 00 00 08 9A          20970 	.dw	0,2202
      000CAA 54 49 4D 31 5F 45 54 20971 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000CB8 00                   20972 	.db	0
      000CB9 00 00 09 0A          20973 	.dw	0,2314
      000CBD 54 49 4D 31 5F 54 49 20974 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      000CD8 00                   20975 	.db	0
      000CD9 00 00 09 96          20976 	.dw	0,2454
      000CDD 54 49 4D 31 5F 53 65 20977 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      000CF4 00                   20978 	.db	0
      000CF5 00 00 09 E1          20979 	.dw	0,2529
      000CF9 54 49 4D 31 5F 55 70 20980 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000D11 00                   20981 	.db	0
      000D12 00 00 0A 30          20982 	.dw	0,2608
      000D16 54 49 4D 31 5F 55 70 20983 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      000D2E 00                   20984 	.db	0
      000D2F 00 00 0A 88          20985 	.dw	0,2696
      000D33 54 49 4D 31 5F 53 65 20986 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      000D48 00                   20987 	.db	0
      000D49 00 00 0A D4          20988 	.dw	0,2772
      000D4D 54 49 4D 31 5F 53 65 20989 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000D64 00                   20990 	.db	0
      000D65 00 00 0B 25          20991 	.dw	0,2853
      000D69 54 49 4D 31 5F 53 65 20992 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000D81 00                   20993 	.db	0
      000D82 00 00 0B 69          20994 	.dw	0,2921
      000D86 54 49 4D 31 5F 53 65 20995 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000D9A 00                   20996 	.db	0
      000D9B 00 00 0B A8          20997 	.dw	0,2984
      000D9F 54 49 4D 31 5F 53 65 20998 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000DB9 00                   20999 	.db	0
      000DBA 00 00 0B F9          21000 	.dw	0,3065
      000DBE 54 49 4D 31 5F 45 6E 21001 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000DD9 00                   21002 	.db	0
      000DDA 00 00 0C 97          21003 	.dw	0,3223
      000DDE 54 49 4D 31 5F 50 72 21004 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000DF2 00                   21005 	.db	0
      000DF3 00 00 0C EC          21006 	.dw	0,3308
      000DF7 54 49 4D 31 5F 43 6F 21007 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      000E0D 00                   21008 	.db	0
      000E0E 00 00 0D 2F          21009 	.dw	0,3375
      000E12 54 49 4D 31 5F 46 6F 21010 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000E26 00                   21011 	.db	0
      000E27 00 00 0D 71          21012 	.dw	0,3441
      000E2B 54 49 4D 31 5F 46 6F 21013 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000E3F 00                   21014 	.db	0
      000E40 00 00 0D B3          21015 	.dw	0,3507
      000E44 54 49 4D 31 5F 46 6F 21016 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000E58 00                   21017 	.db	0
      000E59 00 00 0D F5          21018 	.dw	0,3573
      000E5D 54 49 4D 31 5F 46 6F 21019 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000E71 00                   21020 	.db	0
      000E72 00 00 0E 37          21021 	.dw	0,3639
      000E76 54 49 4D 31 5F 41 52 21022 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000E8B 00                   21023 	.db	0
      000E8C 00 00 0E 83          21024 	.dw	0,3715
      000E90 54 49 4D 31 5F 53 65 21025 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000E9E 00                   21026 	.db	0
      000E9F 00 00 0E C8          21027 	.dw	0,3784
      000EA3 54 49 4D 31 5F 43 43 21028 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000EB8 00                   21029 	.db	0
      000EB9 00 00 0F 14          21030 	.dw	0,3860
      000EBD 54 49 4D 31 5F 4F 43 21031 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000ED2 00                   21032 	.db	0
      000ED3 00 00 0F 60          21033 	.dw	0,3936
      000ED7 54 49 4D 31 5F 4F 43 21034 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000EEC 00                   21035 	.db	0
      000EED 00 00 0F AC          21036 	.dw	0,4012
      000EF1 54 49 4D 31 5F 4F 43 21037 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F06 00                   21038 	.db	0
      000F07 00 00 0F F8          21039 	.dw	0,4088
      000F0B 54 49 4D 31 5F 4F 43 21040 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F20 00                   21041 	.db	0
      000F21 00 00 10 44          21042 	.dw	0,4164
      000F25 54 49 4D 31 5F 4F 43 21043 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      000F37 00                   21044 	.db	0
      000F38 00 00 10 8D          21045 	.dw	0,4237
      000F3C 54 49 4D 31 5F 4F 43 21046 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      000F4E 00                   21047 	.db	0
      000F4F 00 00 10 D6          21048 	.dw	0,4310
      000F53 54 49 4D 31 5F 4F 43 21049 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      000F65 00                   21050 	.db	0
      000F66 00 00 11 1F          21051 	.dw	0,4383
      000F6A 54 49 4D 31 5F 4F 43 21052 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      000F7C 00                   21053 	.db	0
      000F7D 00 00 11 68          21054 	.dw	0,4456
      000F81 54 49 4D 31 5F 47 65 21055 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      000F93 00                   21056 	.db	0
      000F94 00 00 11 A7          21057 	.dw	0,4519
      000F98 54 49 4D 31 5F 4F 43 21058 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000FAE 00                   21059 	.db	0
      000FAF 00 00 11 FB          21060 	.dw	0,4603
      000FB3 54 49 4D 31 5F 4F 43 21061 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      000FCA 00                   21062 	.db	0
      000FCB 00 00 12 51          21063 	.dw	0,4689
      000FCF 54 49 4D 31 5F 4F 43 21064 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000FE5 00                   21065 	.db	0
      000FE6 00 00 12 A5          21066 	.dw	0,4773
      000FEA 54 49 4D 31 5F 4F 43 21067 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001001 00                   21068 	.db	0
      001002 00 00 12 FB          21069 	.dw	0,4859
      001006 54 49 4D 31 5F 4F 43 21070 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00101C 00                   21071 	.db	0
      00101D 00 00 13 4F          21072 	.dw	0,4943
      001021 54 49 4D 31 5F 4F 43 21073 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001038 00                   21074 	.db	0
      001039 00 00 13 A5          21075 	.dw	0,5029
      00103D 54 49 4D 31 5F 4F 43 21076 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001053 00                   21077 	.db	0
      001054 00 00 13 F9          21078 	.dw	0,5113
      001058 54 49 4D 31 5F 43 43 21079 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      001063 00                   21080 	.db	0
      001064 00 00 14 AA          21081 	.dw	0,5290
      001068 54 49 4D 31 5F 43 43 21082 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      001074 00                   21083 	.db	0
      001075 00 00 15 40          21084 	.dw	0,5440
      001079 54 49 4D 31 5F 53 65 21085 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      001088 00                   21086 	.db	0
      001089 00 00 15 B0          21087 	.dw	0,5552
      00108D 54 49 4D 31 5F 53 65 21088 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00109C 00                   21089 	.db	0
      00109D 00 00 15 E3          21090 	.dw	0,5603
      0010A1 54 49 4D 31 5F 53 65 21091 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      0010B3 00                   21092 	.db	0
      0010B4 00 00 16 1C          21093 	.dw	0,5660
      0010B8 54 49 4D 31 5F 53 65 21094 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      0010C8 00                   21095 	.db	0
      0010C9 00 00 16 51          21096 	.dw	0,5713
      0010CD 54 49 4D 31 5F 53 65 21097 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0010DD 00                   21098 	.db	0
      0010DE 00 00 16 86          21099 	.dw	0,5766
      0010E2 54 49 4D 31 5F 53 65 21100 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      0010F2 00                   21101 	.db	0
      0010F3 00 00 16 BB          21102 	.dw	0,5819
      0010F7 54 49 4D 31 5F 53 65 21103 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      001107 00                   21104 	.db	0
      001108 00 00 16 F0          21105 	.dw	0,5872
      00110C 54 49 4D 31 5F 53 65 21106 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      001120 00                   21107 	.db	0
      001121 00 00 17 32          21108 	.dw	0,5938
      001125 54 49 4D 31 5F 53 65 21109 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      001139 00                   21110 	.db	0
      00113A 00 00 17 74          21111 	.dw	0,6004
      00113E 54 49 4D 31 5F 53 65 21112 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      001152 00                   21113 	.db	0
      001153 00 00 17 B6          21114 	.dw	0,6070
      001157 54 49 4D 31 5F 53 65 21115 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      00116B 00                   21116 	.db	0
      00116C 00 00 17 F8          21117 	.dw	0,6136
      001170 54 49 4D 31 5F 47 65 21118 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      001180 00                   21119 	.db	0
      001181 00 00 18 54          21120 	.dw	0,6228
      001185 54 49 4D 31 5F 47 65 21121 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      001195 00                   21122 	.db	0
      001196 00 00 18 B0          21123 	.dw	0,6320
      00119A 54 49 4D 31 5F 47 65 21124 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      0011AA 00                   21125 	.db	0
      0011AB 00 00 19 0C          21126 	.dw	0,6412
      0011AF 54 49 4D 31 5F 47 65 21127 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      0011BF 00                   21128 	.db	0
      0011C0 00 00 19 68          21129 	.dw	0,6504
      0011C4 54 49 4D 31 5F 47 65 21130 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      0011D3 00                   21131 	.db	0
      0011D4 00 00 19 A4          21132 	.dw	0,6564
      0011D8 54 49 4D 31 5F 47 65 21133 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0011E9 00                   21134 	.db	0
      0011EA 00 00 19 DF          21135 	.dw	0,6623
      0011EE 54 49 4D 31 5F 47 65 21136 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      001200 00                   21137 	.db	0
      001201 00 00 1A 75          21138 	.dw	0,6773
      001205 54 49 4D 31 5F 43 6C 21139 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      001213 00                   21140 	.db	0
      001214 00 00 1A A9          21141 	.dw	0,6825
      001218 54 49 4D 31 5F 47 65 21142 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      001228 00                   21143 	.db	0
      001229 00 00 1B 2F          21144 	.dw	0,6959
      00122D 54 49 4D 31 5F 43 6C 21145 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      001243 00                   21146 	.db	0
      001244 00 00 00 00          21147 	.dw	0,0
      001248                      21148 Ldebug_pubnames_end:
                                  21149 
                                  21150 	.area .debug_frame (NOLOAD)
      0033A2 00 00                21151 	.dw	0
      0033A4 00 0E                21152 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      0033A6                      21153 Ldebug_CIE0_start:
      0033A6 FF FF                21154 	.dw	0xffff
      0033A8 FF FF                21155 	.dw	0xffff
      0033AA 01                   21156 	.db	1
      0033AB 00                   21157 	.db	0
      0033AC 01                   21158 	.uleb128	1
      0033AD 7F                   21159 	.sleb128	-1
      0033AE 09                   21160 	.db	9
      0033AF 0C                   21161 	.db	12
      0033B0 08                   21162 	.uleb128	8
      0033B1 02                   21163 	.uleb128	2
      0033B2 89                   21164 	.db	137
      0033B3 01                   21165 	.uleb128	1
      0033B4                      21166 Ldebug_CIE0_end:
      0033B4 00 00 00 21          21167 	.dw	0,33
      0033B8 00 00 33 A2          21168 	.dw	0,(Ldebug_CIE0_start-4)
      0033BC 00 00 BA 1A          21169 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)	;initial loc
      0033C0 00 00 00 3D          21170 	.dw	0,Sstm8s_tim1$TI4_Config$2040-Sstm8s_tim1$TI4_Config$2023
      0033C4 01                   21171 	.db	1
      0033C5 00 00 BA 1A          21172 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      0033C9 0E                   21173 	.db	14
      0033CA 02                   21174 	.uleb128	2
      0033CB 01                   21175 	.db	1
      0033CC 00 00 BA 1B          21176 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      0033D0 0E                   21177 	.db	14
      0033D1 03                   21178 	.uleb128	3
      0033D2 01                   21179 	.db	1
      0033D3 00 00 BA 56          21180 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      0033D7 0E                   21181 	.db	14
      0033D8 02                   21182 	.uleb128	2
                                  21183 
                                  21184 	.area .debug_frame (NOLOAD)
      0033D9 00 00                21185 	.dw	0
      0033DB 00 0E                21186 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      0033DD                      21187 Ldebug_CIE1_start:
      0033DD FF FF                21188 	.dw	0xffff
      0033DF FF FF                21189 	.dw	0xffff
      0033E1 01                   21190 	.db	1
      0033E2 00                   21191 	.db	0
      0033E3 01                   21192 	.uleb128	1
      0033E4 7F                   21193 	.sleb128	-1
      0033E5 09                   21194 	.db	9
      0033E6 0C                   21195 	.db	12
      0033E7 08                   21196 	.uleb128	8
      0033E8 02                   21197 	.uleb128	2
      0033E9 89                   21198 	.db	137
      0033EA 01                   21199 	.uleb128	1
      0033EB                      21200 Ldebug_CIE1_end:
      0033EB 00 00 00 21          21201 	.dw	0,33
      0033EF 00 00 33 D9          21202 	.dw	0,(Ldebug_CIE1_start-4)
      0033F3 00 00 B9 DD          21203 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)	;initial loc
      0033F7 00 00 00 3D          21204 	.dw	0,Sstm8s_tim1$TI3_Config$2021-Sstm8s_tim1$TI3_Config$2004
      0033FB 01                   21205 	.db	1
      0033FC 00 00 B9 DD          21206 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      003400 0E                   21207 	.db	14
      003401 02                   21208 	.uleb128	2
      003402 01                   21209 	.db	1
      003403 00 00 B9 DE          21210 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      003407 0E                   21211 	.db	14
      003408 03                   21212 	.uleb128	3
      003409 01                   21213 	.db	1
      00340A 00 00 BA 19          21214 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      00340E 0E                   21215 	.db	14
      00340F 02                   21216 	.uleb128	2
                                  21217 
                                  21218 	.area .debug_frame (NOLOAD)
      003410 00 00                21219 	.dw	0
      003412 00 0E                21220 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      003414                      21221 Ldebug_CIE2_start:
      003414 FF FF                21222 	.dw	0xffff
      003416 FF FF                21223 	.dw	0xffff
      003418 01                   21224 	.db	1
      003419 00                   21225 	.db	0
      00341A 01                   21226 	.uleb128	1
      00341B 7F                   21227 	.sleb128	-1
      00341C 09                   21228 	.db	9
      00341D 0C                   21229 	.db	12
      00341E 08                   21230 	.uleb128	8
      00341F 02                   21231 	.uleb128	2
      003420 89                   21232 	.db	137
      003421 01                   21233 	.uleb128	1
      003422                      21234 Ldebug_CIE2_end:
      003422 00 00 00 21          21235 	.dw	0,33
      003426 00 00 34 10          21236 	.dw	0,(Ldebug_CIE2_start-4)
      00342A 00 00 B9 A0          21237 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)	;initial loc
      00342E 00 00 00 3D          21238 	.dw	0,Sstm8s_tim1$TI2_Config$2002-Sstm8s_tim1$TI2_Config$1985
      003432 01                   21239 	.db	1
      003433 00 00 B9 A0          21240 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      003437 0E                   21241 	.db	14
      003438 02                   21242 	.uleb128	2
      003439 01                   21243 	.db	1
      00343A 00 00 B9 A1          21244 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      00343E 0E                   21245 	.db	14
      00343F 03                   21246 	.uleb128	3
      003440 01                   21247 	.db	1
      003441 00 00 B9 DC          21248 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      003445 0E                   21249 	.db	14
      003446 02                   21250 	.uleb128	2
                                  21251 
                                  21252 	.area .debug_frame (NOLOAD)
      003447 00 00                21253 	.dw	0
      003449 00 0E                21254 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      00344B                      21255 Ldebug_CIE3_start:
      00344B FF FF                21256 	.dw	0xffff
      00344D FF FF                21257 	.dw	0xffff
      00344F 01                   21258 	.db	1
      003450 00                   21259 	.db	0
      003451 01                   21260 	.uleb128	1
      003452 7F                   21261 	.sleb128	-1
      003453 09                   21262 	.db	9
      003454 0C                   21263 	.db	12
      003455 08                   21264 	.uleb128	8
      003456 02                   21265 	.uleb128	2
      003457 89                   21266 	.db	137
      003458 01                   21267 	.uleb128	1
      003459                      21268 Ldebug_CIE3_end:
      003459 00 00 00 21          21269 	.dw	0,33
      00345D 00 00 34 47          21270 	.dw	0,(Ldebug_CIE3_start-4)
      003461 00 00 B9 63          21271 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)	;initial loc
      003465 00 00 00 3D          21272 	.dw	0,Sstm8s_tim1$TI1_Config$1983-Sstm8s_tim1$TI1_Config$1966
      003469 01                   21273 	.db	1
      00346A 00 00 B9 63          21274 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      00346E 0E                   21275 	.db	14
      00346F 02                   21276 	.uleb128	2
      003470 01                   21277 	.db	1
      003471 00 00 B9 64          21278 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      003475 0E                   21279 	.db	14
      003476 03                   21280 	.uleb128	3
      003477 01                   21281 	.db	1
      003478 00 00 B9 9F          21282 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      00347C 0E                   21283 	.db	14
      00347D 02                   21284 	.uleb128	2
                                  21285 
                                  21286 	.area .debug_frame (NOLOAD)
      00347E 00 00                21287 	.dw	0
      003480 00 0E                21288 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      003482                      21289 Ldebug_CIE4_start:
      003482 FF FF                21290 	.dw	0xffff
      003484 FF FF                21291 	.dw	0xffff
      003486 01                   21292 	.db	1
      003487 00                   21293 	.db	0
      003488 01                   21294 	.uleb128	1
      003489 7F                   21295 	.sleb128	-1
      00348A 09                   21296 	.db	9
      00348B 0C                   21297 	.db	12
      00348C 08                   21298 	.uleb128	8
      00348D 02                   21299 	.uleb128	2
      00348E 89                   21300 	.db	137
      00348F 01                   21301 	.uleb128	1
      003490                      21302 Ldebug_CIE4_end:
      003490 00 00 00 3D          21303 	.dw	0,61
      003494 00 00 34 7E          21304 	.dw	0,(Ldebug_CIE4_start-4)
      003498 00 00 B9 46          21305 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)	;initial loc
      00349C 00 00 00 1D          21306 	.dw	0,Sstm8s_tim1$TIM1_ClearITPendingBit$1964-Sstm8s_tim1$TIM1_ClearITPendingBit$1953
      0034A0 01                   21307 	.db	1
      0034A1 00 00 B9 46          21308 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      0034A5 0E                   21309 	.db	14
      0034A6 02                   21310 	.uleb128	2
      0034A7 01                   21311 	.db	1
      0034A8 00 00 B9 4F          21312 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      0034AC 0E                   21313 	.db	14
      0034AD 03                   21314 	.uleb128	3
      0034AE 01                   21315 	.db	1
      0034AF 00 00 B9 51          21316 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0034B3 0E                   21317 	.db	14
      0034B4 04                   21318 	.uleb128	4
      0034B5 01                   21319 	.db	1
      0034B6 00 00 B9 53          21320 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0034BA 0E                   21321 	.db	14
      0034BB 06                   21322 	.uleb128	6
      0034BC 01                   21323 	.db	1
      0034BD 00 00 B9 55          21324 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0034C1 0E                   21325 	.db	14
      0034C2 07                   21326 	.uleb128	7
      0034C3 01                   21327 	.db	1
      0034C4 00 00 B9 57          21328 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0034C8 0E                   21329 	.db	14
      0034C9 08                   21330 	.uleb128	8
      0034CA 01                   21331 	.db	1
      0034CB 00 00 B9 5C          21332 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      0034CF 0E                   21333 	.db	14
      0034D0 02                   21334 	.uleb128	2
                                  21335 
                                  21336 	.area .debug_frame (NOLOAD)
      0034D1 00 00                21337 	.dw	0
      0034D3 00 0E                21338 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      0034D5                      21339 Ldebug_CIE5_start:
      0034D5 FF FF                21340 	.dw	0xffff
      0034D7 FF FF                21341 	.dw	0xffff
      0034D9 01                   21342 	.db	1
      0034DA 00                   21343 	.db	0
      0034DB 01                   21344 	.uleb128	1
      0034DC 7F                   21345 	.sleb128	-1
      0034DD 09                   21346 	.db	9
      0034DE 0C                   21347 	.db	12
      0034DF 08                   21348 	.uleb128	8
      0034E0 02                   21349 	.uleb128	2
      0034E1 89                   21350 	.db	137
      0034E2 01                   21351 	.uleb128	1
      0034E3                      21352 Ldebug_CIE5_end:
      0034E3 00 00 00 83          21353 	.dw	0,131
      0034E7 00 00 34 D1          21354 	.dw	0,(Ldebug_CIE5_start-4)
      0034EB 00 00 B8 CD          21355 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)	;initial loc
      0034EF 00 00 00 79          21356 	.dw	0,Sstm8s_tim1$TIM1_GetITStatus$1951-Sstm8s_tim1$TIM1_GetITStatus$1921
      0034F3 01                   21357 	.db	1
      0034F4 00 00 B8 CD          21358 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      0034F8 0E                   21359 	.db	14
      0034F9 02                   21360 	.uleb128	2
      0034FA 01                   21361 	.db	1
      0034FB 00 00 B8 CE          21362 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      0034FF 0E                   21363 	.db	14
      003500 03                   21364 	.uleb128	3
      003501 01                   21365 	.db	1
      003502 00 00 B8 D6          21366 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      003506 0E                   21367 	.db	14
      003507 03                   21368 	.uleb128	3
      003508 01                   21369 	.db	1
      003509 00 00 B8 DF          21370 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      00350D 0E                   21371 	.db	14
      00350E 03                   21372 	.uleb128	3
      00350F 01                   21373 	.db	1
      003510 00 00 B8 E8          21374 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      003514 0E                   21375 	.db	14
      003515 03                   21376 	.uleb128	3
      003516 01                   21377 	.db	1
      003517 00 00 B8 F1          21378 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      00351B 0E                   21379 	.db	14
      00351C 03                   21380 	.uleb128	3
      00351D 01                   21381 	.db	1
      00351E 00 00 B8 FA          21382 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      003522 0E                   21383 	.db	14
      003523 03                   21384 	.uleb128	3
      003524 01                   21385 	.db	1
      003525 00 00 B9 03          21386 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      003529 0E                   21387 	.db	14
      00352A 03                   21388 	.uleb128	3
      00352B 01                   21389 	.db	1
      00352C 00 00 B9 0C          21390 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      003530 0E                   21391 	.db	14
      003531 03                   21392 	.uleb128	3
      003532 01                   21393 	.db	1
      003533 00 00 B9 15          21394 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      003537 0E                   21395 	.db	14
      003538 03                   21396 	.uleb128	3
      003539 01                   21397 	.db	1
      00353A 00 00 B9 17          21398 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      00353E 0E                   21399 	.db	14
      00353F 04                   21400 	.uleb128	4
      003540 01                   21401 	.db	1
      003541 00 00 B9 19          21402 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      003545 0E                   21403 	.db	14
      003546 05                   21404 	.uleb128	5
      003547 01                   21405 	.db	1
      003548 00 00 B9 1B          21406 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      00354C 0E                   21407 	.db	14
      00354D 07                   21408 	.uleb128	7
      00354E 01                   21409 	.db	1
      00354F 00 00 B9 1D          21410 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      003553 0E                   21411 	.db	14
      003554 08                   21412 	.uleb128	8
      003555 01                   21413 	.db	1
      003556 00 00 B9 1F          21414 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      00355A 0E                   21415 	.db	14
      00355B 09                   21416 	.uleb128	9
      00355C 01                   21417 	.db	1
      00355D 00 00 B9 24          21418 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      003561 0E                   21419 	.db	14
      003562 03                   21420 	.uleb128	3
      003563 01                   21421 	.db	1
      003564 00 00 B9 45          21422 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      003568 0E                   21423 	.db	14
      003569 02                   21424 	.uleb128	2
                                  21425 
                                  21426 	.area .debug_frame (NOLOAD)
      00356A 00 00                21427 	.dw	0
      00356C 00 0E                21428 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      00356E                      21429 Ldebug_CIE6_start:
      00356E FF FF                21430 	.dw	0xffff
      003570 FF FF                21431 	.dw	0xffff
      003572 01                   21432 	.db	1
      003573 00                   21433 	.db	0
      003574 01                   21434 	.uleb128	1
      003575 7F                   21435 	.sleb128	-1
      003576 09                   21436 	.db	9
      003577 0C                   21437 	.db	12
      003578 08                   21438 	.uleb128	8
      003579 02                   21439 	.uleb128	2
      00357A 89                   21440 	.db	137
      00357B 01                   21441 	.uleb128	1
      00357C                      21442 Ldebug_CIE6_end:
      00357C 00 00 00 4B          21443 	.dw	0,75
      003580 00 00 35 6A          21444 	.dw	0,(Ldebug_CIE6_start-4)
      003584 00 00 B8 98          21445 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)	;initial loc
      003588 00 00 00 35          21446 	.dw	0,Sstm8s_tim1$TIM1_ClearFlag$1919-Sstm8s_tim1$TIM1_ClearFlag$1905
      00358C 01                   21447 	.db	1
      00358D 00 00 B8 98          21448 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      003591 0E                   21449 	.db	14
      003592 02                   21450 	.uleb128	2
      003593 01                   21451 	.db	1
      003594 00 00 B8 99          21452 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      003598 0E                   21453 	.db	14
      003599 04                   21454 	.uleb128	4
      00359A 01                   21455 	.db	1
      00359B 00 00 B8 AF          21456 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      00359F 0E                   21457 	.db	14
      0035A0 05                   21458 	.uleb128	5
      0035A1 01                   21459 	.db	1
      0035A2 00 00 B8 B1          21460 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      0035A6 0E                   21461 	.db	14
      0035A7 06                   21462 	.uleb128	6
      0035A8 01                   21463 	.db	1
      0035A9 00 00 B8 B3          21464 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      0035AD 0E                   21465 	.db	14
      0035AE 08                   21466 	.uleb128	8
      0035AF 01                   21467 	.db	1
      0035B0 00 00 B8 B5          21468 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      0035B4 0E                   21469 	.db	14
      0035B5 09                   21470 	.uleb128	9
      0035B6 01                   21471 	.db	1
      0035B7 00 00 B8 B7          21472 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0035BB 0E                   21473 	.db	14
      0035BC 0A                   21474 	.uleb128	10
      0035BD 01                   21475 	.db	1
      0035BE 00 00 B8 BC          21476 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0035C2 0E                   21477 	.db	14
      0035C3 04                   21478 	.uleb128	4
      0035C4 01                   21479 	.db	1
      0035C5 00 00 B8 CC          21480 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0035C9 0E                   21481 	.db	14
      0035CA 02                   21482 	.uleb128	2
                                  21483 
                                  21484 	.area .debug_frame (NOLOAD)
      0035CB 00 00                21485 	.dw	0
      0035CD 00 0E                21486 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      0035CF                      21487 Ldebug_CIE7_start:
      0035CF FF FF                21488 	.dw	0xffff
      0035D1 FF FF                21489 	.dw	0xffff
      0035D3 01                   21490 	.db	1
      0035D4 00                   21491 	.db	0
      0035D5 01                   21492 	.uleb128	1
      0035D6 7F                   21493 	.sleb128	-1
      0035D7 09                   21494 	.db	9
      0035D8 0C                   21495 	.db	12
      0035D9 08                   21496 	.uleb128	8
      0035DA 02                   21497 	.uleb128	2
      0035DB 89                   21498 	.db	137
      0035DC 01                   21499 	.uleb128	1
      0035DD                      21500 Ldebug_CIE7_end:
      0035DD 00 00 00 C2          21501 	.dw	0,194
      0035E1 00 00 35 CB          21502 	.dw	0,(Ldebug_CIE7_start-4)
      0035E5 00 00 B7 FE          21503 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)	;initial loc
      0035E9 00 00 00 9A          21504 	.dw	0,Sstm8s_tim1$TIM1_GetFlagStatus$1903-Sstm8s_tim1$TIM1_GetFlagStatus$1864
      0035ED 01                   21505 	.db	1
      0035EE 00 00 B7 FE          21506 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      0035F2 0E                   21507 	.db	14
      0035F3 02                   21508 	.uleb128	2
      0035F4 01                   21509 	.db	1
      0035F5 00 00 B7 FF          21510 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      0035F9 0E                   21511 	.db	14
      0035FA 03                   21512 	.uleb128	3
      0035FB 01                   21513 	.db	1
      0035FC 00 00 B8 09          21514 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      003600 0E                   21515 	.db	14
      003601 03                   21516 	.uleb128	3
      003602 01                   21517 	.db	1
      003603 00 00 B8 11          21518 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      003607 0E                   21519 	.db	14
      003608 03                   21520 	.uleb128	3
      003609 01                   21521 	.db	1
      00360A 00 00 B8 19          21522 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      00360E 0E                   21523 	.db	14
      00360F 03                   21524 	.uleb128	3
      003610 01                   21525 	.db	1
      003611 00 00 B8 21          21526 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      003615 0E                   21527 	.db	14
      003616 03                   21528 	.uleb128	3
      003617 01                   21529 	.db	1
      003618 00 00 B8 29          21530 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      00361C 0E                   21531 	.db	14
      00361D 03                   21532 	.uleb128	3
      00361E 01                   21533 	.db	1
      00361F 00 00 B8 31          21534 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      003623 0E                   21535 	.db	14
      003624 03                   21536 	.uleb128	3
      003625 01                   21537 	.db	1
      003626 00 00 B8 39          21538 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      00362A 0E                   21539 	.db	14
      00362B 03                   21540 	.uleb128	3
      00362C 01                   21541 	.db	1
      00362D 00 00 B8 41          21542 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      003631 0E                   21543 	.db	14
      003632 03                   21544 	.uleb128	3
      003633 01                   21545 	.db	1
      003634 00 00 B8 49          21546 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      003638 0E                   21547 	.db	14
      003639 03                   21548 	.uleb128	3
      00363A 01                   21549 	.db	1
      00363B 00 00 B8 51          21550 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      00363F 0E                   21551 	.db	14
      003640 03                   21552 	.uleb128	3
      003641 01                   21553 	.db	1
      003642 00 00 B8 59          21554 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      003646 0E                   21555 	.db	14
      003647 03                   21556 	.uleb128	3
      003648 01                   21557 	.db	1
      003649 00 00 B8 61          21558 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      00364D 0E                   21559 	.db	14
      00364E 03                   21560 	.uleb128	3
      00364F 01                   21561 	.db	1
      003650 00 00 B8 62          21562 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      003654 0E                   21563 	.db	14
      003655 05                   21564 	.uleb128	5
      003656 01                   21565 	.db	1
      003657 00 00 B8 64          21566 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      00365B 0E                   21567 	.db	14
      00365C 06                   21568 	.uleb128	6
      00365D 01                   21569 	.db	1
      00365E 00 00 B8 66          21570 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      003662 0E                   21571 	.db	14
      003663 07                   21572 	.uleb128	7
      003664 01                   21573 	.db	1
      003665 00 00 B8 68          21574 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      003669 0E                   21575 	.db	14
      00366A 08                   21576 	.uleb128	8
      00366B 01                   21577 	.db	1
      00366C 00 00 B8 6A          21578 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      003670 0E                   21579 	.db	14
      003671 09                   21580 	.uleb128	9
      003672 01                   21581 	.db	1
      003673 00 00 B8 6C          21582 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      003677 0E                   21583 	.db	14
      003678 0A                   21584 	.uleb128	10
      003679 01                   21585 	.db	1
      00367A 00 00 B8 6E          21586 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      00367E 0E                   21587 	.db	14
      00367F 0B                   21588 	.uleb128	11
      003680 01                   21589 	.db	1
      003681 00 00 B8 73          21590 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      003685 0E                   21591 	.db	14
      003686 05                   21592 	.uleb128	5
      003687 01                   21593 	.db	1
      003688 00 00 B8 74          21594 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      00368C 0E                   21595 	.db	14
      00368D 03                   21596 	.uleb128	3
      00368E 01                   21597 	.db	1
      00368F 00 00 B8 84          21598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      003693 0E                   21599 	.db	14
      003694 05                   21600 	.uleb128	5
      003695 01                   21601 	.db	1
      003696 00 00 B8 87          21602 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      00369A 0E                   21603 	.db	14
      00369B 03                   21604 	.uleb128	3
      00369C 01                   21605 	.db	1
      00369D 00 00 B8 97          21606 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      0036A1 0E                   21607 	.db	14
      0036A2 02                   21608 	.uleb128	2
                                  21609 
                                  21610 	.area .debug_frame (NOLOAD)
      0036A3 00 00                21611 	.dw	0
      0036A5 00 0E                21612 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      0036A7                      21613 Ldebug_CIE8_start:
      0036A7 FF FF                21614 	.dw	0xffff
      0036A9 FF FF                21615 	.dw	0xffff
      0036AB 01                   21616 	.db	1
      0036AC 00                   21617 	.db	0
      0036AD 01                   21618 	.uleb128	1
      0036AE 7F                   21619 	.sleb128	-1
      0036AF 09                   21620 	.db	9
      0036B0 0C                   21621 	.db	12
      0036B1 08                   21622 	.uleb128	8
      0036B2 02                   21623 	.uleb128	2
      0036B3 89                   21624 	.db	137
      0036B4 01                   21625 	.uleb128	1
      0036B5                      21626 Ldebug_CIE8_end:
      0036B5 00 00 00 21          21627 	.dw	0,33
      0036B9 00 00 36 A3          21628 	.dw	0,(Ldebug_CIE8_start-4)
      0036BD 00 00 B7 E5          21629 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)	;initial loc
      0036C1 00 00 00 19          21630 	.dw	0,Sstm8s_tim1$TIM1_GetPrescaler$1862-Sstm8s_tim1$TIM1_GetPrescaler$1855
      0036C5 01                   21631 	.db	1
      0036C6 00 00 B7 E5          21632 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      0036CA 0E                   21633 	.db	14
      0036CB 02                   21634 	.uleb128	2
      0036CC 01                   21635 	.db	1
      0036CD 00 00 B7 E7          21636 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      0036D1 0E                   21637 	.db	14
      0036D2 06                   21638 	.uleb128	6
      0036D3 01                   21639 	.db	1
      0036D4 00 00 B7 FD          21640 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      0036D8 0E                   21641 	.db	14
      0036D9 02                   21642 	.uleb128	2
                                  21643 
                                  21644 	.area .debug_frame (NOLOAD)
      0036DA 00 00                21645 	.dw	0
      0036DC 00 0E                21646 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      0036DE                      21647 Ldebug_CIE9_start:
      0036DE FF FF                21648 	.dw	0xffff
      0036E0 FF FF                21649 	.dw	0xffff
      0036E2 01                   21650 	.db	1
      0036E3 00                   21651 	.db	0
      0036E4 01                   21652 	.uleb128	1
      0036E5 7F                   21653 	.sleb128	-1
      0036E6 09                   21654 	.db	9
      0036E7 0C                   21655 	.db	12
      0036E8 08                   21656 	.uleb128	8
      0036E9 02                   21657 	.uleb128	2
      0036EA 89                   21658 	.db	137
      0036EB 01                   21659 	.uleb128	1
      0036EC                      21660 Ldebug_CIE9_end:
      0036EC 00 00 00 21          21661 	.dw	0,33
      0036F0 00 00 36 DA          21662 	.dw	0,(Ldebug_CIE9_start-4)
      0036F4 00 00 B7 CC          21663 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)	;initial loc
      0036F8 00 00 00 19          21664 	.dw	0,Sstm8s_tim1$TIM1_GetCounter$1853-Sstm8s_tim1$TIM1_GetCounter$1846
      0036FC 01                   21665 	.db	1
      0036FD 00 00 B7 CC          21666 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      003701 0E                   21667 	.db	14
      003702 02                   21668 	.uleb128	2
      003703 01                   21669 	.db	1
      003704 00 00 B7 CE          21670 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      003708 0E                   21671 	.db	14
      003709 06                   21672 	.uleb128	6
      00370A 01                   21673 	.db	1
      00370B 00 00 B7 E4          21674 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      00370F 0E                   21675 	.db	14
      003710 02                   21676 	.uleb128	2
                                  21677 
                                  21678 	.area .debug_frame (NOLOAD)
      003711 00 00                21679 	.dw	0
      003713 00 0E                21680 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      003715                      21681 Ldebug_CIE10_start:
      003715 FF FF                21682 	.dw	0xffff
      003717 FF FF                21683 	.dw	0xffff
      003719 01                   21684 	.db	1
      00371A 00                   21685 	.db	0
      00371B 01                   21686 	.uleb128	1
      00371C 7F                   21687 	.sleb128	-1
      00371D 09                   21688 	.db	9
      00371E 0C                   21689 	.db	12
      00371F 08                   21690 	.uleb128	8
      003720 02                   21691 	.uleb128	2
      003721 89                   21692 	.db	137
      003722 01                   21693 	.uleb128	1
      003723                      21694 Ldebug_CIE10_end:
      003723 00 00 00 2F          21695 	.dw	0,47
      003727 00 00 37 11          21696 	.dw	0,(Ldebug_CIE10_start-4)
      00372B 00 00 B7 B2          21697 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)	;initial loc
      00372F 00 00 00 1A          21698 	.dw	0,Sstm8s_tim1$TIM1_GetCapture4$1844-Sstm8s_tim1$TIM1_GetCapture4$1832
      003733 01                   21699 	.db	1
      003734 00 00 B7 B2          21700 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      003738 0E                   21701 	.db	14
      003739 02                   21702 	.uleb128	2
      00373A 01                   21703 	.db	1
      00373B 00 00 B7 B3          21704 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      00373F 0E                   21705 	.db	14
      003740 04                   21706 	.uleb128	4
      003741 01                   21707 	.db	1
      003742 00 00 B7 C1          21708 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      003746 0E                   21709 	.db	14
      003747 06                   21710 	.uleb128	6
      003748 01                   21711 	.db	1
      003749 00 00 B7 C4          21712 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      00374D 0E                   21713 	.db	14
      00374E 04                   21714 	.uleb128	4
      00374F 01                   21715 	.db	1
      003750 00 00 B7 CB          21716 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      003754 0E                   21717 	.db	14
      003755 02                   21718 	.uleb128	2
                                  21719 
                                  21720 	.area .debug_frame (NOLOAD)
      003756 00 00                21721 	.dw	0
      003758 00 0E                21722 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      00375A                      21723 Ldebug_CIE11_start:
      00375A FF FF                21724 	.dw	0xffff
      00375C FF FF                21725 	.dw	0xffff
      00375E 01                   21726 	.db	1
      00375F 00                   21727 	.db	0
      003760 01                   21728 	.uleb128	1
      003761 7F                   21729 	.sleb128	-1
      003762 09                   21730 	.db	9
      003763 0C                   21731 	.db	12
      003764 08                   21732 	.uleb128	8
      003765 02                   21733 	.uleb128	2
      003766 89                   21734 	.db	137
      003767 01                   21735 	.uleb128	1
      003768                      21736 Ldebug_CIE11_end:
      003768 00 00 00 2F          21737 	.dw	0,47
      00376C 00 00 37 56          21738 	.dw	0,(Ldebug_CIE11_start-4)
      003770 00 00 B7 98          21739 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)	;initial loc
      003774 00 00 00 1A          21740 	.dw	0,Sstm8s_tim1$TIM1_GetCapture3$1830-Sstm8s_tim1$TIM1_GetCapture3$1818
      003778 01                   21741 	.db	1
      003779 00 00 B7 98          21742 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      00377D 0E                   21743 	.db	14
      00377E 02                   21744 	.uleb128	2
      00377F 01                   21745 	.db	1
      003780 00 00 B7 99          21746 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      003784 0E                   21747 	.db	14
      003785 04                   21748 	.uleb128	4
      003786 01                   21749 	.db	1
      003787 00 00 B7 A7          21750 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      00378B 0E                   21751 	.db	14
      00378C 06                   21752 	.uleb128	6
      00378D 01                   21753 	.db	1
      00378E 00 00 B7 AA          21754 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      003792 0E                   21755 	.db	14
      003793 04                   21756 	.uleb128	4
      003794 01                   21757 	.db	1
      003795 00 00 B7 B1          21758 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      003799 0E                   21759 	.db	14
      00379A 02                   21760 	.uleb128	2
                                  21761 
                                  21762 	.area .debug_frame (NOLOAD)
      00379B 00 00                21763 	.dw	0
      00379D 00 0E                21764 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      00379F                      21765 Ldebug_CIE12_start:
      00379F FF FF                21766 	.dw	0xffff
      0037A1 FF FF                21767 	.dw	0xffff
      0037A3 01                   21768 	.db	1
      0037A4 00                   21769 	.db	0
      0037A5 01                   21770 	.uleb128	1
      0037A6 7F                   21771 	.sleb128	-1
      0037A7 09                   21772 	.db	9
      0037A8 0C                   21773 	.db	12
      0037A9 08                   21774 	.uleb128	8
      0037AA 02                   21775 	.uleb128	2
      0037AB 89                   21776 	.db	137
      0037AC 01                   21777 	.uleb128	1
      0037AD                      21778 Ldebug_CIE12_end:
      0037AD 00 00 00 2F          21779 	.dw	0,47
      0037B1 00 00 37 9B          21780 	.dw	0,(Ldebug_CIE12_start-4)
      0037B5 00 00 B7 7E          21781 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)	;initial loc
      0037B9 00 00 00 1A          21782 	.dw	0,Sstm8s_tim1$TIM1_GetCapture2$1816-Sstm8s_tim1$TIM1_GetCapture2$1804
      0037BD 01                   21783 	.db	1
      0037BE 00 00 B7 7E          21784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      0037C2 0E                   21785 	.db	14
      0037C3 02                   21786 	.uleb128	2
      0037C4 01                   21787 	.db	1
      0037C5 00 00 B7 7F          21788 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      0037C9 0E                   21789 	.db	14
      0037CA 04                   21790 	.uleb128	4
      0037CB 01                   21791 	.db	1
      0037CC 00 00 B7 8D          21792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      0037D0 0E                   21793 	.db	14
      0037D1 06                   21794 	.uleb128	6
      0037D2 01                   21795 	.db	1
      0037D3 00 00 B7 90          21796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      0037D7 0E                   21797 	.db	14
      0037D8 04                   21798 	.uleb128	4
      0037D9 01                   21799 	.db	1
      0037DA 00 00 B7 97          21800 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      0037DE 0E                   21801 	.db	14
      0037DF 02                   21802 	.uleb128	2
                                  21803 
                                  21804 	.area .debug_frame (NOLOAD)
      0037E0 00 00                21805 	.dw	0
      0037E2 00 0E                21806 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0037E4                      21807 Ldebug_CIE13_start:
      0037E4 FF FF                21808 	.dw	0xffff
      0037E6 FF FF                21809 	.dw	0xffff
      0037E8 01                   21810 	.db	1
      0037E9 00                   21811 	.db	0
      0037EA 01                   21812 	.uleb128	1
      0037EB 7F                   21813 	.sleb128	-1
      0037EC 09                   21814 	.db	9
      0037ED 0C                   21815 	.db	12
      0037EE 08                   21816 	.uleb128	8
      0037EF 02                   21817 	.uleb128	2
      0037F0 89                   21818 	.db	137
      0037F1 01                   21819 	.uleb128	1
      0037F2                      21820 Ldebug_CIE13_end:
      0037F2 00 00 00 2F          21821 	.dw	0,47
      0037F6 00 00 37 E0          21822 	.dw	0,(Ldebug_CIE13_start-4)
      0037FA 00 00 B7 64          21823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)	;initial loc
      0037FE 00 00 00 1A          21824 	.dw	0,Sstm8s_tim1$TIM1_GetCapture1$1802-Sstm8s_tim1$TIM1_GetCapture1$1790
      003802 01                   21825 	.db	1
      003803 00 00 B7 64          21826 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      003807 0E                   21827 	.db	14
      003808 02                   21828 	.uleb128	2
      003809 01                   21829 	.db	1
      00380A 00 00 B7 65          21830 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      00380E 0E                   21831 	.db	14
      00380F 04                   21832 	.uleb128	4
      003810 01                   21833 	.db	1
      003811 00 00 B7 73          21834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      003815 0E                   21835 	.db	14
      003816 06                   21836 	.uleb128	6
      003817 01                   21837 	.db	1
      003818 00 00 B7 76          21838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      00381C 0E                   21839 	.db	14
      00381D 04                   21840 	.uleb128	4
      00381E 01                   21841 	.db	1
      00381F 00 00 B7 7D          21842 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      003823 0E                   21843 	.db	14
      003824 02                   21844 	.uleb128	2
                                  21845 
                                  21846 	.area .debug_frame (NOLOAD)
      003825 00 00                21847 	.dw	0
      003827 00 0E                21848 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      003829                      21849 Ldebug_CIE14_start:
      003829 FF FF                21850 	.dw	0xffff
      00382B FF FF                21851 	.dw	0xffff
      00382D 01                   21852 	.db	1
      00382E 00                   21853 	.db	0
      00382F 01                   21854 	.uleb128	1
      003830 7F                   21855 	.sleb128	-1
      003831 09                   21856 	.db	9
      003832 0C                   21857 	.db	12
      003833 08                   21858 	.uleb128	8
      003834 02                   21859 	.uleb128	2
      003835 89                   21860 	.db	137
      003836 01                   21861 	.uleb128	1
      003837                      21862 Ldebug_CIE14_end:
      003837 00 00 00 52          21863 	.dw	0,82
      00383B 00 00 38 25          21864 	.dw	0,(Ldebug_CIE14_start-4)
      00383F 00 00 B7 28          21865 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)	;initial loc
      003843 00 00 00 3C          21866 	.dw	0,Sstm8s_tim1$TIM1_SetIC4Prescaler$1788-Sstm8s_tim1$TIM1_SetIC4Prescaler$1773
      003847 01                   21867 	.db	1
      003848 00 00 B7 28          21868 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      00384C 0E                   21869 	.db	14
      00384D 02                   21870 	.uleb128	2
      00384E 01                   21871 	.db	1
      00384F 00 00 B7 38          21872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      003853 0E                   21873 	.db	14
      003854 02                   21874 	.uleb128	2
      003855 01                   21875 	.db	1
      003856 00 00 B7 41          21876 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      00385A 0E                   21877 	.db	14
      00385B 02                   21878 	.uleb128	2
      00385C 01                   21879 	.db	1
      00385D 00 00 B7 4A          21880 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      003861 0E                   21881 	.db	14
      003862 02                   21882 	.uleb128	2
      003863 01                   21883 	.db	1
      003864 00 00 B7 4C          21884 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      003868 0E                   21885 	.db	14
      003869 03                   21886 	.uleb128	3
      00386A 01                   21887 	.db	1
      00386B 00 00 B7 4E          21888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      00386F 0E                   21889 	.db	14
      003870 04                   21890 	.uleb128	4
      003871 01                   21891 	.db	1
      003872 00 00 B7 50          21892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      003876 0E                   21893 	.db	14
      003877 06                   21894 	.uleb128	6
      003878 01                   21895 	.db	1
      003879 00 00 B7 52          21896 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      00387D 0E                   21897 	.db	14
      00387E 07                   21898 	.uleb128	7
      00387F 01                   21899 	.db	1
      003880 00 00 B7 54          21900 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      003884 0E                   21901 	.db	14
      003885 08                   21902 	.uleb128	8
      003886 01                   21903 	.db	1
      003887 00 00 B7 59          21904 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      00388B 0E                   21905 	.db	14
      00388C 02                   21906 	.uleb128	2
                                  21907 
                                  21908 	.area .debug_frame (NOLOAD)
      00388D 00 00                21909 	.dw	0
      00388F 00 0E                21910 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      003891                      21911 Ldebug_CIE15_start:
      003891 FF FF                21912 	.dw	0xffff
      003893 FF FF                21913 	.dw	0xffff
      003895 01                   21914 	.db	1
      003896 00                   21915 	.db	0
      003897 01                   21916 	.uleb128	1
      003898 7F                   21917 	.sleb128	-1
      003899 09                   21918 	.db	9
      00389A 0C                   21919 	.db	12
      00389B 08                   21920 	.uleb128	8
      00389C 02                   21921 	.uleb128	2
      00389D 89                   21922 	.db	137
      00389E 01                   21923 	.uleb128	1
      00389F                      21924 Ldebug_CIE15_end:
      00389F 00 00 00 52          21925 	.dw	0,82
      0038A3 00 00 38 8D          21926 	.dw	0,(Ldebug_CIE15_start-4)
      0038A7 00 00 B6 EC          21927 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)	;initial loc
      0038AB 00 00 00 3C          21928 	.dw	0,Sstm8s_tim1$TIM1_SetIC3Prescaler$1771-Sstm8s_tim1$TIM1_SetIC3Prescaler$1756
      0038AF 01                   21929 	.db	1
      0038B0 00 00 B6 EC          21930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      0038B4 0E                   21931 	.db	14
      0038B5 02                   21932 	.uleb128	2
      0038B6 01                   21933 	.db	1
      0038B7 00 00 B6 FC          21934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      0038BB 0E                   21935 	.db	14
      0038BC 02                   21936 	.uleb128	2
      0038BD 01                   21937 	.db	1
      0038BE 00 00 B7 05          21938 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      0038C2 0E                   21939 	.db	14
      0038C3 02                   21940 	.uleb128	2
      0038C4 01                   21941 	.db	1
      0038C5 00 00 B7 0E          21942 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      0038C9 0E                   21943 	.db	14
      0038CA 02                   21944 	.uleb128	2
      0038CB 01                   21945 	.db	1
      0038CC 00 00 B7 10          21946 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      0038D0 0E                   21947 	.db	14
      0038D1 03                   21948 	.uleb128	3
      0038D2 01                   21949 	.db	1
      0038D3 00 00 B7 12          21950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      0038D7 0E                   21951 	.db	14
      0038D8 04                   21952 	.uleb128	4
      0038D9 01                   21953 	.db	1
      0038DA 00 00 B7 14          21954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      0038DE 0E                   21955 	.db	14
      0038DF 06                   21956 	.uleb128	6
      0038E0 01                   21957 	.db	1
      0038E1 00 00 B7 16          21958 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      0038E5 0E                   21959 	.db	14
      0038E6 07                   21960 	.uleb128	7
      0038E7 01                   21961 	.db	1
      0038E8 00 00 B7 18          21962 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      0038EC 0E                   21963 	.db	14
      0038ED 08                   21964 	.uleb128	8
      0038EE 01                   21965 	.db	1
      0038EF 00 00 B7 1D          21966 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      0038F3 0E                   21967 	.db	14
      0038F4 02                   21968 	.uleb128	2
                                  21969 
                                  21970 	.area .debug_frame (NOLOAD)
      0038F5 00 00                21971 	.dw	0
      0038F7 00 0E                21972 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      0038F9                      21973 Ldebug_CIE16_start:
      0038F9 FF FF                21974 	.dw	0xffff
      0038FB FF FF                21975 	.dw	0xffff
      0038FD 01                   21976 	.db	1
      0038FE 00                   21977 	.db	0
      0038FF 01                   21978 	.uleb128	1
      003900 7F                   21979 	.sleb128	-1
      003901 09                   21980 	.db	9
      003902 0C                   21981 	.db	12
      003903 08                   21982 	.uleb128	8
      003904 02                   21983 	.uleb128	2
      003905 89                   21984 	.db	137
      003906 01                   21985 	.uleb128	1
      003907                      21986 Ldebug_CIE16_end:
      003907 00 00 00 52          21987 	.dw	0,82
      00390B 00 00 38 F5          21988 	.dw	0,(Ldebug_CIE16_start-4)
      00390F 00 00 B6 B0          21989 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)	;initial loc
      003913 00 00 00 3C          21990 	.dw	0,Sstm8s_tim1$TIM1_SetIC2Prescaler$1754-Sstm8s_tim1$TIM1_SetIC2Prescaler$1739
      003917 01                   21991 	.db	1
      003918 00 00 B6 B0          21992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      00391C 0E                   21993 	.db	14
      00391D 02                   21994 	.uleb128	2
      00391E 01                   21995 	.db	1
      00391F 00 00 B6 C0          21996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      003923 0E                   21997 	.db	14
      003924 02                   21998 	.uleb128	2
      003925 01                   21999 	.db	1
      003926 00 00 B6 C9          22000 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      00392A 0E                   22001 	.db	14
      00392B 02                   22002 	.uleb128	2
      00392C 01                   22003 	.db	1
      00392D 00 00 B6 D2          22004 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      003931 0E                   22005 	.db	14
      003932 02                   22006 	.uleb128	2
      003933 01                   22007 	.db	1
      003934 00 00 B6 D4          22008 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      003938 0E                   22009 	.db	14
      003939 03                   22010 	.uleb128	3
      00393A 01                   22011 	.db	1
      00393B 00 00 B6 D6          22012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      00393F 0E                   22013 	.db	14
      003940 04                   22014 	.uleb128	4
      003941 01                   22015 	.db	1
      003942 00 00 B6 D8          22016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      003946 0E                   22017 	.db	14
      003947 06                   22018 	.uleb128	6
      003948 01                   22019 	.db	1
      003949 00 00 B6 DA          22020 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      00394D 0E                   22021 	.db	14
      00394E 07                   22022 	.uleb128	7
      00394F 01                   22023 	.db	1
      003950 00 00 B6 DC          22024 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      003954 0E                   22025 	.db	14
      003955 08                   22026 	.uleb128	8
      003956 01                   22027 	.db	1
      003957 00 00 B6 E1          22028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      00395B 0E                   22029 	.db	14
      00395C 02                   22030 	.uleb128	2
                                  22031 
                                  22032 	.area .debug_frame (NOLOAD)
      00395D 00 00                22033 	.dw	0
      00395F 00 0E                22034 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      003961                      22035 Ldebug_CIE17_start:
      003961 FF FF                22036 	.dw	0xffff
      003963 FF FF                22037 	.dw	0xffff
      003965 01                   22038 	.db	1
      003966 00                   22039 	.db	0
      003967 01                   22040 	.uleb128	1
      003968 7F                   22041 	.sleb128	-1
      003969 09                   22042 	.db	9
      00396A 0C                   22043 	.db	12
      00396B 08                   22044 	.uleb128	8
      00396C 02                   22045 	.uleb128	2
      00396D 89                   22046 	.db	137
      00396E 01                   22047 	.uleb128	1
      00396F                      22048 Ldebug_CIE17_end:
      00396F 00 00 00 52          22049 	.dw	0,82
      003973 00 00 39 5D          22050 	.dw	0,(Ldebug_CIE17_start-4)
      003977 00 00 B6 74          22051 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)	;initial loc
      00397B 00 00 00 3C          22052 	.dw	0,Sstm8s_tim1$TIM1_SetIC1Prescaler$1737-Sstm8s_tim1$TIM1_SetIC1Prescaler$1722
      00397F 01                   22053 	.db	1
      003980 00 00 B6 74          22054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      003984 0E                   22055 	.db	14
      003985 02                   22056 	.uleb128	2
      003986 01                   22057 	.db	1
      003987 00 00 B6 84          22058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      00398B 0E                   22059 	.db	14
      00398C 02                   22060 	.uleb128	2
      00398D 01                   22061 	.db	1
      00398E 00 00 B6 8D          22062 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      003992 0E                   22063 	.db	14
      003993 02                   22064 	.uleb128	2
      003994 01                   22065 	.db	1
      003995 00 00 B6 96          22066 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      003999 0E                   22067 	.db	14
      00399A 02                   22068 	.uleb128	2
      00399B 01                   22069 	.db	1
      00399C 00 00 B6 98          22070 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      0039A0 0E                   22071 	.db	14
      0039A1 03                   22072 	.uleb128	3
      0039A2 01                   22073 	.db	1
      0039A3 00 00 B6 9A          22074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      0039A7 0E                   22075 	.db	14
      0039A8 04                   22076 	.uleb128	4
      0039A9 01                   22077 	.db	1
      0039AA 00 00 B6 9C          22078 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      0039AE 0E                   22079 	.db	14
      0039AF 06                   22080 	.uleb128	6
      0039B0 01                   22081 	.db	1
      0039B1 00 00 B6 9E          22082 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      0039B5 0E                   22083 	.db	14
      0039B6 07                   22084 	.uleb128	7
      0039B7 01                   22085 	.db	1
      0039B8 00 00 B6 A0          22086 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      0039BC 0E                   22087 	.db	14
      0039BD 08                   22088 	.uleb128	8
      0039BE 01                   22089 	.db	1
      0039BF 00 00 B6 A5          22090 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      0039C3 0E                   22091 	.db	14
      0039C4 02                   22092 	.uleb128	2
                                  22093 
                                  22094 	.area .debug_frame (NOLOAD)
      0039C5 00 00                22095 	.dw	0
      0039C7 00 0E                22096 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      0039C9                      22097 Ldebug_CIE18_start:
      0039C9 FF FF                22098 	.dw	0xffff
      0039CB FF FF                22099 	.dw	0xffff
      0039CD 01                   22100 	.db	1
      0039CE 00                   22101 	.db	0
      0039CF 01                   22102 	.uleb128	1
      0039D0 7F                   22103 	.sleb128	-1
      0039D1 09                   22104 	.db	9
      0039D2 0C                   22105 	.db	12
      0039D3 08                   22106 	.uleb128	8
      0039D4 02                   22107 	.uleb128	2
      0039D5 89                   22108 	.db	137
      0039D6 01                   22109 	.uleb128	1
      0039D7                      22110 Ldebug_CIE18_end:
      0039D7 00 00 00 13          22111 	.dw	0,19
      0039DB 00 00 39 C5          22112 	.dw	0,(Ldebug_CIE18_start-4)
      0039DF 00 00 B6 68          22113 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)	;initial loc
      0039E3 00 00 00 0C          22114 	.dw	0,Sstm8s_tim1$TIM1_SetCompare4$1720-Sstm8s_tim1$TIM1_SetCompare4$1715
      0039E7 01                   22115 	.db	1
      0039E8 00 00 B6 68          22116 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      0039EC 0E                   22117 	.db	14
      0039ED 02                   22118 	.uleb128	2
                                  22119 
                                  22120 	.area .debug_frame (NOLOAD)
      0039EE 00 00                22121 	.dw	0
      0039F0 00 0E                22122 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      0039F2                      22123 Ldebug_CIE19_start:
      0039F2 FF FF                22124 	.dw	0xffff
      0039F4 FF FF                22125 	.dw	0xffff
      0039F6 01                   22126 	.db	1
      0039F7 00                   22127 	.db	0
      0039F8 01                   22128 	.uleb128	1
      0039F9 7F                   22129 	.sleb128	-1
      0039FA 09                   22130 	.db	9
      0039FB 0C                   22131 	.db	12
      0039FC 08                   22132 	.uleb128	8
      0039FD 02                   22133 	.uleb128	2
      0039FE 89                   22134 	.db	137
      0039FF 01                   22135 	.uleb128	1
      003A00                      22136 Ldebug_CIE19_end:
      003A00 00 00 00 13          22137 	.dw	0,19
      003A04 00 00 39 EE          22138 	.dw	0,(Ldebug_CIE19_start-4)
      003A08 00 00 B6 5C          22139 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)	;initial loc
      003A0C 00 00 00 0C          22140 	.dw	0,Sstm8s_tim1$TIM1_SetCompare3$1713-Sstm8s_tim1$TIM1_SetCompare3$1708
      003A10 01                   22141 	.db	1
      003A11 00 00 B6 5C          22142 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      003A15 0E                   22143 	.db	14
      003A16 02                   22144 	.uleb128	2
                                  22145 
                                  22146 	.area .debug_frame (NOLOAD)
      003A17 00 00                22147 	.dw	0
      003A19 00 0E                22148 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      003A1B                      22149 Ldebug_CIE20_start:
      003A1B FF FF                22150 	.dw	0xffff
      003A1D FF FF                22151 	.dw	0xffff
      003A1F 01                   22152 	.db	1
      003A20 00                   22153 	.db	0
      003A21 01                   22154 	.uleb128	1
      003A22 7F                   22155 	.sleb128	-1
      003A23 09                   22156 	.db	9
      003A24 0C                   22157 	.db	12
      003A25 08                   22158 	.uleb128	8
      003A26 02                   22159 	.uleb128	2
      003A27 89                   22160 	.db	137
      003A28 01                   22161 	.uleb128	1
      003A29                      22162 Ldebug_CIE20_end:
      003A29 00 00 00 13          22163 	.dw	0,19
      003A2D 00 00 3A 17          22164 	.dw	0,(Ldebug_CIE20_start-4)
      003A31 00 00 B6 50          22165 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)	;initial loc
      003A35 00 00 00 0C          22166 	.dw	0,Sstm8s_tim1$TIM1_SetCompare2$1706-Sstm8s_tim1$TIM1_SetCompare2$1701
      003A39 01                   22167 	.db	1
      003A3A 00 00 B6 50          22168 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      003A3E 0E                   22169 	.db	14
      003A3F 02                   22170 	.uleb128	2
                                  22171 
                                  22172 	.area .debug_frame (NOLOAD)
      003A40 00 00                22173 	.dw	0
      003A42 00 0E                22174 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      003A44                      22175 Ldebug_CIE21_start:
      003A44 FF FF                22176 	.dw	0xffff
      003A46 FF FF                22177 	.dw	0xffff
      003A48 01                   22178 	.db	1
      003A49 00                   22179 	.db	0
      003A4A 01                   22180 	.uleb128	1
      003A4B 7F                   22181 	.sleb128	-1
      003A4C 09                   22182 	.db	9
      003A4D 0C                   22183 	.db	12
      003A4E 08                   22184 	.uleb128	8
      003A4F 02                   22185 	.uleb128	2
      003A50 89                   22186 	.db	137
      003A51 01                   22187 	.uleb128	1
      003A52                      22188 Ldebug_CIE21_end:
      003A52 00 00 00 13          22189 	.dw	0,19
      003A56 00 00 3A 40          22190 	.dw	0,(Ldebug_CIE21_start-4)
      003A5A 00 00 B6 44          22191 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)	;initial loc
      003A5E 00 00 00 0C          22192 	.dw	0,Sstm8s_tim1$TIM1_SetCompare1$1699-Sstm8s_tim1$TIM1_SetCompare1$1694
      003A62 01                   22193 	.db	1
      003A63 00 00 B6 44          22194 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      003A67 0E                   22195 	.db	14
      003A68 02                   22196 	.uleb128	2
                                  22197 
                                  22198 	.area .debug_frame (NOLOAD)
      003A69 00 00                22199 	.dw	0
      003A6B 00 0E                22200 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      003A6D                      22201 Ldebug_CIE22_start:
      003A6D FF FF                22202 	.dw	0xffff
      003A6F FF FF                22203 	.dw	0xffff
      003A71 01                   22204 	.db	1
      003A72 00                   22205 	.db	0
      003A73 01                   22206 	.uleb128	1
      003A74 7F                   22207 	.sleb128	-1
      003A75 09                   22208 	.db	9
      003A76 0C                   22209 	.db	12
      003A77 08                   22210 	.uleb128	8
      003A78 02                   22211 	.uleb128	2
      003A79 89                   22212 	.db	137
      003A7A 01                   22213 	.uleb128	1
      003A7B                      22214 Ldebug_CIE22_end:
      003A7B 00 00 00 13          22215 	.dw	0,19
      003A7F 00 00 3A 69          22216 	.dw	0,(Ldebug_CIE22_start-4)
      003A83 00 00 B6 38          22217 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)	;initial loc
      003A87 00 00 00 0C          22218 	.dw	0,Sstm8s_tim1$TIM1_SetAutoreload$1692-Sstm8s_tim1$TIM1_SetAutoreload$1687
      003A8B 01                   22219 	.db	1
      003A8C 00 00 B6 38          22220 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      003A90 0E                   22221 	.db	14
      003A91 02                   22222 	.uleb128	2
                                  22223 
                                  22224 	.area .debug_frame (NOLOAD)
      003A92 00 00                22225 	.dw	0
      003A94 00 0E                22226 	.dw	Ldebug_CIE23_end-Ldebug_CIE23_start
      003A96                      22227 Ldebug_CIE23_start:
      003A96 FF FF                22228 	.dw	0xffff
      003A98 FF FF                22229 	.dw	0xffff
      003A9A 01                   22230 	.db	1
      003A9B 00                   22231 	.db	0
      003A9C 01                   22232 	.uleb128	1
      003A9D 7F                   22233 	.sleb128	-1
      003A9E 09                   22234 	.db	9
      003A9F 0C                   22235 	.db	12
      003AA0 08                   22236 	.uleb128	8
      003AA1 02                   22237 	.uleb128	2
      003AA2 89                   22238 	.db	137
      003AA3 01                   22239 	.uleb128	1
      003AA4                      22240 Ldebug_CIE23_end:
      003AA4 00 00 00 13          22241 	.dw	0,19
      003AA8 00 00 3A 92          22242 	.dw	0,(Ldebug_CIE23_start-4)
      003AAC 00 00 B6 2C          22243 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)	;initial loc
      003AB0 00 00 00 0C          22244 	.dw	0,Sstm8s_tim1$TIM1_SetCounter$1685-Sstm8s_tim1$TIM1_SetCounter$1680
      003AB4 01                   22245 	.db	1
      003AB5 00 00 B6 2C          22246 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      003AB9 0E                   22247 	.db	14
      003ABA 02                   22248 	.uleb128	2
                                  22249 
                                  22250 	.area .debug_frame (NOLOAD)
      003ABB 00 00                22251 	.dw	0
      003ABD 00 0E                22252 	.dw	Ldebug_CIE24_end-Ldebug_CIE24_start
      003ABF                      22253 Ldebug_CIE24_start:
      003ABF FF FF                22254 	.dw	0xffff
      003AC1 FF FF                22255 	.dw	0xffff
      003AC3 01                   22256 	.db	1
      003AC4 00                   22257 	.db	0
      003AC5 01                   22258 	.uleb128	1
      003AC6 7F                   22259 	.sleb128	-1
      003AC7 09                   22260 	.db	9
      003AC8 0C                   22261 	.db	12
      003AC9 08                   22262 	.uleb128	8
      003ACA 02                   22263 	.uleb128	2
      003ACB 89                   22264 	.db	137
      003ACC 01                   22265 	.uleb128	1
      003ACD                      22266 Ldebug_CIE24_end:
      003ACD 00 00 00 BB          22267 	.dw	0,187
      003AD1 00 00 3A BB          22268 	.dw	0,(Ldebug_CIE24_start-4)
      003AD5 00 00 B5 22          22269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)	;initial loc
      003AD9 00 00 01 0A          22270 	.dw	0,Sstm8s_tim1$TIM1_SelectOCxM$1678-Sstm8s_tim1$TIM1_SelectOCxM$1625
      003ADD 01                   22271 	.db	1
      003ADE 00 00 B5 22          22272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      003AE2 0E                   22273 	.db	14
      003AE3 02                   22274 	.uleb128	2
      003AE4 01                   22275 	.db	1
      003AE5 00 00 B5 23          22276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      003AE9 0E                   22277 	.db	14
      003AEA 04                   22278 	.uleb128	4
      003AEB 01                   22279 	.db	1
      003AEC 00 00 B5 31          22280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      003AF0 0E                   22281 	.db	14
      003AF1 04                   22282 	.uleb128	4
      003AF2 01                   22283 	.db	1
      003AF3 00 00 B5 40          22284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      003AF7 0E                   22285 	.db	14
      003AF8 04                   22286 	.uleb128	4
      003AF9 01                   22287 	.db	1
      003AFA 00 00 B5 5E          22288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      003AFE 0E                   22289 	.db	14
      003AFF 04                   22290 	.uleb128	4
      003B00 01                   22291 	.db	1
      003B01 00 00 B5 60          22292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      003B05 0E                   22293 	.db	14
      003B06 05                   22294 	.uleb128	5
      003B07 01                   22295 	.db	1
      003B08 00 00 B5 62          22296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      003B0C 0E                   22297 	.db	14
      003B0D 06                   22298 	.uleb128	6
      003B0E 01                   22299 	.db	1
      003B0F 00 00 B5 64          22300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      003B13 0E                   22301 	.db	14
      003B14 08                   22302 	.uleb128	8
      003B15 01                   22303 	.db	1
      003B16 00 00 B5 66          22304 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      003B1A 0E                   22305 	.db	14
      003B1B 09                   22306 	.uleb128	9
      003B1C 01                   22307 	.db	1
      003B1D 00 00 B5 68          22308 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      003B21 0E                   22309 	.db	14
      003B22 0A                   22310 	.uleb128	10
      003B23 01                   22311 	.db	1
      003B24 00 00 B5 6D          22312 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      003B28 0E                   22313 	.db	14
      003B29 04                   22314 	.uleb128	4
      003B2A 01                   22315 	.db	1
      003B2B 00 00 B5 7D          22316 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      003B2F 0E                   22317 	.db	14
      003B30 04                   22318 	.uleb128	4
      003B31 01                   22319 	.db	1
      003B32 00 00 B5 86          22320 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      003B36 0E                   22321 	.db	14
      003B37 04                   22322 	.uleb128	4
      003B38 01                   22323 	.db	1
      003B39 00 00 B5 8F          22324 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      003B3D 0E                   22325 	.db	14
      003B3E 04                   22326 	.uleb128	4
      003B3F 01                   22327 	.db	1
      003B40 00 00 B5 98          22328 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      003B44 0E                   22329 	.db	14
      003B45 04                   22330 	.uleb128	4
      003B46 01                   22331 	.db	1
      003B47 00 00 B5 A1          22332 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      003B4B 0E                   22333 	.db	14
      003B4C 04                   22334 	.uleb128	4
      003B4D 01                   22335 	.db	1
      003B4E 00 00 B5 AA          22336 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      003B52 0E                   22337 	.db	14
      003B53 04                   22338 	.uleb128	4
      003B54 01                   22339 	.db	1
      003B55 00 00 B5 B3          22340 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      003B59 0E                   22341 	.db	14
      003B5A 04                   22342 	.uleb128	4
      003B5B 01                   22343 	.db	1
      003B5C 00 00 B5 B5          22344 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      003B60 0E                   22345 	.db	14
      003B61 05                   22346 	.uleb128	5
      003B62 01                   22347 	.db	1
      003B63 00 00 B5 B7          22348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      003B67 0E                   22349 	.db	14
      003B68 06                   22350 	.uleb128	6
      003B69 01                   22351 	.db	1
      003B6A 00 00 B5 B9          22352 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      003B6E 0E                   22353 	.db	14
      003B6F 08                   22354 	.uleb128	8
      003B70 01                   22355 	.db	1
      003B71 00 00 B5 BB          22356 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      003B75 0E                   22357 	.db	14
      003B76 09                   22358 	.uleb128	9
      003B77 01                   22359 	.db	1
      003B78 00 00 B5 BD          22360 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      003B7C 0E                   22361 	.db	14
      003B7D 0A                   22362 	.uleb128	10
      003B7E 01                   22363 	.db	1
      003B7F 00 00 B5 C2          22364 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      003B83 0E                   22365 	.db	14
      003B84 04                   22366 	.uleb128	4
      003B85 01                   22367 	.db	1
      003B86 00 00 B6 2B          22368 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      003B8A 0E                   22369 	.db	14
      003B8B 02                   22370 	.uleb128	2
                                  22371 
                                  22372 	.area .debug_frame (NOLOAD)
      003B8C 00 00                22373 	.dw	0
      003B8E 00 0E                22374 	.dw	Ldebug_CIE25_end-Ldebug_CIE25_start
      003B90                      22375 Ldebug_CIE25_start:
      003B90 FF FF                22376 	.dw	0xffff
      003B92 FF FF                22377 	.dw	0xffff
      003B94 01                   22378 	.db	1
      003B95 00                   22379 	.db	0
      003B96 01                   22380 	.uleb128	1
      003B97 7F                   22381 	.sleb128	-1
      003B98 09                   22382 	.db	9
      003B99 0C                   22383 	.db	12
      003B9A 08                   22384 	.uleb128	8
      003B9B 02                   22385 	.uleb128	2
      003B9C 89                   22386 	.db	137
      003B9D 01                   22387 	.uleb128	1
      003B9E                      22388 Ldebug_CIE25_end:
      003B9E 00 00 00 8A          22389 	.dw	0,138
      003BA2 00 00 3B 8C          22390 	.dw	0,(Ldebug_CIE25_start-4)
      003BA6 00 00 B4 73          22391 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)	;initial loc
      003BAA 00 00 00 AF          22392 	.dw	0,Sstm8s_tim1$TIM1_CCxNCmd$1623-Sstm8s_tim1$TIM1_CCxNCmd$1572
      003BAE 01                   22393 	.db	1
      003BAF 00 00 B4 73          22394 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      003BB3 0E                   22395 	.db	14
      003BB4 02                   22396 	.uleb128	2
      003BB5 01                   22397 	.db	1
      003BB6 00 00 B4 74          22398 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      003BBA 0E                   22399 	.db	14
      003BBB 03                   22400 	.uleb128	3
      003BBC 01                   22401 	.db	1
      003BBD 00 00 B4 82          22402 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      003BC1 0E                   22403 	.db	14
      003BC2 03                   22404 	.uleb128	3
      003BC3 01                   22405 	.db	1
      003BC4 00 00 B4 99          22406 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      003BC8 0E                   22407 	.db	14
      003BC9 03                   22408 	.uleb128	3
      003BCA 01                   22409 	.db	1
      003BCB 00 00 B4 9B          22410 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      003BCF 0E                   22411 	.db	14
      003BD0 04                   22412 	.uleb128	4
      003BD1 01                   22413 	.db	1
      003BD2 00 00 B4 9D          22414 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      003BD6 0E                   22415 	.db	14
      003BD7 05                   22416 	.uleb128	5
      003BD8 01                   22417 	.db	1
      003BD9 00 00 B4 9F          22418 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      003BDD 0E                   22419 	.db	14
      003BDE 07                   22420 	.uleb128	7
      003BDF 01                   22421 	.db	1
      003BE0 00 00 B4 A1          22422 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      003BE4 0E                   22423 	.db	14
      003BE5 08                   22424 	.uleb128	8
      003BE6 01                   22425 	.db	1
      003BE7 00 00 B4 A3          22426 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      003BEB 0E                   22427 	.db	14
      003BEC 09                   22428 	.uleb128	9
      003BED 01                   22429 	.db	1
      003BEE 00 00 B4 A8          22430 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      003BF2 0E                   22431 	.db	14
      003BF3 03                   22432 	.uleb128	3
      003BF4 01                   22433 	.db	1
      003BF5 00 00 B4 B7          22434 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      003BF9 0E                   22435 	.db	14
      003BFA 03                   22436 	.uleb128	3
      003BFB 01                   22437 	.db	1
      003BFC 00 00 B4 B9          22438 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      003C00 0E                   22439 	.db	14
      003C01 04                   22440 	.uleb128	4
      003C02 01                   22441 	.db	1
      003C03 00 00 B4 BB          22442 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      003C07 0E                   22443 	.db	14
      003C08 05                   22444 	.uleb128	5
      003C09 01                   22445 	.db	1
      003C0A 00 00 B4 BD          22446 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      003C0E 0E                   22447 	.db	14
      003C0F 07                   22448 	.uleb128	7
      003C10 01                   22449 	.db	1
      003C11 00 00 B4 BF          22450 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      003C15 0E                   22451 	.db	14
      003C16 08                   22452 	.uleb128	8
      003C17 01                   22453 	.db	1
      003C18 00 00 B4 C1          22454 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      003C1C 0E                   22455 	.db	14
      003C1D 09                   22456 	.uleb128	9
      003C1E 01                   22457 	.db	1
      003C1F 00 00 B4 C6          22458 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      003C23 0E                   22459 	.db	14
      003C24 03                   22460 	.uleb128	3
      003C25 01                   22461 	.db	1
      003C26 00 00 B5 21          22462 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      003C2A 0E                   22463 	.db	14
      003C2B 02                   22464 	.uleb128	2
                                  22465 
                                  22466 	.area .debug_frame (NOLOAD)
      003C2C 00 00                22467 	.dw	0
      003C2E 00 0E                22468 	.dw	Ldebug_CIE26_end-Ldebug_CIE26_start
      003C30                      22469 Ldebug_CIE26_start:
      003C30 FF FF                22470 	.dw	0xffff
      003C32 FF FF                22471 	.dw	0xffff
      003C34 01                   22472 	.db	1
      003C35 00                   22473 	.db	0
      003C36 01                   22474 	.uleb128	1
      003C37 7F                   22475 	.sleb128	-1
      003C38 09                   22476 	.db	9
      003C39 0C                   22477 	.db	12
      003C3A 08                   22478 	.uleb128	8
      003C3B 02                   22479 	.uleb128	2
      003C3C 89                   22480 	.db	137
      003C3D 01                   22481 	.uleb128	1
      003C3E                      22482 Ldebug_CIE26_end:
      003C3E 00 00 00 91          22483 	.dw	0,145
      003C42 00 00 3C 2C          22484 	.dw	0,(Ldebug_CIE26_start-4)
      003C46 00 00 B3 8B          22485 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)	;initial loc
      003C4A 00 00 00 E8          22486 	.dw	0,Sstm8s_tim1$TIM1_CCxCmd$1570-Sstm8s_tim1$TIM1_CCxCmd$1509
      003C4E 01                   22487 	.db	1
      003C4F 00 00 B3 8B          22488 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      003C53 0E                   22489 	.db	14
      003C54 02                   22490 	.uleb128	2
      003C55 01                   22491 	.db	1
      003C56 00 00 B3 8C          22492 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      003C5A 0E                   22493 	.db	14
      003C5B 04                   22494 	.uleb128	4
      003C5C 01                   22495 	.db	1
      003C5D 00 00 B3 9A          22496 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      003C61 0E                   22497 	.db	14
      003C62 04                   22498 	.uleb128	4
      003C63 01                   22499 	.db	1
      003C64 00 00 B3 A9          22500 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      003C68 0E                   22501 	.db	14
      003C69 04                   22502 	.uleb128	4
      003C6A 01                   22503 	.db	1
      003C6B 00 00 B3 C7          22504 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      003C6F 0E                   22505 	.db	14
      003C70 04                   22506 	.uleb128	4
      003C71 01                   22507 	.db	1
      003C72 00 00 B3 C9          22508 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      003C76 0E                   22509 	.db	14
      003C77 05                   22510 	.uleb128	5
      003C78 01                   22511 	.db	1
      003C79 00 00 B3 CB          22512 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      003C7D 0E                   22513 	.db	14
      003C7E 06                   22514 	.uleb128	6
      003C7F 01                   22515 	.db	1
      003C80 00 00 B3 CD          22516 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      003C84 0E                   22517 	.db	14
      003C85 08                   22518 	.uleb128	8
      003C86 01                   22519 	.db	1
      003C87 00 00 B3 CF          22520 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      003C8B 0E                   22521 	.db	14
      003C8C 09                   22522 	.uleb128	9
      003C8D 01                   22523 	.db	1
      003C8E 00 00 B3 D1          22524 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      003C92 0E                   22525 	.db	14
      003C93 0A                   22526 	.uleb128	10
      003C94 01                   22527 	.db	1
      003C95 00 00 B3 D6          22528 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      003C99 0E                   22529 	.db	14
      003C9A 04                   22530 	.uleb128	4
      003C9B 01                   22531 	.db	1
      003C9C 00 00 B3 E5          22532 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      003CA0 0E                   22533 	.db	14
      003CA1 04                   22534 	.uleb128	4
      003CA2 01                   22535 	.db	1
      003CA3 00 00 B3 E7          22536 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      003CA7 0E                   22537 	.db	14
      003CA8 05                   22538 	.uleb128	5
      003CA9 01                   22539 	.db	1
      003CAA 00 00 B3 E9          22540 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      003CAE 0E                   22541 	.db	14
      003CAF 06                   22542 	.uleb128	6
      003CB0 01                   22543 	.db	1
      003CB1 00 00 B3 EB          22544 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      003CB5 0E                   22545 	.db	14
      003CB6 08                   22546 	.uleb128	8
      003CB7 01                   22547 	.db	1
      003CB8 00 00 B3 ED          22548 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      003CBC 0E                   22549 	.db	14
      003CBD 09                   22550 	.uleb128	9
      003CBE 01                   22551 	.db	1
      003CBF 00 00 B3 EF          22552 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      003CC3 0E                   22553 	.db	14
      003CC4 0A                   22554 	.uleb128	10
      003CC5 01                   22555 	.db	1
      003CC6 00 00 B3 F4          22556 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      003CCA 0E                   22557 	.db	14
      003CCB 04                   22558 	.uleb128	4
      003CCC 01                   22559 	.db	1
      003CCD 00 00 B4 72          22560 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      003CD1 0E                   22561 	.db	14
      003CD2 02                   22562 	.uleb128	2
                                  22563 
                                  22564 	.area .debug_frame (NOLOAD)
      003CD3 00 00                22565 	.dw	0
      003CD5 00 0E                22566 	.dw	Ldebug_CIE27_end-Ldebug_CIE27_start
      003CD7                      22567 Ldebug_CIE27_start:
      003CD7 FF FF                22568 	.dw	0xffff
      003CD9 FF FF                22569 	.dw	0xffff
      003CDB 01                   22570 	.db	1
      003CDC 00                   22571 	.db	0
      003CDD 01                   22572 	.uleb128	1
      003CDE 7F                   22573 	.sleb128	-1
      003CDF 09                   22574 	.db	9
      003CE0 0C                   22575 	.db	12
      003CE1 08                   22576 	.uleb128	8
      003CE2 02                   22577 	.uleb128	2
      003CE3 89                   22578 	.db	137
      003CE4 01                   22579 	.uleb128	1
      003CE5                      22580 Ldebug_CIE27_end:
      003CE5 00 00 00 44          22581 	.dw	0,68
      003CE9 00 00 3C D3          22582 	.dw	0,(Ldebug_CIE27_start-4)
      003CED 00 00 B3 54          22583 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)	;initial loc
      003CF1 00 00 00 37          22584 	.dw	0,Sstm8s_tim1$TIM1_OC4PolarityConfig$1507-Sstm8s_tim1$TIM1_OC4PolarityConfig$1488
      003CF5 01                   22585 	.db	1
      003CF6 00 00 B3 54          22586 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      003CFA 0E                   22587 	.db	14
      003CFB 02                   22588 	.uleb128	2
      003CFC 01                   22589 	.db	1
      003CFD 00 00 B3 64          22590 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      003D01 0E                   22591 	.db	14
      003D02 02                   22592 	.uleb128	2
      003D03 01                   22593 	.db	1
      003D04 00 00 B3 66          22594 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      003D08 0E                   22595 	.db	14
      003D09 03                   22596 	.uleb128	3
      003D0A 01                   22597 	.db	1
      003D0B 00 00 B3 68          22598 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      003D0F 0E                   22599 	.db	14
      003D10 04                   22600 	.uleb128	4
      003D11 01                   22601 	.db	1
      003D12 00 00 B3 6A          22602 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      003D16 0E                   22603 	.db	14
      003D17 06                   22604 	.uleb128	6
      003D18 01                   22605 	.db	1
      003D19 00 00 B3 6C          22606 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      003D1D 0E                   22607 	.db	14
      003D1E 07                   22608 	.uleb128	7
      003D1F 01                   22609 	.db	1
      003D20 00 00 B3 6E          22610 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      003D24 0E                   22611 	.db	14
      003D25 08                   22612 	.uleb128	8
      003D26 01                   22613 	.db	1
      003D27 00 00 B3 73          22614 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      003D2B 0E                   22615 	.db	14
      003D2C 02                   22616 	.uleb128	2
                                  22617 
                                  22618 	.area .debug_frame (NOLOAD)
      003D2D 00 00                22619 	.dw	0
      003D2F 00 0E                22620 	.dw	Ldebug_CIE28_end-Ldebug_CIE28_start
      003D31                      22621 Ldebug_CIE28_start:
      003D31 FF FF                22622 	.dw	0xffff
      003D33 FF FF                22623 	.dw	0xffff
      003D35 01                   22624 	.db	1
      003D36 00                   22625 	.db	0
      003D37 01                   22626 	.uleb128	1
      003D38 7F                   22627 	.sleb128	-1
      003D39 09                   22628 	.db	9
      003D3A 0C                   22629 	.db	12
      003D3B 08                   22630 	.uleb128	8
      003D3C 02                   22631 	.uleb128	2
      003D3D 89                   22632 	.db	137
      003D3E 01                   22633 	.uleb128	1
      003D3F                      22634 Ldebug_CIE28_end:
      003D3F 00 00 00 44          22635 	.dw	0,68
      003D43 00 00 3D 2D          22636 	.dw	0,(Ldebug_CIE28_start-4)
      003D47 00 00 B3 1D          22637 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)	;initial loc
      003D4B 00 00 00 37          22638 	.dw	0,Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467
      003D4F 01                   22639 	.db	1
      003D50 00 00 B3 1D          22640 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      003D54 0E                   22641 	.db	14
      003D55 02                   22642 	.uleb128	2
      003D56 01                   22643 	.db	1
      003D57 00 00 B3 2D          22644 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      003D5B 0E                   22645 	.db	14
      003D5C 02                   22646 	.uleb128	2
      003D5D 01                   22647 	.db	1
      003D5E 00 00 B3 2F          22648 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      003D62 0E                   22649 	.db	14
      003D63 03                   22650 	.uleb128	3
      003D64 01                   22651 	.db	1
      003D65 00 00 B3 31          22652 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      003D69 0E                   22653 	.db	14
      003D6A 04                   22654 	.uleb128	4
      003D6B 01                   22655 	.db	1
      003D6C 00 00 B3 33          22656 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      003D70 0E                   22657 	.db	14
      003D71 06                   22658 	.uleb128	6
      003D72 01                   22659 	.db	1
      003D73 00 00 B3 35          22660 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      003D77 0E                   22661 	.db	14
      003D78 07                   22662 	.uleb128	7
      003D79 01                   22663 	.db	1
      003D7A 00 00 B3 37          22664 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      003D7E 0E                   22665 	.db	14
      003D7F 08                   22666 	.uleb128	8
      003D80 01                   22667 	.db	1
      003D81 00 00 B3 3C          22668 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      003D85 0E                   22669 	.db	14
      003D86 02                   22670 	.uleb128	2
                                  22671 
                                  22672 	.area .debug_frame (NOLOAD)
      003D87 00 00                22673 	.dw	0
      003D89 00 0E                22674 	.dw	Ldebug_CIE29_end-Ldebug_CIE29_start
      003D8B                      22675 Ldebug_CIE29_start:
      003D8B FF FF                22676 	.dw	0xffff
      003D8D FF FF                22677 	.dw	0xffff
      003D8F 01                   22678 	.db	1
      003D90 00                   22679 	.db	0
      003D91 01                   22680 	.uleb128	1
      003D92 7F                   22681 	.sleb128	-1
      003D93 09                   22682 	.db	9
      003D94 0C                   22683 	.db	12
      003D95 08                   22684 	.uleb128	8
      003D96 02                   22685 	.uleb128	2
      003D97 89                   22686 	.db	137
      003D98 01                   22687 	.uleb128	1
      003D99                      22688 Ldebug_CIE29_end:
      003D99 00 00 00 44          22689 	.dw	0,68
      003D9D 00 00 3D 87          22690 	.dw	0,(Ldebug_CIE29_start-4)
      003DA1 00 00 B2 E6          22691 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)	;initial loc
      003DA5 00 00 00 37          22692 	.dw	0,Sstm8s_tim1$TIM1_OC3PolarityConfig$1465-Sstm8s_tim1$TIM1_OC3PolarityConfig$1446
      003DA9 01                   22693 	.db	1
      003DAA 00 00 B2 E6          22694 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      003DAE 0E                   22695 	.db	14
      003DAF 02                   22696 	.uleb128	2
      003DB0 01                   22697 	.db	1
      003DB1 00 00 B2 F6          22698 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      003DB5 0E                   22699 	.db	14
      003DB6 02                   22700 	.uleb128	2
      003DB7 01                   22701 	.db	1
      003DB8 00 00 B2 F8          22702 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      003DBC 0E                   22703 	.db	14
      003DBD 03                   22704 	.uleb128	3
      003DBE 01                   22705 	.db	1
      003DBF 00 00 B2 FA          22706 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      003DC3 0E                   22707 	.db	14
      003DC4 04                   22708 	.uleb128	4
      003DC5 01                   22709 	.db	1
      003DC6 00 00 B2 FC          22710 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      003DCA 0E                   22711 	.db	14
      003DCB 06                   22712 	.uleb128	6
      003DCC 01                   22713 	.db	1
      003DCD 00 00 B2 FE          22714 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      003DD1 0E                   22715 	.db	14
      003DD2 07                   22716 	.uleb128	7
      003DD3 01                   22717 	.db	1
      003DD4 00 00 B3 00          22718 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      003DD8 0E                   22719 	.db	14
      003DD9 08                   22720 	.uleb128	8
      003DDA 01                   22721 	.db	1
      003DDB 00 00 B3 05          22722 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      003DDF 0E                   22723 	.db	14
      003DE0 02                   22724 	.uleb128	2
                                  22725 
                                  22726 	.area .debug_frame (NOLOAD)
      003DE1 00 00                22727 	.dw	0
      003DE3 00 0E                22728 	.dw	Ldebug_CIE30_end-Ldebug_CIE30_start
      003DE5                      22729 Ldebug_CIE30_start:
      003DE5 FF FF                22730 	.dw	0xffff
      003DE7 FF FF                22731 	.dw	0xffff
      003DE9 01                   22732 	.db	1
      003DEA 00                   22733 	.db	0
      003DEB 01                   22734 	.uleb128	1
      003DEC 7F                   22735 	.sleb128	-1
      003DED 09                   22736 	.db	9
      003DEE 0C                   22737 	.db	12
      003DEF 08                   22738 	.uleb128	8
      003DF0 02                   22739 	.uleb128	2
      003DF1 89                   22740 	.db	137
      003DF2 01                   22741 	.uleb128	1
      003DF3                      22742 Ldebug_CIE30_end:
      003DF3 00 00 00 44          22743 	.dw	0,68
      003DF7 00 00 3D E1          22744 	.dw	0,(Ldebug_CIE30_start-4)
      003DFB 00 00 B2 AF          22745 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)	;initial loc
      003DFF 00 00 00 37          22746 	.dw	0,Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425
      003E03 01                   22747 	.db	1
      003E04 00 00 B2 AF          22748 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      003E08 0E                   22749 	.db	14
      003E09 02                   22750 	.uleb128	2
      003E0A 01                   22751 	.db	1
      003E0B 00 00 B2 BF          22752 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      003E0F 0E                   22753 	.db	14
      003E10 02                   22754 	.uleb128	2
      003E11 01                   22755 	.db	1
      003E12 00 00 B2 C1          22756 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      003E16 0E                   22757 	.db	14
      003E17 03                   22758 	.uleb128	3
      003E18 01                   22759 	.db	1
      003E19 00 00 B2 C3          22760 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      003E1D 0E                   22761 	.db	14
      003E1E 04                   22762 	.uleb128	4
      003E1F 01                   22763 	.db	1
      003E20 00 00 B2 C5          22764 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      003E24 0E                   22765 	.db	14
      003E25 06                   22766 	.uleb128	6
      003E26 01                   22767 	.db	1
      003E27 00 00 B2 C7          22768 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      003E2B 0E                   22769 	.db	14
      003E2C 07                   22770 	.uleb128	7
      003E2D 01                   22771 	.db	1
      003E2E 00 00 B2 C9          22772 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      003E32 0E                   22773 	.db	14
      003E33 08                   22774 	.uleb128	8
      003E34 01                   22775 	.db	1
      003E35 00 00 B2 CE          22776 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      003E39 0E                   22777 	.db	14
      003E3A 02                   22778 	.uleb128	2
                                  22779 
                                  22780 	.area .debug_frame (NOLOAD)
      003E3B 00 00                22781 	.dw	0
      003E3D 00 0E                22782 	.dw	Ldebug_CIE31_end-Ldebug_CIE31_start
      003E3F                      22783 Ldebug_CIE31_start:
      003E3F FF FF                22784 	.dw	0xffff
      003E41 FF FF                22785 	.dw	0xffff
      003E43 01                   22786 	.db	1
      003E44 00                   22787 	.db	0
      003E45 01                   22788 	.uleb128	1
      003E46 7F                   22789 	.sleb128	-1
      003E47 09                   22790 	.db	9
      003E48 0C                   22791 	.db	12
      003E49 08                   22792 	.uleb128	8
      003E4A 02                   22793 	.uleb128	2
      003E4B 89                   22794 	.db	137
      003E4C 01                   22795 	.uleb128	1
      003E4D                      22796 Ldebug_CIE31_end:
      003E4D 00 00 00 44          22797 	.dw	0,68
      003E51 00 00 3E 3B          22798 	.dw	0,(Ldebug_CIE31_start-4)
      003E55 00 00 B2 78          22799 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)	;initial loc
      003E59 00 00 00 37          22800 	.dw	0,Sstm8s_tim1$TIM1_OC2PolarityConfig$1423-Sstm8s_tim1$TIM1_OC2PolarityConfig$1404
      003E5D 01                   22801 	.db	1
      003E5E 00 00 B2 78          22802 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      003E62 0E                   22803 	.db	14
      003E63 02                   22804 	.uleb128	2
      003E64 01                   22805 	.db	1
      003E65 00 00 B2 88          22806 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      003E69 0E                   22807 	.db	14
      003E6A 02                   22808 	.uleb128	2
      003E6B 01                   22809 	.db	1
      003E6C 00 00 B2 8A          22810 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      003E70 0E                   22811 	.db	14
      003E71 03                   22812 	.uleb128	3
      003E72 01                   22813 	.db	1
      003E73 00 00 B2 8C          22814 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      003E77 0E                   22815 	.db	14
      003E78 04                   22816 	.uleb128	4
      003E79 01                   22817 	.db	1
      003E7A 00 00 B2 8E          22818 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      003E7E 0E                   22819 	.db	14
      003E7F 06                   22820 	.uleb128	6
      003E80 01                   22821 	.db	1
      003E81 00 00 B2 90          22822 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      003E85 0E                   22823 	.db	14
      003E86 07                   22824 	.uleb128	7
      003E87 01                   22825 	.db	1
      003E88 00 00 B2 92          22826 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      003E8C 0E                   22827 	.db	14
      003E8D 08                   22828 	.uleb128	8
      003E8E 01                   22829 	.db	1
      003E8F 00 00 B2 97          22830 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      003E93 0E                   22831 	.db	14
      003E94 02                   22832 	.uleb128	2
                                  22833 
                                  22834 	.area .debug_frame (NOLOAD)
      003E95 00 00                22835 	.dw	0
      003E97 00 0E                22836 	.dw	Ldebug_CIE32_end-Ldebug_CIE32_start
      003E99                      22837 Ldebug_CIE32_start:
      003E99 FF FF                22838 	.dw	0xffff
      003E9B FF FF                22839 	.dw	0xffff
      003E9D 01                   22840 	.db	1
      003E9E 00                   22841 	.db	0
      003E9F 01                   22842 	.uleb128	1
      003EA0 7F                   22843 	.sleb128	-1
      003EA1 09                   22844 	.db	9
      003EA2 0C                   22845 	.db	12
      003EA3 08                   22846 	.uleb128	8
      003EA4 02                   22847 	.uleb128	2
      003EA5 89                   22848 	.db	137
      003EA6 01                   22849 	.uleb128	1
      003EA7                      22850 Ldebug_CIE32_end:
      003EA7 00 00 00 44          22851 	.dw	0,68
      003EAB 00 00 3E 95          22852 	.dw	0,(Ldebug_CIE32_start-4)
      003EAF 00 00 B2 41          22853 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)	;initial loc
      003EB3 00 00 00 37          22854 	.dw	0,Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383
      003EB7 01                   22855 	.db	1
      003EB8 00 00 B2 41          22856 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      003EBC 0E                   22857 	.db	14
      003EBD 02                   22858 	.uleb128	2
      003EBE 01                   22859 	.db	1
      003EBF 00 00 B2 51          22860 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      003EC3 0E                   22861 	.db	14
      003EC4 02                   22862 	.uleb128	2
      003EC5 01                   22863 	.db	1
      003EC6 00 00 B2 53          22864 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      003ECA 0E                   22865 	.db	14
      003ECB 03                   22866 	.uleb128	3
      003ECC 01                   22867 	.db	1
      003ECD 00 00 B2 55          22868 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      003ED1 0E                   22869 	.db	14
      003ED2 04                   22870 	.uleb128	4
      003ED3 01                   22871 	.db	1
      003ED4 00 00 B2 57          22872 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      003ED8 0E                   22873 	.db	14
      003ED9 06                   22874 	.uleb128	6
      003EDA 01                   22875 	.db	1
      003EDB 00 00 B2 59          22876 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      003EDF 0E                   22877 	.db	14
      003EE0 07                   22878 	.uleb128	7
      003EE1 01                   22879 	.db	1
      003EE2 00 00 B2 5B          22880 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      003EE6 0E                   22881 	.db	14
      003EE7 08                   22882 	.uleb128	8
      003EE8 01                   22883 	.db	1
      003EE9 00 00 B2 60          22884 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      003EED 0E                   22885 	.db	14
      003EEE 02                   22886 	.uleb128	2
                                  22887 
                                  22888 	.area .debug_frame (NOLOAD)
      003EEF 00 00                22889 	.dw	0
      003EF1 00 0E                22890 	.dw	Ldebug_CIE33_end-Ldebug_CIE33_start
      003EF3                      22891 Ldebug_CIE33_start:
      003EF3 FF FF                22892 	.dw	0xffff
      003EF5 FF FF                22893 	.dw	0xffff
      003EF7 01                   22894 	.db	1
      003EF8 00                   22895 	.db	0
      003EF9 01                   22896 	.uleb128	1
      003EFA 7F                   22897 	.sleb128	-1
      003EFB 09                   22898 	.db	9
      003EFC 0C                   22899 	.db	12
      003EFD 08                   22900 	.uleb128	8
      003EFE 02                   22901 	.uleb128	2
      003EFF 89                   22902 	.db	137
      003F00 01                   22903 	.uleb128	1
      003F01                      22904 Ldebug_CIE33_end:
      003F01 00 00 00 44          22905 	.dw	0,68
      003F05 00 00 3E EF          22906 	.dw	0,(Ldebug_CIE33_start-4)
      003F09 00 00 B2 0A          22907 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)	;initial loc
      003F0D 00 00 00 37          22908 	.dw	0,Sstm8s_tim1$TIM1_OC1PolarityConfig$1381-Sstm8s_tim1$TIM1_OC1PolarityConfig$1362
      003F11 01                   22909 	.db	1
      003F12 00 00 B2 0A          22910 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      003F16 0E                   22911 	.db	14
      003F17 02                   22912 	.uleb128	2
      003F18 01                   22913 	.db	1
      003F19 00 00 B2 1A          22914 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      003F1D 0E                   22915 	.db	14
      003F1E 02                   22916 	.uleb128	2
      003F1F 01                   22917 	.db	1
      003F20 00 00 B2 1C          22918 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      003F24 0E                   22919 	.db	14
      003F25 03                   22920 	.uleb128	3
      003F26 01                   22921 	.db	1
      003F27 00 00 B2 1E          22922 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      003F2B 0E                   22923 	.db	14
      003F2C 04                   22924 	.uleb128	4
      003F2D 01                   22925 	.db	1
      003F2E 00 00 B2 20          22926 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      003F32 0E                   22927 	.db	14
      003F33 06                   22928 	.uleb128	6
      003F34 01                   22929 	.db	1
      003F35 00 00 B2 22          22930 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      003F39 0E                   22931 	.db	14
      003F3A 07                   22932 	.uleb128	7
      003F3B 01                   22933 	.db	1
      003F3C 00 00 B2 24          22934 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      003F40 0E                   22935 	.db	14
      003F41 08                   22936 	.uleb128	8
      003F42 01                   22937 	.db	1
      003F43 00 00 B2 29          22938 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      003F47 0E                   22939 	.db	14
      003F48 02                   22940 	.uleb128	2
                                  22941 
                                  22942 	.area .debug_frame (NOLOAD)
      003F49 00 00                22943 	.dw	0
      003F4B 00 0E                22944 	.dw	Ldebug_CIE34_end-Ldebug_CIE34_start
      003F4D                      22945 Ldebug_CIE34_start:
      003F4D FF FF                22946 	.dw	0xffff
      003F4F FF FF                22947 	.dw	0xffff
      003F51 01                   22948 	.db	1
      003F52 00                   22949 	.db	0
      003F53 01                   22950 	.uleb128	1
      003F54 7F                   22951 	.sleb128	-1
      003F55 09                   22952 	.db	9
      003F56 0C                   22953 	.db	12
      003F57 08                   22954 	.uleb128	8
      003F58 02                   22955 	.uleb128	2
      003F59 89                   22956 	.db	137
      003F5A 01                   22957 	.uleb128	1
      003F5B                      22958 Ldebug_CIE34_end:
      003F5B 00 00 00 3D          22959 	.dw	0,61
      003F5F 00 00 3F 49          22960 	.dw	0,(Ldebug_CIE34_start-4)
      003F63 00 00 B1 ED          22961 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)	;initial loc
      003F67 00 00 00 1D          22962 	.dw	0,Sstm8s_tim1$TIM1_GenerateEvent$1360-Sstm8s_tim1$TIM1_GenerateEvent$1349
      003F6B 01                   22963 	.db	1
      003F6C 00 00 B1 ED          22964 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      003F70 0E                   22965 	.db	14
      003F71 02                   22966 	.uleb128	2
      003F72 01                   22967 	.db	1
      003F73 00 00 B1 F6          22968 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      003F77 0E                   22969 	.db	14
      003F78 03                   22970 	.uleb128	3
      003F79 01                   22971 	.db	1
      003F7A 00 00 B1 F8          22972 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      003F7E 0E                   22973 	.db	14
      003F7F 04                   22974 	.uleb128	4
      003F80 01                   22975 	.db	1
      003F81 00 00 B1 FA          22976 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      003F85 0E                   22977 	.db	14
      003F86 06                   22978 	.uleb128	6
      003F87 01                   22979 	.db	1
      003F88 00 00 B1 FC          22980 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      003F8C 0E                   22981 	.db	14
      003F8D 07                   22982 	.uleb128	7
      003F8E 01                   22983 	.db	1
      003F8F 00 00 B1 FE          22984 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      003F93 0E                   22985 	.db	14
      003F94 08                   22986 	.uleb128	8
      003F95 01                   22987 	.db	1
      003F96 00 00 B2 03          22988 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      003F9A 0E                   22989 	.db	14
      003F9B 02                   22990 	.uleb128	2
                                  22991 
                                  22992 	.area .debug_frame (NOLOAD)
      003F9C 00 00                22993 	.dw	0
      003F9E 00 0E                22994 	.dw	Ldebug_CIE35_end-Ldebug_CIE35_start
      003FA0                      22995 Ldebug_CIE35_start:
      003FA0 FF FF                22996 	.dw	0xffff
      003FA2 FF FF                22997 	.dw	0xffff
      003FA4 01                   22998 	.db	1
      003FA5 00                   22999 	.db	0
      003FA6 01                   23000 	.uleb128	1
      003FA7 7F                   23001 	.sleb128	-1
      003FA8 09                   23002 	.db	9
      003FA9 0C                   23003 	.db	12
      003FAA 08                   23004 	.uleb128	8
      003FAB 02                   23005 	.uleb128	2
      003FAC 89                   23006 	.db	137
      003FAD 01                   23007 	.uleb128	1
      003FAE                      23008 Ldebug_CIE35_end:
      003FAE 00 00 00 44          23009 	.dw	0,68
      003FB2 00 00 3F 9C          23010 	.dw	0,(Ldebug_CIE35_start-4)
      003FB6 00 00 B1 B7          23011 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)	;initial loc
      003FBA 00 00 00 36          23012 	.dw	0,Sstm8s_tim1$TIM1_OC4FastConfig$1347-Sstm8s_tim1$TIM1_OC4FastConfig$1328
      003FBE 01                   23013 	.db	1
      003FBF 00 00 B1 B7          23014 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      003FC3 0E                   23015 	.db	14
      003FC4 02                   23016 	.uleb128	2
      003FC5 01                   23017 	.db	1
      003FC6 00 00 B1 C6          23018 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      003FCA 0E                   23019 	.db	14
      003FCB 02                   23020 	.uleb128	2
      003FCC 01                   23021 	.db	1
      003FCD 00 00 B1 C8          23022 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      003FD1 0E                   23023 	.db	14
      003FD2 03                   23024 	.uleb128	3
      003FD3 01                   23025 	.db	1
      003FD4 00 00 B1 CA          23026 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      003FD8 0E                   23027 	.db	14
      003FD9 04                   23028 	.uleb128	4
      003FDA 01                   23029 	.db	1
      003FDB 00 00 B1 CC          23030 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      003FDF 0E                   23031 	.db	14
      003FE0 06                   23032 	.uleb128	6
      003FE1 01                   23033 	.db	1
      003FE2 00 00 B1 CE          23034 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      003FE6 0E                   23035 	.db	14
      003FE7 07                   23036 	.uleb128	7
      003FE8 01                   23037 	.db	1
      003FE9 00 00 B1 D0          23038 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      003FED 0E                   23039 	.db	14
      003FEE 08                   23040 	.uleb128	8
      003FEF 01                   23041 	.db	1
      003FF0 00 00 B1 D5          23042 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      003FF4 0E                   23043 	.db	14
      003FF5 02                   23044 	.uleb128	2
                                  23045 
                                  23046 	.area .debug_frame (NOLOAD)
      003FF6 00 00                23047 	.dw	0
      003FF8 00 0E                23048 	.dw	Ldebug_CIE36_end-Ldebug_CIE36_start
      003FFA                      23049 Ldebug_CIE36_start:
      003FFA FF FF                23050 	.dw	0xffff
      003FFC FF FF                23051 	.dw	0xffff
      003FFE 01                   23052 	.db	1
      003FFF 00                   23053 	.db	0
      004000 01                   23054 	.uleb128	1
      004001 7F                   23055 	.sleb128	-1
      004002 09                   23056 	.db	9
      004003 0C                   23057 	.db	12
      004004 08                   23058 	.uleb128	8
      004005 02                   23059 	.uleb128	2
      004006 89                   23060 	.db	137
      004007 01                   23061 	.uleb128	1
      004008                      23062 Ldebug_CIE36_end:
      004008 00 00 00 44          23063 	.dw	0,68
      00400C 00 00 3F F6          23064 	.dw	0,(Ldebug_CIE36_start-4)
      004010 00 00 B1 81          23065 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)	;initial loc
      004014 00 00 00 36          23066 	.dw	0,Sstm8s_tim1$TIM1_OC3FastConfig$1326-Sstm8s_tim1$TIM1_OC3FastConfig$1307
      004018 01                   23067 	.db	1
      004019 00 00 B1 81          23068 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      00401D 0E                   23069 	.db	14
      00401E 02                   23070 	.uleb128	2
      00401F 01                   23071 	.db	1
      004020 00 00 B1 90          23072 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      004024 0E                   23073 	.db	14
      004025 02                   23074 	.uleb128	2
      004026 01                   23075 	.db	1
      004027 00 00 B1 92          23076 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      00402B 0E                   23077 	.db	14
      00402C 03                   23078 	.uleb128	3
      00402D 01                   23079 	.db	1
      00402E 00 00 B1 94          23080 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      004032 0E                   23081 	.db	14
      004033 04                   23082 	.uleb128	4
      004034 01                   23083 	.db	1
      004035 00 00 B1 96          23084 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      004039 0E                   23085 	.db	14
      00403A 06                   23086 	.uleb128	6
      00403B 01                   23087 	.db	1
      00403C 00 00 B1 98          23088 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      004040 0E                   23089 	.db	14
      004041 07                   23090 	.uleb128	7
      004042 01                   23091 	.db	1
      004043 00 00 B1 9A          23092 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      004047 0E                   23093 	.db	14
      004048 08                   23094 	.uleb128	8
      004049 01                   23095 	.db	1
      00404A 00 00 B1 9F          23096 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      00404E 0E                   23097 	.db	14
      00404F 02                   23098 	.uleb128	2
                                  23099 
                                  23100 	.area .debug_frame (NOLOAD)
      004050 00 00                23101 	.dw	0
      004052 00 0E                23102 	.dw	Ldebug_CIE37_end-Ldebug_CIE37_start
      004054                      23103 Ldebug_CIE37_start:
      004054 FF FF                23104 	.dw	0xffff
      004056 FF FF                23105 	.dw	0xffff
      004058 01                   23106 	.db	1
      004059 00                   23107 	.db	0
      00405A 01                   23108 	.uleb128	1
      00405B 7F                   23109 	.sleb128	-1
      00405C 09                   23110 	.db	9
      00405D 0C                   23111 	.db	12
      00405E 08                   23112 	.uleb128	8
      00405F 02                   23113 	.uleb128	2
      004060 89                   23114 	.db	137
      004061 01                   23115 	.uleb128	1
      004062                      23116 Ldebug_CIE37_end:
      004062 00 00 00 44          23117 	.dw	0,68
      004066 00 00 40 50          23118 	.dw	0,(Ldebug_CIE37_start-4)
      00406A 00 00 B1 4B          23119 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)	;initial loc
      00406E 00 00 00 36          23120 	.dw	0,Sstm8s_tim1$TIM1_OC2FastConfig$1305-Sstm8s_tim1$TIM1_OC2FastConfig$1286
      004072 01                   23121 	.db	1
      004073 00 00 B1 4B          23122 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      004077 0E                   23123 	.db	14
      004078 02                   23124 	.uleb128	2
      004079 01                   23125 	.db	1
      00407A 00 00 B1 5A          23126 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      00407E 0E                   23127 	.db	14
      00407F 02                   23128 	.uleb128	2
      004080 01                   23129 	.db	1
      004081 00 00 B1 5C          23130 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      004085 0E                   23131 	.db	14
      004086 03                   23132 	.uleb128	3
      004087 01                   23133 	.db	1
      004088 00 00 B1 5E          23134 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      00408C 0E                   23135 	.db	14
      00408D 04                   23136 	.uleb128	4
      00408E 01                   23137 	.db	1
      00408F 00 00 B1 60          23138 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      004093 0E                   23139 	.db	14
      004094 06                   23140 	.uleb128	6
      004095 01                   23141 	.db	1
      004096 00 00 B1 62          23142 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      00409A 0E                   23143 	.db	14
      00409B 07                   23144 	.uleb128	7
      00409C 01                   23145 	.db	1
      00409D 00 00 B1 64          23146 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      0040A1 0E                   23147 	.db	14
      0040A2 08                   23148 	.uleb128	8
      0040A3 01                   23149 	.db	1
      0040A4 00 00 B1 69          23150 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      0040A8 0E                   23151 	.db	14
      0040A9 02                   23152 	.uleb128	2
                                  23153 
                                  23154 	.area .debug_frame (NOLOAD)
      0040AA 00 00                23155 	.dw	0
      0040AC 00 0E                23156 	.dw	Ldebug_CIE38_end-Ldebug_CIE38_start
      0040AE                      23157 Ldebug_CIE38_start:
      0040AE FF FF                23158 	.dw	0xffff
      0040B0 FF FF                23159 	.dw	0xffff
      0040B2 01                   23160 	.db	1
      0040B3 00                   23161 	.db	0
      0040B4 01                   23162 	.uleb128	1
      0040B5 7F                   23163 	.sleb128	-1
      0040B6 09                   23164 	.db	9
      0040B7 0C                   23165 	.db	12
      0040B8 08                   23166 	.uleb128	8
      0040B9 02                   23167 	.uleb128	2
      0040BA 89                   23168 	.db	137
      0040BB 01                   23169 	.uleb128	1
      0040BC                      23170 Ldebug_CIE38_end:
      0040BC 00 00 00 44          23171 	.dw	0,68
      0040C0 00 00 40 AA          23172 	.dw	0,(Ldebug_CIE38_start-4)
      0040C4 00 00 B1 15          23173 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)	;initial loc
      0040C8 00 00 00 36          23174 	.dw	0,Sstm8s_tim1$TIM1_OC1FastConfig$1284-Sstm8s_tim1$TIM1_OC1FastConfig$1265
      0040CC 01                   23175 	.db	1
      0040CD 00 00 B1 15          23176 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      0040D1 0E                   23177 	.db	14
      0040D2 02                   23178 	.uleb128	2
      0040D3 01                   23179 	.db	1
      0040D4 00 00 B1 24          23180 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      0040D8 0E                   23181 	.db	14
      0040D9 02                   23182 	.uleb128	2
      0040DA 01                   23183 	.db	1
      0040DB 00 00 B1 26          23184 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      0040DF 0E                   23185 	.db	14
      0040E0 03                   23186 	.uleb128	3
      0040E1 01                   23187 	.db	1
      0040E2 00 00 B1 28          23188 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      0040E6 0E                   23189 	.db	14
      0040E7 04                   23190 	.uleb128	4
      0040E8 01                   23191 	.db	1
      0040E9 00 00 B1 2A          23192 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      0040ED 0E                   23193 	.db	14
      0040EE 06                   23194 	.uleb128	6
      0040EF 01                   23195 	.db	1
      0040F0 00 00 B1 2C          23196 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      0040F4 0E                   23197 	.db	14
      0040F5 07                   23198 	.uleb128	7
      0040F6 01                   23199 	.db	1
      0040F7 00 00 B1 2E          23200 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      0040FB 0E                   23201 	.db	14
      0040FC 08                   23202 	.uleb128	8
      0040FD 01                   23203 	.db	1
      0040FE 00 00 B1 33          23204 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      004102 0E                   23205 	.db	14
      004103 02                   23206 	.uleb128	2
                                  23207 
                                  23208 	.area .debug_frame (NOLOAD)
      004104 00 00                23209 	.dw	0
      004106 00 0E                23210 	.dw	Ldebug_CIE39_end-Ldebug_CIE39_start
      004108                      23211 Ldebug_CIE39_start:
      004108 FF FF                23212 	.dw	0xffff
      00410A FF FF                23213 	.dw	0xffff
      00410C 01                   23214 	.db	1
      00410D 00                   23215 	.db	0
      00410E 01                   23216 	.uleb128	1
      00410F 7F                   23217 	.sleb128	-1
      004110 09                   23218 	.db	9
      004111 0C                   23219 	.db	12
      004112 08                   23220 	.uleb128	8
      004113 02                   23221 	.uleb128	2
      004114 89                   23222 	.db	137
      004115 01                   23223 	.uleb128	1
      004116                      23224 Ldebug_CIE39_end:
      004116 00 00 00 44          23225 	.dw	0,68
      00411A 00 00 41 04          23226 	.dw	0,(Ldebug_CIE39_start-4)
      00411E 00 00 B0 DF          23227 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)	;initial loc
      004122 00 00 00 36          23228 	.dw	0,Sstm8s_tim1$TIM1_OC4PreloadConfig$1263-Sstm8s_tim1$TIM1_OC4PreloadConfig$1244
      004126 01                   23229 	.db	1
      004127 00 00 B0 DF          23230 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      00412B 0E                   23231 	.db	14
      00412C 02                   23232 	.uleb128	2
      00412D 01                   23233 	.db	1
      00412E 00 00 B0 EE          23234 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      004132 0E                   23235 	.db	14
      004133 02                   23236 	.uleb128	2
      004134 01                   23237 	.db	1
      004135 00 00 B0 F0          23238 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      004139 0E                   23239 	.db	14
      00413A 03                   23240 	.uleb128	3
      00413B 01                   23241 	.db	1
      00413C 00 00 B0 F2          23242 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      004140 0E                   23243 	.db	14
      004141 04                   23244 	.uleb128	4
      004142 01                   23245 	.db	1
      004143 00 00 B0 F4          23246 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      004147 0E                   23247 	.db	14
      004148 06                   23248 	.uleb128	6
      004149 01                   23249 	.db	1
      00414A 00 00 B0 F6          23250 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      00414E 0E                   23251 	.db	14
      00414F 07                   23252 	.uleb128	7
      004150 01                   23253 	.db	1
      004151 00 00 B0 F8          23254 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      004155 0E                   23255 	.db	14
      004156 08                   23256 	.uleb128	8
      004157 01                   23257 	.db	1
      004158 00 00 B0 FD          23258 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      00415C 0E                   23259 	.db	14
      00415D 02                   23260 	.uleb128	2
                                  23261 
                                  23262 	.area .debug_frame (NOLOAD)
      00415E 00 00                23263 	.dw	0
      004160 00 0E                23264 	.dw	Ldebug_CIE40_end-Ldebug_CIE40_start
      004162                      23265 Ldebug_CIE40_start:
      004162 FF FF                23266 	.dw	0xffff
      004164 FF FF                23267 	.dw	0xffff
      004166 01                   23268 	.db	1
      004167 00                   23269 	.db	0
      004168 01                   23270 	.uleb128	1
      004169 7F                   23271 	.sleb128	-1
      00416A 09                   23272 	.db	9
      00416B 0C                   23273 	.db	12
      00416C 08                   23274 	.uleb128	8
      00416D 02                   23275 	.uleb128	2
      00416E 89                   23276 	.db	137
      00416F 01                   23277 	.uleb128	1
      004170                      23278 Ldebug_CIE40_end:
      004170 00 00 00 44          23279 	.dw	0,68
      004174 00 00 41 5E          23280 	.dw	0,(Ldebug_CIE40_start-4)
      004178 00 00 B0 A9          23281 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)	;initial loc
      00417C 00 00 00 36          23282 	.dw	0,Sstm8s_tim1$TIM1_OC3PreloadConfig$1242-Sstm8s_tim1$TIM1_OC3PreloadConfig$1223
      004180 01                   23283 	.db	1
      004181 00 00 B0 A9          23284 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      004185 0E                   23285 	.db	14
      004186 02                   23286 	.uleb128	2
      004187 01                   23287 	.db	1
      004188 00 00 B0 B8          23288 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      00418C 0E                   23289 	.db	14
      00418D 02                   23290 	.uleb128	2
      00418E 01                   23291 	.db	1
      00418F 00 00 B0 BA          23292 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      004193 0E                   23293 	.db	14
      004194 03                   23294 	.uleb128	3
      004195 01                   23295 	.db	1
      004196 00 00 B0 BC          23296 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      00419A 0E                   23297 	.db	14
      00419B 04                   23298 	.uleb128	4
      00419C 01                   23299 	.db	1
      00419D 00 00 B0 BE          23300 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      0041A1 0E                   23301 	.db	14
      0041A2 06                   23302 	.uleb128	6
      0041A3 01                   23303 	.db	1
      0041A4 00 00 B0 C0          23304 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      0041A8 0E                   23305 	.db	14
      0041A9 07                   23306 	.uleb128	7
      0041AA 01                   23307 	.db	1
      0041AB 00 00 B0 C2          23308 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      0041AF 0E                   23309 	.db	14
      0041B0 08                   23310 	.uleb128	8
      0041B1 01                   23311 	.db	1
      0041B2 00 00 B0 C7          23312 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      0041B6 0E                   23313 	.db	14
      0041B7 02                   23314 	.uleb128	2
                                  23315 
                                  23316 	.area .debug_frame (NOLOAD)
      0041B8 00 00                23317 	.dw	0
      0041BA 00 0E                23318 	.dw	Ldebug_CIE41_end-Ldebug_CIE41_start
      0041BC                      23319 Ldebug_CIE41_start:
      0041BC FF FF                23320 	.dw	0xffff
      0041BE FF FF                23321 	.dw	0xffff
      0041C0 01                   23322 	.db	1
      0041C1 00                   23323 	.db	0
      0041C2 01                   23324 	.uleb128	1
      0041C3 7F                   23325 	.sleb128	-1
      0041C4 09                   23326 	.db	9
      0041C5 0C                   23327 	.db	12
      0041C6 08                   23328 	.uleb128	8
      0041C7 02                   23329 	.uleb128	2
      0041C8 89                   23330 	.db	137
      0041C9 01                   23331 	.uleb128	1
      0041CA                      23332 Ldebug_CIE41_end:
      0041CA 00 00 00 44          23333 	.dw	0,68
      0041CE 00 00 41 B8          23334 	.dw	0,(Ldebug_CIE41_start-4)
      0041D2 00 00 B0 73          23335 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)	;initial loc
      0041D6 00 00 00 36          23336 	.dw	0,Sstm8s_tim1$TIM1_OC2PreloadConfig$1221-Sstm8s_tim1$TIM1_OC2PreloadConfig$1202
      0041DA 01                   23337 	.db	1
      0041DB 00 00 B0 73          23338 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      0041DF 0E                   23339 	.db	14
      0041E0 02                   23340 	.uleb128	2
      0041E1 01                   23341 	.db	1
      0041E2 00 00 B0 82          23342 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      0041E6 0E                   23343 	.db	14
      0041E7 02                   23344 	.uleb128	2
      0041E8 01                   23345 	.db	1
      0041E9 00 00 B0 84          23346 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      0041ED 0E                   23347 	.db	14
      0041EE 03                   23348 	.uleb128	3
      0041EF 01                   23349 	.db	1
      0041F0 00 00 B0 86          23350 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      0041F4 0E                   23351 	.db	14
      0041F5 04                   23352 	.uleb128	4
      0041F6 01                   23353 	.db	1
      0041F7 00 00 B0 88          23354 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      0041FB 0E                   23355 	.db	14
      0041FC 06                   23356 	.uleb128	6
      0041FD 01                   23357 	.db	1
      0041FE 00 00 B0 8A          23358 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      004202 0E                   23359 	.db	14
      004203 07                   23360 	.uleb128	7
      004204 01                   23361 	.db	1
      004205 00 00 B0 8C          23362 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      004209 0E                   23363 	.db	14
      00420A 08                   23364 	.uleb128	8
      00420B 01                   23365 	.db	1
      00420C 00 00 B0 91          23366 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      004210 0E                   23367 	.db	14
      004211 02                   23368 	.uleb128	2
                                  23369 
                                  23370 	.area .debug_frame (NOLOAD)
      004212 00 00                23371 	.dw	0
      004214 00 0E                23372 	.dw	Ldebug_CIE42_end-Ldebug_CIE42_start
      004216                      23373 Ldebug_CIE42_start:
      004216 FF FF                23374 	.dw	0xffff
      004218 FF FF                23375 	.dw	0xffff
      00421A 01                   23376 	.db	1
      00421B 00                   23377 	.db	0
      00421C 01                   23378 	.uleb128	1
      00421D 7F                   23379 	.sleb128	-1
      00421E 09                   23380 	.db	9
      00421F 0C                   23381 	.db	12
      004220 08                   23382 	.uleb128	8
      004221 02                   23383 	.uleb128	2
      004222 89                   23384 	.db	137
      004223 01                   23385 	.uleb128	1
      004224                      23386 Ldebug_CIE42_end:
      004224 00 00 00 44          23387 	.dw	0,68
      004228 00 00 42 12          23388 	.dw	0,(Ldebug_CIE42_start-4)
      00422C 00 00 B0 3D          23389 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)	;initial loc
      004230 00 00 00 36          23390 	.dw	0,Sstm8s_tim1$TIM1_OC1PreloadConfig$1200-Sstm8s_tim1$TIM1_OC1PreloadConfig$1181
      004234 01                   23391 	.db	1
      004235 00 00 B0 3D          23392 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      004239 0E                   23393 	.db	14
      00423A 02                   23394 	.uleb128	2
      00423B 01                   23395 	.db	1
      00423C 00 00 B0 4C          23396 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      004240 0E                   23397 	.db	14
      004241 02                   23398 	.uleb128	2
      004242 01                   23399 	.db	1
      004243 00 00 B0 4E          23400 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      004247 0E                   23401 	.db	14
      004248 03                   23402 	.uleb128	3
      004249 01                   23403 	.db	1
      00424A 00 00 B0 50          23404 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      00424E 0E                   23405 	.db	14
      00424F 04                   23406 	.uleb128	4
      004250 01                   23407 	.db	1
      004251 00 00 B0 52          23408 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      004255 0E                   23409 	.db	14
      004256 06                   23410 	.uleb128	6
      004257 01                   23411 	.db	1
      004258 00 00 B0 54          23412 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      00425C 0E                   23413 	.db	14
      00425D 07                   23414 	.uleb128	7
      00425E 01                   23415 	.db	1
      00425F 00 00 B0 56          23416 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      004263 0E                   23417 	.db	14
      004264 08                   23418 	.uleb128	8
      004265 01                   23419 	.db	1
      004266 00 00 B0 5B          23420 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      00426A 0E                   23421 	.db	14
      00426B 02                   23422 	.uleb128	2
                                  23423 
                                  23424 	.area .debug_frame (NOLOAD)
      00426C 00 00                23425 	.dw	0
      00426E 00 0E                23426 	.dw	Ldebug_CIE43_end-Ldebug_CIE43_start
      004270                      23427 Ldebug_CIE43_start:
      004270 FF FF                23428 	.dw	0xffff
      004272 FF FF                23429 	.dw	0xffff
      004274 01                   23430 	.db	1
      004275 00                   23431 	.db	0
      004276 01                   23432 	.uleb128	1
      004277 7F                   23433 	.sleb128	-1
      004278 09                   23434 	.db	9
      004279 0C                   23435 	.db	12
      00427A 08                   23436 	.uleb128	8
      00427B 02                   23437 	.uleb128	2
      00427C 89                   23438 	.db	137
      00427D 01                   23439 	.uleb128	1
      00427E                      23440 Ldebug_CIE43_end:
      00427E 00 00 00 44          23441 	.dw	0,68
      004282 00 00 42 6C          23442 	.dw	0,(Ldebug_CIE43_start-4)
      004286 00 00 B0 07          23443 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)	;initial loc
      00428A 00 00 00 36          23444 	.dw	0,Sstm8s_tim1$TIM1_CCPreloadControl$1179-Sstm8s_tim1$TIM1_CCPreloadControl$1160
      00428E 01                   23445 	.db	1
      00428F 00 00 B0 07          23446 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      004293 0E                   23447 	.db	14
      004294 02                   23448 	.uleb128	2
      004295 01                   23449 	.db	1
      004296 00 00 B0 16          23450 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      00429A 0E                   23451 	.db	14
      00429B 02                   23452 	.uleb128	2
      00429C 01                   23453 	.db	1
      00429D 00 00 B0 18          23454 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      0042A1 0E                   23455 	.db	14
      0042A2 03                   23456 	.uleb128	3
      0042A3 01                   23457 	.db	1
      0042A4 00 00 B0 1A          23458 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      0042A8 0E                   23459 	.db	14
      0042A9 04                   23460 	.uleb128	4
      0042AA 01                   23461 	.db	1
      0042AB 00 00 B0 1C          23462 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      0042AF 0E                   23463 	.db	14
      0042B0 06                   23464 	.uleb128	6
      0042B1 01                   23465 	.db	1
      0042B2 00 00 B0 1E          23466 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      0042B6 0E                   23467 	.db	14
      0042B7 07                   23468 	.uleb128	7
      0042B8 01                   23469 	.db	1
      0042B9 00 00 B0 20          23470 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      0042BD 0E                   23471 	.db	14
      0042BE 08                   23472 	.uleb128	8
      0042BF 01                   23473 	.db	1
      0042C0 00 00 B0 25          23474 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0042C4 0E                   23475 	.db	14
      0042C5 02                   23476 	.uleb128	2
                                  23477 
                                  23478 	.area .debug_frame (NOLOAD)
      0042C6 00 00                23479 	.dw	0
      0042C8 00 0E                23480 	.dw	Ldebug_CIE44_end-Ldebug_CIE44_start
      0042CA                      23481 Ldebug_CIE44_start:
      0042CA FF FF                23482 	.dw	0xffff
      0042CC FF FF                23483 	.dw	0xffff
      0042CE 01                   23484 	.db	1
      0042CF 00                   23485 	.db	0
      0042D0 01                   23486 	.uleb128	1
      0042D1 7F                   23487 	.sleb128	-1
      0042D2 09                   23488 	.db	9
      0042D3 0C                   23489 	.db	12
      0042D4 08                   23490 	.uleb128	8
      0042D5 02                   23491 	.uleb128	2
      0042D6 89                   23492 	.db	137
      0042D7 01                   23493 	.uleb128	1
      0042D8                      23494 Ldebug_CIE44_end:
      0042D8 00 00 00 44          23495 	.dw	0,68
      0042DC 00 00 42 C6          23496 	.dw	0,(Ldebug_CIE44_start-4)
      0042E0 00 00 AF D1          23497 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)	;initial loc
      0042E4 00 00 00 36          23498 	.dw	0,Sstm8s_tim1$TIM1_SelectCOM$1158-Sstm8s_tim1$TIM1_SelectCOM$1139
      0042E8 01                   23499 	.db	1
      0042E9 00 00 AF D1          23500 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      0042ED 0E                   23501 	.db	14
      0042EE 02                   23502 	.uleb128	2
      0042EF 01                   23503 	.db	1
      0042F0 00 00 AF E0          23504 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      0042F4 0E                   23505 	.db	14
      0042F5 02                   23506 	.uleb128	2
      0042F6 01                   23507 	.db	1
      0042F7 00 00 AF E2          23508 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      0042FB 0E                   23509 	.db	14
      0042FC 03                   23510 	.uleb128	3
      0042FD 01                   23511 	.db	1
      0042FE 00 00 AF E4          23512 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      004302 0E                   23513 	.db	14
      004303 04                   23514 	.uleb128	4
      004304 01                   23515 	.db	1
      004305 00 00 AF E6          23516 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      004309 0E                   23517 	.db	14
      00430A 06                   23518 	.uleb128	6
      00430B 01                   23519 	.db	1
      00430C 00 00 AF E8          23520 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      004310 0E                   23521 	.db	14
      004311 07                   23522 	.uleb128	7
      004312 01                   23523 	.db	1
      004313 00 00 AF EA          23524 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      004317 0E                   23525 	.db	14
      004318 08                   23526 	.uleb128	8
      004319 01                   23527 	.db	1
      00431A 00 00 AF EF          23528 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      00431E 0E                   23529 	.db	14
      00431F 02                   23530 	.uleb128	2
                                  23531 
                                  23532 	.area .debug_frame (NOLOAD)
      004320 00 00                23533 	.dw	0
      004322 00 0E                23534 	.dw	Ldebug_CIE45_end-Ldebug_CIE45_start
      004324                      23535 Ldebug_CIE45_start:
      004324 FF FF                23536 	.dw	0xffff
      004326 FF FF                23537 	.dw	0xffff
      004328 01                   23538 	.db	1
      004329 00                   23539 	.db	0
      00432A 01                   23540 	.uleb128	1
      00432B 7F                   23541 	.sleb128	-1
      00432C 09                   23542 	.db	9
      00432D 0C                   23543 	.db	12
      00432E 08                   23544 	.uleb128	8
      00432F 02                   23545 	.uleb128	2
      004330 89                   23546 	.db	137
      004331 01                   23547 	.uleb128	1
      004332                      23548 Ldebug_CIE45_end:
      004332 00 00 00 44          23549 	.dw	0,68
      004336 00 00 43 20          23550 	.dw	0,(Ldebug_CIE45_start-4)
      00433A 00 00 AF 9B          23551 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)	;initial loc
      00433E 00 00 00 36          23552 	.dw	0,Sstm8s_tim1$TIM1_ARRPreloadConfig$1137-Sstm8s_tim1$TIM1_ARRPreloadConfig$1118
      004342 01                   23553 	.db	1
      004343 00 00 AF 9B          23554 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      004347 0E                   23555 	.db	14
      004348 02                   23556 	.uleb128	2
      004349 01                   23557 	.db	1
      00434A 00 00 AF AA          23558 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      00434E 0E                   23559 	.db	14
      00434F 02                   23560 	.uleb128	2
      004350 01                   23561 	.db	1
      004351 00 00 AF AC          23562 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      004355 0E                   23563 	.db	14
      004356 03                   23564 	.uleb128	3
      004357 01                   23565 	.db	1
      004358 00 00 AF AE          23566 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      00435C 0E                   23567 	.db	14
      00435D 04                   23568 	.uleb128	4
      00435E 01                   23569 	.db	1
      00435F 00 00 AF B0          23570 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      004363 0E                   23571 	.db	14
      004364 06                   23572 	.uleb128	6
      004365 01                   23573 	.db	1
      004366 00 00 AF B2          23574 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      00436A 0E                   23575 	.db	14
      00436B 07                   23576 	.uleb128	7
      00436C 01                   23577 	.db	1
      00436D 00 00 AF B4          23578 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      004371 0E                   23579 	.db	14
      004372 08                   23580 	.uleb128	8
      004373 01                   23581 	.db	1
      004374 00 00 AF B9          23582 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      004378 0E                   23583 	.db	14
      004379 02                   23584 	.uleb128	2
                                  23585 
                                  23586 	.area .debug_frame (NOLOAD)
      00437A 00 00                23587 	.dw	0
      00437C 00 0E                23588 	.dw	Ldebug_CIE46_end-Ldebug_CIE46_start
      00437E                      23589 Ldebug_CIE46_start:
      00437E FF FF                23590 	.dw	0xffff
      004380 FF FF                23591 	.dw	0xffff
      004382 01                   23592 	.db	1
      004383 00                   23593 	.db	0
      004384 01                   23594 	.uleb128	1
      004385 7F                   23595 	.sleb128	-1
      004386 09                   23596 	.db	9
      004387 0C                   23597 	.db	12
      004388 08                   23598 	.uleb128	8
      004389 02                   23599 	.uleb128	2
      00438A 89                   23600 	.db	137
      00438B 01                   23601 	.uleb128	1
      00438C                      23602 Ldebug_CIE46_end:
      00438C 00 00 00 4B          23603 	.dw	0,75
      004390 00 00 43 7A          23604 	.dw	0,(Ldebug_CIE46_start-4)
      004394 00 00 AF 6F          23605 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)	;initial loc
      004398 00 00 00 2C          23606 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC4Config$1116-Sstm8s_tim1$TIM1_ForcedOC4Config$1102
      00439C 01                   23607 	.db	1
      00439D 00 00 AF 6F          23608 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      0043A1 0E                   23609 	.db	14
      0043A2 02                   23610 	.uleb128	2
      0043A3 01                   23611 	.db	1
      0043A4 00 00 AF 78          23612 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      0043A8 0E                   23613 	.db	14
      0043A9 02                   23614 	.uleb128	2
      0043AA 01                   23615 	.db	1
      0043AB 00 00 AF 81          23616 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      0043AF 0E                   23617 	.db	14
      0043B0 02                   23618 	.uleb128	2
      0043B1 01                   23619 	.db	1
      0043B2 00 00 AF 83          23620 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      0043B6 0E                   23621 	.db	14
      0043B7 03                   23622 	.uleb128	3
      0043B8 01                   23623 	.db	1
      0043B9 00 00 AF 85          23624 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      0043BD 0E                   23625 	.db	14
      0043BE 04                   23626 	.uleb128	4
      0043BF 01                   23627 	.db	1
      0043C0 00 00 AF 87          23628 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      0043C4 0E                   23629 	.db	14
      0043C5 06                   23630 	.uleb128	6
      0043C6 01                   23631 	.db	1
      0043C7 00 00 AF 89          23632 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      0043CB 0E                   23633 	.db	14
      0043CC 07                   23634 	.uleb128	7
      0043CD 01                   23635 	.db	1
      0043CE 00 00 AF 8B          23636 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      0043D2 0E                   23637 	.db	14
      0043D3 08                   23638 	.uleb128	8
      0043D4 01                   23639 	.db	1
      0043D5 00 00 AF 90          23640 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      0043D9 0E                   23641 	.db	14
      0043DA 02                   23642 	.uleb128	2
                                  23643 
                                  23644 	.area .debug_frame (NOLOAD)
      0043DB 00 00                23645 	.dw	0
      0043DD 00 0E                23646 	.dw	Ldebug_CIE47_end-Ldebug_CIE47_start
      0043DF                      23647 Ldebug_CIE47_start:
      0043DF FF FF                23648 	.dw	0xffff
      0043E1 FF FF                23649 	.dw	0xffff
      0043E3 01                   23650 	.db	1
      0043E4 00                   23651 	.db	0
      0043E5 01                   23652 	.uleb128	1
      0043E6 7F                   23653 	.sleb128	-1
      0043E7 09                   23654 	.db	9
      0043E8 0C                   23655 	.db	12
      0043E9 08                   23656 	.uleb128	8
      0043EA 02                   23657 	.uleb128	2
      0043EB 89                   23658 	.db	137
      0043EC 01                   23659 	.uleb128	1
      0043ED                      23660 Ldebug_CIE47_end:
      0043ED 00 00 00 4B          23661 	.dw	0,75
      0043F1 00 00 43 DB          23662 	.dw	0,(Ldebug_CIE47_start-4)
      0043F5 00 00 AF 43          23663 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)	;initial loc
      0043F9 00 00 00 2C          23664 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC3Config$1100-Sstm8s_tim1$TIM1_ForcedOC3Config$1086
      0043FD 01                   23665 	.db	1
      0043FE 00 00 AF 43          23666 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      004402 0E                   23667 	.db	14
      004403 02                   23668 	.uleb128	2
      004404 01                   23669 	.db	1
      004405 00 00 AF 4C          23670 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      004409 0E                   23671 	.db	14
      00440A 02                   23672 	.uleb128	2
      00440B 01                   23673 	.db	1
      00440C 00 00 AF 55          23674 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      004410 0E                   23675 	.db	14
      004411 02                   23676 	.uleb128	2
      004412 01                   23677 	.db	1
      004413 00 00 AF 57          23678 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      004417 0E                   23679 	.db	14
      004418 03                   23680 	.uleb128	3
      004419 01                   23681 	.db	1
      00441A 00 00 AF 59          23682 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      00441E 0E                   23683 	.db	14
      00441F 04                   23684 	.uleb128	4
      004420 01                   23685 	.db	1
      004421 00 00 AF 5B          23686 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      004425 0E                   23687 	.db	14
      004426 06                   23688 	.uleb128	6
      004427 01                   23689 	.db	1
      004428 00 00 AF 5D          23690 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      00442C 0E                   23691 	.db	14
      00442D 07                   23692 	.uleb128	7
      00442E 01                   23693 	.db	1
      00442F 00 00 AF 5F          23694 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      004433 0E                   23695 	.db	14
      004434 08                   23696 	.uleb128	8
      004435 01                   23697 	.db	1
      004436 00 00 AF 64          23698 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      00443A 0E                   23699 	.db	14
      00443B 02                   23700 	.uleb128	2
                                  23701 
                                  23702 	.area .debug_frame (NOLOAD)
      00443C 00 00                23703 	.dw	0
      00443E 00 0E                23704 	.dw	Ldebug_CIE48_end-Ldebug_CIE48_start
      004440                      23705 Ldebug_CIE48_start:
      004440 FF FF                23706 	.dw	0xffff
      004442 FF FF                23707 	.dw	0xffff
      004444 01                   23708 	.db	1
      004445 00                   23709 	.db	0
      004446 01                   23710 	.uleb128	1
      004447 7F                   23711 	.sleb128	-1
      004448 09                   23712 	.db	9
      004449 0C                   23713 	.db	12
      00444A 08                   23714 	.uleb128	8
      00444B 02                   23715 	.uleb128	2
      00444C 89                   23716 	.db	137
      00444D 01                   23717 	.uleb128	1
      00444E                      23718 Ldebug_CIE48_end:
      00444E 00 00 00 4B          23719 	.dw	0,75
      004452 00 00 44 3C          23720 	.dw	0,(Ldebug_CIE48_start-4)
      004456 00 00 AF 17          23721 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)	;initial loc
      00445A 00 00 00 2C          23722 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC2Config$1084-Sstm8s_tim1$TIM1_ForcedOC2Config$1070
      00445E 01                   23723 	.db	1
      00445F 00 00 AF 17          23724 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      004463 0E                   23725 	.db	14
      004464 02                   23726 	.uleb128	2
      004465 01                   23727 	.db	1
      004466 00 00 AF 20          23728 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      00446A 0E                   23729 	.db	14
      00446B 02                   23730 	.uleb128	2
      00446C 01                   23731 	.db	1
      00446D 00 00 AF 29          23732 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      004471 0E                   23733 	.db	14
      004472 02                   23734 	.uleb128	2
      004473 01                   23735 	.db	1
      004474 00 00 AF 2B          23736 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      004478 0E                   23737 	.db	14
      004479 03                   23738 	.uleb128	3
      00447A 01                   23739 	.db	1
      00447B 00 00 AF 2D          23740 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      00447F 0E                   23741 	.db	14
      004480 04                   23742 	.uleb128	4
      004481 01                   23743 	.db	1
      004482 00 00 AF 2F          23744 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      004486 0E                   23745 	.db	14
      004487 06                   23746 	.uleb128	6
      004488 01                   23747 	.db	1
      004489 00 00 AF 31          23748 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      00448D 0E                   23749 	.db	14
      00448E 07                   23750 	.uleb128	7
      00448F 01                   23751 	.db	1
      004490 00 00 AF 33          23752 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      004494 0E                   23753 	.db	14
      004495 08                   23754 	.uleb128	8
      004496 01                   23755 	.db	1
      004497 00 00 AF 38          23756 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      00449B 0E                   23757 	.db	14
      00449C 02                   23758 	.uleb128	2
                                  23759 
                                  23760 	.area .debug_frame (NOLOAD)
      00449D 00 00                23761 	.dw	0
      00449F 00 0E                23762 	.dw	Ldebug_CIE49_end-Ldebug_CIE49_start
      0044A1                      23763 Ldebug_CIE49_start:
      0044A1 FF FF                23764 	.dw	0xffff
      0044A3 FF FF                23765 	.dw	0xffff
      0044A5 01                   23766 	.db	1
      0044A6 00                   23767 	.db	0
      0044A7 01                   23768 	.uleb128	1
      0044A8 7F                   23769 	.sleb128	-1
      0044A9 09                   23770 	.db	9
      0044AA 0C                   23771 	.db	12
      0044AB 08                   23772 	.uleb128	8
      0044AC 02                   23773 	.uleb128	2
      0044AD 89                   23774 	.db	137
      0044AE 01                   23775 	.uleb128	1
      0044AF                      23776 Ldebug_CIE49_end:
      0044AF 00 00 00 4B          23777 	.dw	0,75
      0044B3 00 00 44 9D          23778 	.dw	0,(Ldebug_CIE49_start-4)
      0044B7 00 00 AE EB          23779 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)	;initial loc
      0044BB 00 00 00 2C          23780 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC1Config$1068-Sstm8s_tim1$TIM1_ForcedOC1Config$1054
      0044BF 01                   23781 	.db	1
      0044C0 00 00 AE EB          23782 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      0044C4 0E                   23783 	.db	14
      0044C5 02                   23784 	.uleb128	2
      0044C6 01                   23785 	.db	1
      0044C7 00 00 AE F4          23786 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      0044CB 0E                   23787 	.db	14
      0044CC 02                   23788 	.uleb128	2
      0044CD 01                   23789 	.db	1
      0044CE 00 00 AE FD          23790 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      0044D2 0E                   23791 	.db	14
      0044D3 02                   23792 	.uleb128	2
      0044D4 01                   23793 	.db	1
      0044D5 00 00 AE FF          23794 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      0044D9 0E                   23795 	.db	14
      0044DA 03                   23796 	.uleb128	3
      0044DB 01                   23797 	.db	1
      0044DC 00 00 AF 01          23798 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      0044E0 0E                   23799 	.db	14
      0044E1 04                   23800 	.uleb128	4
      0044E2 01                   23801 	.db	1
      0044E3 00 00 AF 03          23802 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      0044E7 0E                   23803 	.db	14
      0044E8 06                   23804 	.uleb128	6
      0044E9 01                   23805 	.db	1
      0044EA 00 00 AF 05          23806 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      0044EE 0E                   23807 	.db	14
      0044EF 07                   23808 	.uleb128	7
      0044F0 01                   23809 	.db	1
      0044F1 00 00 AF 07          23810 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      0044F5 0E                   23811 	.db	14
      0044F6 08                   23812 	.uleb128	8
      0044F7 01                   23813 	.db	1
      0044F8 00 00 AF 0C          23814 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      0044FC 0E                   23815 	.db	14
      0044FD 02                   23816 	.uleb128	2
                                  23817 
                                  23818 	.area .debug_frame (NOLOAD)
      0044FE 00 00                23819 	.dw	0
      004500 00 0E                23820 	.dw	Ldebug_CIE50_end-Ldebug_CIE50_start
      004502                      23821 Ldebug_CIE50_start:
      004502 FF FF                23822 	.dw	0xffff
      004504 FF FF                23823 	.dw	0xffff
      004506 01                   23824 	.db	1
      004507 00                   23825 	.db	0
      004508 01                   23826 	.uleb128	1
      004509 7F                   23827 	.sleb128	-1
      00450A 09                   23828 	.db	9
      00450B 0C                   23829 	.db	12
      00450C 08                   23830 	.uleb128	8
      00450D 02                   23831 	.uleb128	2
      00450E 89                   23832 	.db	137
      00450F 01                   23833 	.uleb128	1
      004510                      23834 Ldebug_CIE50_end:
      004510 00 00 00 59          23835 	.dw	0,89
      004514 00 00 44 FE          23836 	.dw	0,(Ldebug_CIE50_start-4)
      004518 00 00 AE A6          23837 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)	;initial loc
      00451C 00 00 00 45          23838 	.dw	0,Sstm8s_tim1$TIM1_CounterModeConfig$1052-Sstm8s_tim1$TIM1_CounterModeConfig$1036
      004520 01                   23839 	.db	1
      004521 00 00 AE A6          23840 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      004525 0E                   23841 	.db	14
      004526 02                   23842 	.uleb128	2
      004527 01                   23843 	.db	1
      004528 00 00 AE B6          23844 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      00452C 0E                   23845 	.db	14
      00452D 02                   23846 	.uleb128	2
      00452E 01                   23847 	.db	1
      00452F 00 00 AE BF          23848 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      004533 0E                   23849 	.db	14
      004534 02                   23850 	.uleb128	2
      004535 01                   23851 	.db	1
      004536 00 00 AE C8          23852 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      00453A 0E                   23853 	.db	14
      00453B 02                   23854 	.uleb128	2
      00453C 01                   23855 	.db	1
      00453D 00 00 AE D1          23856 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      004541 0E                   23857 	.db	14
      004542 02                   23858 	.uleb128	2
      004543 01                   23859 	.db	1
      004544 00 00 AE D3          23860 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      004548 0E                   23861 	.db	14
      004549 03                   23862 	.uleb128	3
      00454A 01                   23863 	.db	1
      00454B 00 00 AE D5          23864 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      00454F 0E                   23865 	.db	14
      004550 04                   23866 	.uleb128	4
      004551 01                   23867 	.db	1
      004552 00 00 AE D7          23868 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      004556 0E                   23869 	.db	14
      004557 06                   23870 	.uleb128	6
      004558 01                   23871 	.db	1
      004559 00 00 AE D9          23872 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      00455D 0E                   23873 	.db	14
      00455E 07                   23874 	.uleb128	7
      00455F 01                   23875 	.db	1
      004560 00 00 AE DB          23876 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      004564 0E                   23877 	.db	14
      004565 08                   23878 	.uleb128	8
      004566 01                   23879 	.db	1
      004567 00 00 AE E0          23880 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      00456B 0E                   23881 	.db	14
      00456C 02                   23882 	.uleb128	2
                                  23883 
                                  23884 	.area .debug_frame (NOLOAD)
      00456D 00 00                23885 	.dw	0
      00456F 00 0E                23886 	.dw	Ldebug_CIE51_end-Ldebug_CIE51_start
      004571                      23887 Ldebug_CIE51_start:
      004571 FF FF                23888 	.dw	0xffff
      004573 FF FF                23889 	.dw	0xffff
      004575 01                   23890 	.db	1
      004576 00                   23891 	.db	0
      004577 01                   23892 	.uleb128	1
      004578 7F                   23893 	.sleb128	-1
      004579 09                   23894 	.db	9
      00457A 0C                   23895 	.db	12
      00457B 08                   23896 	.uleb128	8
      00457C 02                   23897 	.uleb128	2
      00457D 89                   23898 	.db	137
      00457E 01                   23899 	.uleb128	1
      00457F                      23900 Ldebug_CIE51_end:
      00457F 00 00 00 44          23901 	.dw	0,68
      004583 00 00 45 6D          23902 	.dw	0,(Ldebug_CIE51_start-4)
      004587 00 00 AE 76          23903 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)	;initial loc
      00458B 00 00 00 30          23904 	.dw	0,Sstm8s_tim1$TIM1_PrescalerConfig$1034-Sstm8s_tim1$TIM1_PrescalerConfig$1020
      00458F 01                   23905 	.db	1
      004590 00 00 AE 76          23906 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      004594 0E                   23907 	.db	14
      004595 02                   23908 	.uleb128	2
      004596 01                   23909 	.db	1
      004597 00 00 AE 85          23910 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      00459B 0E                   23911 	.db	14
      00459C 02                   23912 	.uleb128	2
      00459D 01                   23913 	.db	1
      00459E 00 00 AE 87          23914 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      0045A2 0E                   23915 	.db	14
      0045A3 03                   23916 	.uleb128	3
      0045A4 01                   23917 	.db	1
      0045A5 00 00 AE 89          23918 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      0045A9 0E                   23919 	.db	14
      0045AA 04                   23920 	.uleb128	4
      0045AB 01                   23921 	.db	1
      0045AC 00 00 AE 8B          23922 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      0045B0 0E                   23923 	.db	14
      0045B1 06                   23924 	.uleb128	6
      0045B2 01                   23925 	.db	1
      0045B3 00 00 AE 8D          23926 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      0045B7 0E                   23927 	.db	14
      0045B8 07                   23928 	.uleb128	7
      0045B9 01                   23929 	.db	1
      0045BA 00 00 AE 8F          23930 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      0045BE 0E                   23931 	.db	14
      0045BF 08                   23932 	.uleb128	8
      0045C0 01                   23933 	.db	1
      0045C1 00 00 AE 94          23934 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      0045C5 0E                   23935 	.db	14
      0045C6 02                   23936 	.uleb128	2
                                  23937 
                                  23938 	.area .debug_frame (NOLOAD)
      0045C7 00 00                23939 	.dw	0
      0045C9 00 0E                23940 	.dw	Ldebug_CIE52_end-Ldebug_CIE52_start
      0045CB                      23941 Ldebug_CIE52_start:
      0045CB FF FF                23942 	.dw	0xffff
      0045CD FF FF                23943 	.dw	0xffff
      0045CF 01                   23944 	.db	1
      0045D0 00                   23945 	.db	0
      0045D1 01                   23946 	.uleb128	1
      0045D2 7F                   23947 	.sleb128	-1
      0045D3 09                   23948 	.db	9
      0045D4 0C                   23949 	.db	12
      0045D5 08                   23950 	.uleb128	8
      0045D6 02                   23951 	.uleb128	2
      0045D7 89                   23952 	.db	137
      0045D8 01                   23953 	.uleb128	1
      0045D9                      23954 Ldebug_CIE52_end:
      0045D9 00 00 00 B4          23955 	.dw	0,180
      0045DD 00 00 45 C7          23956 	.dw	0,(Ldebug_CIE52_start-4)
      0045E1 00 00 AD C4          23957 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)	;initial loc
      0045E5 00 00 00 B2          23958 	.dw	0,Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969
      0045E9 01                   23959 	.db	1
      0045EA 00 00 AD C4          23960 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      0045EE 0E                   23961 	.db	14
      0045EF 02                   23962 	.uleb128	2
      0045F0 01                   23963 	.db	1
      0045F1 00 00 AD CC          23964 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      0045F5 0E                   23965 	.db	14
      0045F6 02                   23966 	.uleb128	2
      0045F7 01                   23967 	.db	1
      0045F8 00 00 AD D5          23968 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      0045FC 0E                   23969 	.db	14
      0045FD 02                   23970 	.uleb128	2
      0045FE 01                   23971 	.db	1
      0045FF 00 00 AD DE          23972 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      004603 0E                   23973 	.db	14
      004604 02                   23974 	.uleb128	2
      004605 01                   23975 	.db	1
      004606 00 00 AD E0          23976 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      00460A 0E                   23977 	.db	14
      00460B 03                   23978 	.uleb128	3
      00460C 01                   23979 	.db	1
      00460D 00 00 AD E2          23980 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      004611 0E                   23981 	.db	14
      004612 04                   23982 	.uleb128	4
      004613 01                   23983 	.db	1
      004614 00 00 AD E4          23984 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      004618 0E                   23985 	.db	14
      004619 06                   23986 	.uleb128	6
      00461A 01                   23987 	.db	1
      00461B 00 00 AD E6          23988 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      00461F 0E                   23989 	.db	14
      004620 07                   23990 	.uleb128	7
      004621 01                   23991 	.db	1
      004622 00 00 AD E8          23992 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      004626 0E                   23993 	.db	14
      004627 08                   23994 	.uleb128	8
      004628 01                   23995 	.db	1
      004629 00 00 AD ED          23996 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      00462D 0E                   23997 	.db	14
      00462E 02                   23998 	.uleb128	2
      00462F 01                   23999 	.db	1
      004630 00 00 AD FC          24000 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      004634 0E                   24001 	.db	14
      004635 02                   24002 	.uleb128	2
      004636 01                   24003 	.db	1
      004637 00 00 AD FE          24004 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      00463B 0E                   24005 	.db	14
      00463C 03                   24006 	.uleb128	3
      00463D 01                   24007 	.db	1
      00463E 00 00 AE 00          24008 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      004642 0E                   24009 	.db	14
      004643 04                   24010 	.uleb128	4
      004644 01                   24011 	.db	1
      004645 00 00 AE 02          24012 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      004649 0E                   24013 	.db	14
      00464A 06                   24014 	.uleb128	6
      00464B 01                   24015 	.db	1
      00464C 00 00 AE 04          24016 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      004650 0E                   24017 	.db	14
      004651 07                   24018 	.uleb128	7
      004652 01                   24019 	.db	1
      004653 00 00 AE 06          24020 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      004657 0E                   24021 	.db	14
      004658 08                   24022 	.uleb128	8
      004659 01                   24023 	.db	1
      00465A 00 00 AE 0B          24024 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      00465E 0E                   24025 	.db	14
      00465F 02                   24026 	.uleb128	2
      004660 01                   24027 	.db	1
      004661 00 00 AE 1A          24028 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      004665 0E                   24029 	.db	14
      004666 02                   24030 	.uleb128	2
      004667 01                   24031 	.db	1
      004668 00 00 AE 1C          24032 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      00466C 0E                   24033 	.db	14
      00466D 03                   24034 	.uleb128	3
      00466E 01                   24035 	.db	1
      00466F 00 00 AE 1E          24036 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      004673 0E                   24037 	.db	14
      004674 04                   24038 	.uleb128	4
      004675 01                   24039 	.db	1
      004676 00 00 AE 20          24040 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      00467A 0E                   24041 	.db	14
      00467B 06                   24042 	.uleb128	6
      00467C 01                   24043 	.db	1
      00467D 00 00 AE 22          24044 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      004681 0E                   24045 	.db	14
      004682 07                   24046 	.uleb128	7
      004683 01                   24047 	.db	1
      004684 00 00 AE 24          24048 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      004688 0E                   24049 	.db	14
      004689 08                   24050 	.uleb128	8
      00468A 01                   24051 	.db	1
      00468B 00 00 AE 29          24052 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      00468F 0E                   24053 	.db	14
      004690 02                   24054 	.uleb128	2
                                  24055 
                                  24056 	.area .debug_frame (NOLOAD)
      004691 00 00                24057 	.dw	0
      004693 00 0E                24058 	.dw	Ldebug_CIE53_end-Ldebug_CIE53_start
      004695                      24059 Ldebug_CIE53_start:
      004695 FF FF                24060 	.dw	0xffff
      004697 FF FF                24061 	.dw	0xffff
      004699 01                   24062 	.db	1
      00469A 00                   24063 	.db	0
      00469B 01                   24064 	.uleb128	1
      00469C 7F                   24065 	.sleb128	-1
      00469D 09                   24066 	.db	9
      00469E 0C                   24067 	.db	12
      00469F 08                   24068 	.uleb128	8
      0046A0 02                   24069 	.uleb128	2
      0046A1 89                   24070 	.db	137
      0046A2 01                   24071 	.uleb128	1
      0046A3                      24072 Ldebug_CIE53_end:
      0046A3 00 00 00 44          24073 	.dw	0,68
      0046A7 00 00 46 91          24074 	.dw	0,(Ldebug_CIE53_start-4)
      0046AB 00 00 AD 8E          24075 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)	;initial loc
      0046AF 00 00 00 36          24076 	.dw	0,Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948
      0046B3 01                   24077 	.db	1
      0046B4 00 00 AD 8E          24078 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      0046B8 0E                   24079 	.db	14
      0046B9 02                   24080 	.uleb128	2
      0046BA 01                   24081 	.db	1
      0046BB 00 00 AD 9D          24082 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      0046BF 0E                   24083 	.db	14
      0046C0 02                   24084 	.uleb128	2
      0046C1 01                   24085 	.db	1
      0046C2 00 00 AD 9F          24086 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      0046C6 0E                   24087 	.db	14
      0046C7 03                   24088 	.uleb128	3
      0046C8 01                   24089 	.db	1
      0046C9 00 00 AD A1          24090 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      0046CD 0E                   24091 	.db	14
      0046CE 04                   24092 	.uleb128	4
      0046CF 01                   24093 	.db	1
      0046D0 00 00 AD A3          24094 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      0046D4 0E                   24095 	.db	14
      0046D5 06                   24096 	.uleb128	6
      0046D6 01                   24097 	.db	1
      0046D7 00 00 AD A5          24098 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      0046DB 0E                   24099 	.db	14
      0046DC 07                   24100 	.uleb128	7
      0046DD 01                   24101 	.db	1
      0046DE 00 00 AD A7          24102 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      0046E2 0E                   24103 	.db	14
      0046E3 08                   24104 	.uleb128	8
      0046E4 01                   24105 	.db	1
      0046E5 00 00 AD AC          24106 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      0046E9 0E                   24107 	.db	14
      0046EA 02                   24108 	.uleb128	2
                                  24109 
                                  24110 	.area .debug_frame (NOLOAD)
      0046EB 00 00                24111 	.dw	0
      0046ED 00 0E                24112 	.dw	Ldebug_CIE54_end-Ldebug_CIE54_start
      0046EF                      24113 Ldebug_CIE54_start:
      0046EF FF FF                24114 	.dw	0xffff
      0046F1 FF FF                24115 	.dw	0xffff
      0046F3 01                   24116 	.db	1
      0046F4 00                   24117 	.db	0
      0046F5 01                   24118 	.uleb128	1
      0046F6 7F                   24119 	.sleb128	-1
      0046F7 09                   24120 	.db	9
      0046F8 0C                   24121 	.db	12
      0046F9 08                   24122 	.uleb128	8
      0046FA 02                   24123 	.uleb128	2
      0046FB 89                   24124 	.db	137
      0046FC 01                   24125 	.uleb128	1
      0046FD                      24126 Ldebug_CIE54_end:
      0046FD 00 00 00 59          24127 	.dw	0,89
      004701 00 00 46 EB          24128 	.dw	0,(Ldebug_CIE54_start-4)
      004705 00 00 AD 50          24129 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)	;initial loc
      004709 00 00 00 3E          24130 	.dw	0,Sstm8s_tim1$TIM1_SelectSlaveMode$946-Sstm8s_tim1$TIM1_SelectSlaveMode$930
      00470D 01                   24131 	.db	1
      00470E 00 00 AD 50          24132 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      004712 0E                   24133 	.db	14
      004713 02                   24134 	.uleb128	2
      004714 01                   24135 	.db	1
      004715 00 00 AD 59          24136 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      004719 0E                   24137 	.db	14
      00471A 02                   24138 	.uleb128	2
      00471B 01                   24139 	.db	1
      00471C 00 00 AD 62          24140 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      004720 0E                   24141 	.db	14
      004721 02                   24142 	.uleb128	2
      004722 01                   24143 	.db	1
      004723 00 00 AD 6B          24144 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      004727 0E                   24145 	.db	14
      004728 02                   24146 	.uleb128	2
      004729 01                   24147 	.db	1
      00472A 00 00 AD 74          24148 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      00472E 0E                   24149 	.db	14
      00472F 02                   24150 	.uleb128	2
      004730 01                   24151 	.db	1
      004731 00 00 AD 76          24152 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      004735 0E                   24153 	.db	14
      004736 03                   24154 	.uleb128	3
      004737 01                   24155 	.db	1
      004738 00 00 AD 78          24156 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      00473C 0E                   24157 	.db	14
      00473D 04                   24158 	.uleb128	4
      00473E 01                   24159 	.db	1
      00473F 00 00 AD 7A          24160 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      004743 0E                   24161 	.db	14
      004744 06                   24162 	.uleb128	6
      004745 01                   24163 	.db	1
      004746 00 00 AD 7C          24164 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      00474A 0E                   24165 	.db	14
      00474B 07                   24166 	.uleb128	7
      00474C 01                   24167 	.db	1
      00474D 00 00 AD 7E          24168 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      004751 0E                   24169 	.db	14
      004752 08                   24170 	.uleb128	8
      004753 01                   24171 	.db	1
      004754 00 00 AD 83          24172 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      004758 0E                   24173 	.db	14
      004759 02                   24174 	.uleb128	2
                                  24175 
                                  24176 	.area .debug_frame (NOLOAD)
      00475A 00 00                24177 	.dw	0
      00475C 00 0E                24178 	.dw	Ldebug_CIE55_end-Ldebug_CIE55_start
      00475E                      24179 Ldebug_CIE55_start:
      00475E FF FF                24180 	.dw	0xffff
      004760 FF FF                24181 	.dw	0xffff
      004762 01                   24182 	.db	1
      004763 00                   24183 	.db	0
      004764 01                   24184 	.uleb128	1
      004765 7F                   24185 	.sleb128	-1
      004766 09                   24186 	.db	9
      004767 0C                   24187 	.db	12
      004768 08                   24188 	.uleb128	8
      004769 02                   24189 	.uleb128	2
      00476A 89                   24190 	.db	137
      00476B 01                   24191 	.uleb128	1
      00476C                      24192 Ldebug_CIE55_end:
      00476C 00 00 00 67          24193 	.dw	0,103
      004770 00 00 47 5A          24194 	.dw	0,(Ldebug_CIE55_start-4)
      004774 00 00 AC F9          24195 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)	;initial loc
      004778 00 00 00 57          24196 	.dw	0,Sstm8s_tim1$TIM1_SelectOutputTrigger$928-Sstm8s_tim1$TIM1_SelectOutputTrigger$910
      00477C 01                   24197 	.db	1
      00477D 00 00 AC F9          24198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      004781 0E                   24199 	.db	14
      004782 02                   24200 	.uleb128	2
      004783 01                   24201 	.db	1
      004784 00 00 AD 09          24202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      004788 0E                   24203 	.db	14
      004789 02                   24204 	.uleb128	2
      00478A 01                   24205 	.db	1
      00478B 00 00 AD 12          24206 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      00478F 0E                   24207 	.db	14
      004790 02                   24208 	.uleb128	2
      004791 01                   24209 	.db	1
      004792 00 00 AD 1B          24210 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      004796 0E                   24211 	.db	14
      004797 02                   24212 	.uleb128	2
      004798 01                   24213 	.db	1
      004799 00 00 AD 24          24214 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      00479D 0E                   24215 	.db	14
      00479E 02                   24216 	.uleb128	2
      00479F 01                   24217 	.db	1
      0047A0 00 00 AD 2D          24218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      0047A4 0E                   24219 	.db	14
      0047A5 02                   24220 	.uleb128	2
      0047A6 01                   24221 	.db	1
      0047A7 00 00 AD 36          24222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      0047AB 0E                   24223 	.db	14
      0047AC 02                   24224 	.uleb128	2
      0047AD 01                   24225 	.db	1
      0047AE 00 00 AD 38          24226 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      0047B2 0E                   24227 	.db	14
      0047B3 03                   24228 	.uleb128	3
      0047B4 01                   24229 	.db	1
      0047B5 00 00 AD 3A          24230 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      0047B9 0E                   24231 	.db	14
      0047BA 04                   24232 	.uleb128	4
      0047BB 01                   24233 	.db	1
      0047BC 00 00 AD 3C          24234 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      0047C0 0E                   24235 	.db	14
      0047C1 06                   24236 	.uleb128	6
      0047C2 01                   24237 	.db	1
      0047C3 00 00 AD 3E          24238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      0047C7 0E                   24239 	.db	14
      0047C8 07                   24240 	.uleb128	7
      0047C9 01                   24241 	.db	1
      0047CA 00 00 AD 40          24242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      0047CE 0E                   24243 	.db	14
      0047CF 08                   24244 	.uleb128	8
      0047D0 01                   24245 	.db	1
      0047D1 00 00 AD 45          24246 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      0047D5 0E                   24247 	.db	14
      0047D6 02                   24248 	.uleb128	2
                                  24249 
                                  24250 	.area .debug_frame (NOLOAD)
      0047D7 00 00                24251 	.dw	0
      0047D9 00 0E                24252 	.dw	Ldebug_CIE56_end-Ldebug_CIE56_start
      0047DB                      24253 Ldebug_CIE56_start:
      0047DB FF FF                24254 	.dw	0xffff
      0047DD FF FF                24255 	.dw	0xffff
      0047DF 01                   24256 	.db	1
      0047E0 00                   24257 	.db	0
      0047E1 01                   24258 	.uleb128	1
      0047E2 7F                   24259 	.sleb128	-1
      0047E3 09                   24260 	.db	9
      0047E4 0C                   24261 	.db	12
      0047E5 08                   24262 	.uleb128	8
      0047E6 02                   24263 	.uleb128	2
      0047E7 89                   24264 	.db	137
      0047E8 01                   24265 	.uleb128	1
      0047E9                      24266 Ldebug_CIE56_end:
      0047E9 00 00 00 44          24267 	.dw	0,68
      0047ED 00 00 47 D7          24268 	.dw	0,(Ldebug_CIE56_start-4)
      0047F1 00 00 AC C3          24269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)	;initial loc
      0047F5 00 00 00 36          24270 	.dw	0,Sstm8s_tim1$TIM1_SelectOnePulseMode$908-Sstm8s_tim1$TIM1_SelectOnePulseMode$889
      0047F9 01                   24271 	.db	1
      0047FA 00 00 AC C3          24272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      0047FE 0E                   24273 	.db	14
      0047FF 02                   24274 	.uleb128	2
      004800 01                   24275 	.db	1
      004801 00 00 AC CB          24276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      004805 0E                   24277 	.db	14
      004806 02                   24278 	.uleb128	2
      004807 01                   24279 	.db	1
      004808 00 00 AC D4          24280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      00480C 0E                   24281 	.db	14
      00480D 03                   24282 	.uleb128	3
      00480E 01                   24283 	.db	1
      00480F 00 00 AC D6          24284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      004813 0E                   24285 	.db	14
      004814 04                   24286 	.uleb128	4
      004815 01                   24287 	.db	1
      004816 00 00 AC D8          24288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      00481A 0E                   24289 	.db	14
      00481B 06                   24290 	.uleb128	6
      00481C 01                   24291 	.db	1
      00481D 00 00 AC DA          24292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      004821 0E                   24293 	.db	14
      004822 07                   24294 	.uleb128	7
      004823 01                   24295 	.db	1
      004824 00 00 AC DC          24296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      004828 0E                   24297 	.db	14
      004829 08                   24298 	.uleb128	8
      00482A 01                   24299 	.db	1
      00482B 00 00 AC E1          24300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      00482F 0E                   24301 	.db	14
      004830 02                   24302 	.uleb128	2
                                  24303 
                                  24304 	.area .debug_frame (NOLOAD)
      004831 00 00                24305 	.dw	0
      004833 00 0E                24306 	.dw	Ldebug_CIE57_end-Ldebug_CIE57_start
      004835                      24307 Ldebug_CIE57_start:
      004835 FF FF                24308 	.dw	0xffff
      004837 FF FF                24309 	.dw	0xffff
      004839 01                   24310 	.db	1
      00483A 00                   24311 	.db	0
      00483B 01                   24312 	.uleb128	1
      00483C 7F                   24313 	.sleb128	-1
      00483D 09                   24314 	.db	9
      00483E 0C                   24315 	.db	12
      00483F 08                   24316 	.uleb128	8
      004840 02                   24317 	.uleb128	2
      004841 89                   24318 	.db	137
      004842 01                   24319 	.uleb128	1
      004843                      24320 Ldebug_CIE57_end:
      004843 00 00 00 44          24321 	.dw	0,68
      004847 00 00 48 31          24322 	.dw	0,(Ldebug_CIE57_start-4)
      00484B 00 00 AC 8D          24323 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)	;initial loc
      00484F 00 00 00 36          24324 	.dw	0,Sstm8s_tim1$TIM1_SelectHallSensor$887-Sstm8s_tim1$TIM1_SelectHallSensor$868
      004853 01                   24325 	.db	1
      004854 00 00 AC 8D          24326 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      004858 0E                   24327 	.db	14
      004859 02                   24328 	.uleb128	2
      00485A 01                   24329 	.db	1
      00485B 00 00 AC 9C          24330 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      00485F 0E                   24331 	.db	14
      004860 02                   24332 	.uleb128	2
      004861 01                   24333 	.db	1
      004862 00 00 AC 9E          24334 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      004866 0E                   24335 	.db	14
      004867 03                   24336 	.uleb128	3
      004868 01                   24337 	.db	1
      004869 00 00 AC A0          24338 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      00486D 0E                   24339 	.db	14
      00486E 04                   24340 	.uleb128	4
      00486F 01                   24341 	.db	1
      004870 00 00 AC A2          24342 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      004874 0E                   24343 	.db	14
      004875 06                   24344 	.uleb128	6
      004876 01                   24345 	.db	1
      004877 00 00 AC A4          24346 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      00487B 0E                   24347 	.db	14
      00487C 07                   24348 	.uleb128	7
      00487D 01                   24349 	.db	1
      00487E 00 00 AC A6          24350 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      004882 0E                   24351 	.db	14
      004883 08                   24352 	.uleb128	8
      004884 01                   24353 	.db	1
      004885 00 00 AC AB          24354 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      004889 0E                   24355 	.db	14
      00488A 02                   24356 	.uleb128	2
                                  24357 
                                  24358 	.area .debug_frame (NOLOAD)
      00488B 00 00                24359 	.dw	0
      00488D 00 0E                24360 	.dw	Ldebug_CIE58_end-Ldebug_CIE58_start
      00488F                      24361 Ldebug_CIE58_start:
      00488F FF FF                24362 	.dw	0xffff
      004891 FF FF                24363 	.dw	0xffff
      004893 01                   24364 	.db	1
      004894 00                   24365 	.db	0
      004895 01                   24366 	.uleb128	1
      004896 7F                   24367 	.sleb128	-1
      004897 09                   24368 	.db	9
      004898 0C                   24369 	.db	12
      004899 08                   24370 	.uleb128	8
      00489A 02                   24371 	.uleb128	2
      00489B 89                   24372 	.db	137
      00489C 01                   24373 	.uleb128	1
      00489D                      24374 Ldebug_CIE58_end:
      00489D 00 00 00 44          24375 	.dw	0,68
      0048A1 00 00 48 8B          24376 	.dw	0,(Ldebug_CIE58_start-4)
      0048A5 00 00 AC 57          24377 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)	;initial loc
      0048A9 00 00 00 36          24378 	.dw	0,Sstm8s_tim1$TIM1_UpdateRequestConfig$866-Sstm8s_tim1$TIM1_UpdateRequestConfig$847
      0048AD 01                   24379 	.db	1
      0048AE 00 00 AC 57          24380 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      0048B2 0E                   24381 	.db	14
      0048B3 02                   24382 	.uleb128	2
      0048B4 01                   24383 	.db	1
      0048B5 00 00 AC 66          24384 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      0048B9 0E                   24385 	.db	14
      0048BA 02                   24386 	.uleb128	2
      0048BB 01                   24387 	.db	1
      0048BC 00 00 AC 68          24388 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      0048C0 0E                   24389 	.db	14
      0048C1 03                   24390 	.uleb128	3
      0048C2 01                   24391 	.db	1
      0048C3 00 00 AC 6A          24392 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      0048C7 0E                   24393 	.db	14
      0048C8 04                   24394 	.uleb128	4
      0048C9 01                   24395 	.db	1
      0048CA 00 00 AC 6C          24396 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      0048CE 0E                   24397 	.db	14
      0048CF 06                   24398 	.uleb128	6
      0048D0 01                   24399 	.db	1
      0048D1 00 00 AC 6E          24400 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      0048D5 0E                   24401 	.db	14
      0048D6 07                   24402 	.uleb128	7
      0048D7 01                   24403 	.db	1
      0048D8 00 00 AC 70          24404 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      0048DC 0E                   24405 	.db	14
      0048DD 08                   24406 	.uleb128	8
      0048DE 01                   24407 	.db	1
      0048DF 00 00 AC 75          24408 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      0048E3 0E                   24409 	.db	14
      0048E4 02                   24410 	.uleb128	2
                                  24411 
                                  24412 	.area .debug_frame (NOLOAD)
      0048E5 00 00                24413 	.dw	0
      0048E7 00 0E                24414 	.dw	Ldebug_CIE59_end-Ldebug_CIE59_start
      0048E9                      24415 Ldebug_CIE59_start:
      0048E9 FF FF                24416 	.dw	0xffff
      0048EB FF FF                24417 	.dw	0xffff
      0048ED 01                   24418 	.db	1
      0048EE 00                   24419 	.db	0
      0048EF 01                   24420 	.uleb128	1
      0048F0 7F                   24421 	.sleb128	-1
      0048F1 09                   24422 	.db	9
      0048F2 0C                   24423 	.db	12
      0048F3 08                   24424 	.uleb128	8
      0048F4 02                   24425 	.uleb128	2
      0048F5 89                   24426 	.db	137
      0048F6 01                   24427 	.uleb128	1
      0048F7                      24428 Ldebug_CIE59_end:
      0048F7 00 00 00 44          24429 	.dw	0,68
      0048FB 00 00 48 E5          24430 	.dw	0,(Ldebug_CIE59_start-4)
      0048FF 00 00 AC 21          24431 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)	;initial loc
      004903 00 00 00 36          24432 	.dw	0,Sstm8s_tim1$TIM1_UpdateDisableConfig$845-Sstm8s_tim1$TIM1_UpdateDisableConfig$826
      004907 01                   24433 	.db	1
      004908 00 00 AC 21          24434 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      00490C 0E                   24435 	.db	14
      00490D 02                   24436 	.uleb128	2
      00490E 01                   24437 	.db	1
      00490F 00 00 AC 30          24438 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      004913 0E                   24439 	.db	14
      004914 02                   24440 	.uleb128	2
      004915 01                   24441 	.db	1
      004916 00 00 AC 32          24442 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      00491A 0E                   24443 	.db	14
      00491B 03                   24444 	.uleb128	3
      00491C 01                   24445 	.db	1
      00491D 00 00 AC 34          24446 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      004921 0E                   24447 	.db	14
      004922 04                   24448 	.uleb128	4
      004923 01                   24449 	.db	1
      004924 00 00 AC 36          24450 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      004928 0E                   24451 	.db	14
      004929 06                   24452 	.uleb128	6
      00492A 01                   24453 	.db	1
      00492B 00 00 AC 38          24454 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      00492F 0E                   24455 	.db	14
      004930 07                   24456 	.uleb128	7
      004931 01                   24457 	.db	1
      004932 00 00 AC 3A          24458 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      004936 0E                   24459 	.db	14
      004937 08                   24460 	.uleb128	8
      004938 01                   24461 	.db	1
      004939 00 00 AC 3F          24462 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      00493D 0E                   24463 	.db	14
      00493E 02                   24464 	.uleb128	2
                                  24465 
                                  24466 	.area .debug_frame (NOLOAD)
      00493F 00 00                24467 	.dw	0
      004941 00 0E                24468 	.dw	Ldebug_CIE60_end-Ldebug_CIE60_start
      004943                      24469 Ldebug_CIE60_start:
      004943 FF FF                24470 	.dw	0xffff
      004945 FF FF                24471 	.dw	0xffff
      004947 01                   24472 	.db	1
      004948 00                   24473 	.db	0
      004949 01                   24474 	.uleb128	1
      00494A 7F                   24475 	.sleb128	-1
      00494B 09                   24476 	.db	9
      00494C 0C                   24477 	.db	12
      00494D 08                   24478 	.uleb128	8
      00494E 02                   24479 	.uleb128	2
      00494F 89                   24480 	.db	137
      004950 01                   24481 	.uleb128	1
      004951                      24482 Ldebug_CIE60_end:
      004951 00 00 00 60          24483 	.dw	0,96
      004955 00 00 49 3F          24484 	.dw	0,(Ldebug_CIE60_start-4)
      004959 00 00 AB D3          24485 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)	;initial loc
      00495D 00 00 00 4E          24486 	.dw	0,Sstm8s_tim1$TIM1_SelectInputTrigger$824-Sstm8s_tim1$TIM1_SelectInputTrigger$808
      004961 01                   24487 	.db	1
      004962 00 00 AB D3          24488 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      004966 0E                   24489 	.db	14
      004967 02                   24490 	.uleb128	2
      004968 01                   24491 	.db	1
      004969 00 00 AB DC          24492 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      00496D 0E                   24493 	.db	14
      00496E 02                   24494 	.uleb128	2
      00496F 01                   24495 	.db	1
      004970 00 00 AB E5          24496 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      004974 0E                   24497 	.db	14
      004975 02                   24498 	.uleb128	2
      004976 01                   24499 	.db	1
      004977 00 00 AB EE          24500 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      00497B 0E                   24501 	.db	14
      00497C 02                   24502 	.uleb128	2
      00497D 01                   24503 	.db	1
      00497E 00 00 AB F7          24504 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      004982 0E                   24505 	.db	14
      004983 02                   24506 	.uleb128	2
      004984 01                   24507 	.db	1
      004985 00 00 AC 00          24508 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      004989 0E                   24509 	.db	14
      00498A 02                   24510 	.uleb128	2
      00498B 01                   24511 	.db	1
      00498C 00 00 AC 09          24512 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      004990 0E                   24513 	.db	14
      004991 03                   24514 	.uleb128	3
      004992 01                   24515 	.db	1
      004993 00 00 AC 0B          24516 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      004997 0E                   24517 	.db	14
      004998 04                   24518 	.uleb128	4
      004999 01                   24519 	.db	1
      00499A 00 00 AC 0D          24520 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      00499E 0E                   24521 	.db	14
      00499F 06                   24522 	.uleb128	6
      0049A0 01                   24523 	.db	1
      0049A1 00 00 AC 0F          24524 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      0049A5 0E                   24525 	.db	14
      0049A6 07                   24526 	.uleb128	7
      0049A7 01                   24527 	.db	1
      0049A8 00 00 AC 11          24528 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      0049AC 0E                   24529 	.db	14
      0049AD 08                   24530 	.uleb128	8
      0049AE 01                   24531 	.db	1
      0049AF 00 00 AC 16          24532 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      0049B3 0E                   24533 	.db	14
      0049B4 02                   24534 	.uleb128	2
                                  24535 
                                  24536 	.area .debug_frame (NOLOAD)
      0049B5 00 00                24537 	.dw	0
      0049B7 00 0E                24538 	.dw	Ldebug_CIE61_end-Ldebug_CIE61_start
      0049B9                      24539 Ldebug_CIE61_start:
      0049B9 FF FF                24540 	.dw	0xffff
      0049BB FF FF                24541 	.dw	0xffff
      0049BD 01                   24542 	.db	1
      0049BE 00                   24543 	.db	0
      0049BF 01                   24544 	.uleb128	1
      0049C0 7F                   24545 	.sleb128	-1
      0049C1 09                   24546 	.db	9
      0049C2 0C                   24547 	.db	12
      0049C3 08                   24548 	.uleb128	8
      0049C4 02                   24549 	.uleb128	2
      0049C5 89                   24550 	.db	137
      0049C6 01                   24551 	.uleb128	1
      0049C7                      24552 Ldebug_CIE61_end:
      0049C7 00 00 01 01          24553 	.dw	0,257
      0049CB 00 00 49 B5          24554 	.dw	0,(Ldebug_CIE61_start-4)
      0049CF 00 00 AB 2F          24555 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)	;initial loc
      0049D3 00 00 00 A4          24556 	.dw	0,Sstm8s_tim1$TIM1_TIxExternalClockConfig$806-Sstm8s_tim1$TIM1_TIxExternalClockConfig$757
      0049D7 01                   24557 	.db	1
      0049D8 00 00 AB 2F          24558 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      0049DC 0E                   24559 	.db	14
      0049DD 02                   24560 	.uleb128	2
      0049DE 01                   24561 	.db	1
      0049DF 00 00 AB 30          24562 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      0049E3 0E                   24563 	.db	14
      0049E4 03                   24564 	.uleb128	3
      0049E5 01                   24565 	.db	1
      0049E6 00 00 AB 3F          24566 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      0049EA 0E                   24567 	.db	14
      0049EB 03                   24568 	.uleb128	3
      0049EC 01                   24569 	.db	1
      0049ED 00 00 AB 48          24570 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      0049F1 0E                   24571 	.db	14
      0049F2 03                   24572 	.uleb128	3
      0049F3 01                   24573 	.db	1
      0049F4 00 00 AB 58          24574 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      0049F8 0E                   24575 	.db	14
      0049F9 03                   24576 	.uleb128	3
      0049FA 01                   24577 	.db	1
      0049FB 00 00 AB 5A          24578 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      0049FF 0E                   24579 	.db	14
      004A00 04                   24580 	.uleb128	4
      004A01 01                   24581 	.db	1
      004A02 00 00 AB 5C          24582 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      004A06 0E                   24583 	.db	14
      004A07 05                   24584 	.uleb128	5
      004A08 01                   24585 	.db	1
      004A09 00 00 AB 5E          24586 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      004A0D 0E                   24587 	.db	14
      004A0E 07                   24588 	.uleb128	7
      004A0F 01                   24589 	.db	1
      004A10 00 00 AB 60          24590 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      004A14 0E                   24591 	.db	14
      004A15 08                   24592 	.uleb128	8
      004A16 01                   24593 	.db	1
      004A17 00 00 AB 62          24594 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      004A1B 0E                   24595 	.db	14
      004A1C 09                   24596 	.uleb128	9
      004A1D 01                   24597 	.db	1
      004A1E 00 00 AB 67          24598 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      004A22 0E                   24599 	.db	14
      004A23 03                   24600 	.uleb128	3
      004A24 01                   24601 	.db	1
      004A25 00 00 AB 76          24602 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      004A29 0E                   24603 	.db	14
      004A2A 03                   24604 	.uleb128	3
      004A2B 01                   24605 	.db	1
      004A2C 00 00 AB 78          24606 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      004A30 0E                   24607 	.db	14
      004A31 04                   24608 	.uleb128	4
      004A32 01                   24609 	.db	1
      004A33 00 00 AB 7A          24610 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      004A37 0E                   24611 	.db	14
      004A38 05                   24612 	.uleb128	5
      004A39 01                   24613 	.db	1
      004A3A 00 00 AB 7C          24614 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      004A3E 0E                   24615 	.db	14
      004A3F 07                   24616 	.uleb128	7
      004A40 01                   24617 	.db	1
      004A41 00 00 AB 7E          24618 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      004A45 0E                   24619 	.db	14
      004A46 08                   24620 	.uleb128	8
      004A47 01                   24621 	.db	1
      004A48 00 00 AB 80          24622 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      004A4C 0E                   24623 	.db	14
      004A4D 09                   24624 	.uleb128	9
      004A4E 01                   24625 	.db	1
      004A4F 00 00 AB 85          24626 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      004A53 0E                   24627 	.db	14
      004A54 03                   24628 	.uleb128	3
      004A55 01                   24629 	.db	1
      004A56 00 00 AB 90          24630 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      004A5A 0E                   24631 	.db	14
      004A5B 04                   24632 	.uleb128	4
      004A5C 01                   24633 	.db	1
      004A5D 00 00 AB 92          24634 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      004A61 0E                   24635 	.db	14
      004A62 05                   24636 	.uleb128	5
      004A63 01                   24637 	.db	1
      004A64 00 00 AB 94          24638 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      004A68 0E                   24639 	.db	14
      004A69 07                   24640 	.uleb128	7
      004A6A 01                   24641 	.db	1
      004A6B 00 00 AB 96          24642 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      004A6F 0E                   24643 	.db	14
      004A70 08                   24644 	.uleb128	8
      004A71 01                   24645 	.db	1
      004A72 00 00 AB 98          24646 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      004A76 0E                   24647 	.db	14
      004A77 09                   24648 	.uleb128	9
      004A78 01                   24649 	.db	1
      004A79 00 00 AB 9D          24650 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      004A7D 0E                   24651 	.db	14
      004A7E 03                   24652 	.uleb128	3
      004A7F 01                   24653 	.db	1
      004A80 00 00 AB A8          24654 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      004A84 0E                   24655 	.db	14
      004A85 04                   24656 	.uleb128	4
      004A86 01                   24657 	.db	1
      004A87 00 00 AB AA          24658 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      004A8B 0E                   24659 	.db	14
      004A8C 05                   24660 	.uleb128	5
      004A8D 01                   24661 	.db	1
      004A8E 00 00 AB AD          24662 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      004A92 0E                   24663 	.db	14
      004A93 06                   24664 	.uleb128	6
      004A94 01                   24665 	.db	1
      004A95 00 00 AB B2          24666 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      004A99 0E                   24667 	.db	14
      004A9A 03                   24668 	.uleb128	3
      004A9B 01                   24669 	.db	1
      004A9C 00 00 AB B8          24670 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      004AA0 0E                   24671 	.db	14
      004AA1 04                   24672 	.uleb128	4
      004AA2 01                   24673 	.db	1
      004AA3 00 00 AB BA          24674 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      004AA7 0E                   24675 	.db	14
      004AA8 05                   24676 	.uleb128	5
      004AA9 01                   24677 	.db	1
      004AAA 00 00 AB BD          24678 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      004AAE 0E                   24679 	.db	14
      004AAF 06                   24680 	.uleb128	6
      004AB0 01                   24681 	.db	1
      004AB1 00 00 AB C2          24682 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      004AB5 0E                   24683 	.db	14
      004AB6 03                   24684 	.uleb128	3
      004AB7 01                   24685 	.db	1
      004AB8 00 00 AB C5          24686 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      004ABC 0E                   24687 	.db	14
      004ABD 04                   24688 	.uleb128	4
      004ABE 01                   24689 	.db	1
      004ABF 00 00 AB C9          24690 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      004AC3 0E                   24691 	.db	14
      004AC4 03                   24692 	.uleb128	3
      004AC5 01                   24693 	.db	1
      004AC6 00 00 AB D2          24694 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      004ACA 0E                   24695 	.db	14
      004ACB 02                   24696 	.uleb128	2
                                  24697 
                                  24698 	.area .debug_frame (NOLOAD)
      004ACC 00 00                24699 	.dw	0
      004ACE 00 0E                24700 	.dw	Ldebug_CIE62_end-Ldebug_CIE62_start
      004AD0                      24701 Ldebug_CIE62_start:
      004AD0 FF FF                24702 	.dw	0xffff
      004AD2 FF FF                24703 	.dw	0xffff
      004AD4 01                   24704 	.db	1
      004AD5 00                   24705 	.db	0
      004AD6 01                   24706 	.uleb128	1
      004AD7 7F                   24707 	.sleb128	-1
      004AD8 09                   24708 	.db	9
      004AD9 0C                   24709 	.db	12
      004ADA 08                   24710 	.uleb128	8
      004ADB 02                   24711 	.uleb128	2
      004ADC 89                   24712 	.db	137
      004ADD 01                   24713 	.uleb128	1
      004ADE                      24714 Ldebug_CIE62_end:
      004ADE 00 00 00 4B          24715 	.dw	0,75
      004AE2 00 00 4A CC          24716 	.dw	0,(Ldebug_CIE62_start-4)
      004AE6 00 00 AB 04          24717 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)	;initial loc
      004AEA 00 00 00 2B          24718 	.dw	0,Sstm8s_tim1$TIM1_ETRConfig$755-Sstm8s_tim1$TIM1_ETRConfig$741
      004AEE 01                   24719 	.db	1
      004AEF 00 00 AB 04          24720 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      004AF3 0E                   24721 	.db	14
      004AF4 02                   24722 	.uleb128	2
      004AF5 01                   24723 	.db	1
      004AF6 00 00 AB 05          24724 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      004AFA 0E                   24725 	.db	14
      004AFB 03                   24726 	.uleb128	3
      004AFC 01                   24727 	.db	1
      004AFD 00 00 AB 10          24728 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      004B01 0E                   24729 	.db	14
      004B02 04                   24730 	.uleb128	4
      004B03 01                   24731 	.db	1
      004B04 00 00 AB 12          24732 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      004B08 0E                   24733 	.db	14
      004B09 05                   24734 	.uleb128	5
      004B0A 01                   24735 	.db	1
      004B0B 00 00 AB 14          24736 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      004B0F 0E                   24737 	.db	14
      004B10 07                   24738 	.uleb128	7
      004B11 01                   24739 	.db	1
      004B12 00 00 AB 16          24740 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      004B16 0E                   24741 	.db	14
      004B17 08                   24742 	.uleb128	8
      004B18 01                   24743 	.db	1
      004B19 00 00 AB 18          24744 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      004B1D 0E                   24745 	.db	14
      004B1E 09                   24746 	.uleb128	9
      004B1F 01                   24747 	.db	1
      004B20 00 00 AB 1D          24748 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      004B24 0E                   24749 	.db	14
      004B25 03                   24750 	.uleb128	3
      004B26 01                   24751 	.db	1
      004B27 00 00 AB 2E          24752 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      004B2B 0E                   24753 	.db	14
      004B2C 02                   24754 	.uleb128	2
                                  24755 
                                  24756 	.area .debug_frame (NOLOAD)
      004B2D 00 00                24757 	.dw	0
      004B2F 00 0E                24758 	.dw	Ldebug_CIE63_end-Ldebug_CIE63_start
      004B31                      24759 Ldebug_CIE63_start:
      004B31 FF FF                24760 	.dw	0xffff
      004B33 FF FF                24761 	.dw	0xffff
      004B35 01                   24762 	.db	1
      004B36 00                   24763 	.db	0
      004B37 01                   24764 	.uleb128	1
      004B38 7F                   24765 	.sleb128	-1
      004B39 09                   24766 	.db	9
      004B3A 0C                   24767 	.db	12
      004B3B 08                   24768 	.uleb128	8
      004B3C 02                   24769 	.uleb128	2
      004B3D 89                   24770 	.db	137
      004B3E 01                   24771 	.uleb128	1
      004B3F                      24772 Ldebug_CIE63_end:
      004B3F 00 00 00 9F          24773 	.dw	0,159
      004B43 00 00 4B 2D          24774 	.dw	0,(Ldebug_CIE63_start-4)
      004B47 00 00 AA 9D          24775 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)	;initial loc
      004B4B 00 00 00 67          24776 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode2Config$739-Sstm8s_tim1$TIM1_ETRClockMode2Config$712
      004B4F 01                   24777 	.db	1
      004B50 00 00 AA 9D          24778 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      004B54 0E                   24779 	.db	14
      004B55 02                   24780 	.uleb128	2
      004B56 01                   24781 	.db	1
      004B57 00 00 AA AD          24782 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      004B5B 0E                   24783 	.db	14
      004B5C 02                   24784 	.uleb128	2
      004B5D 01                   24785 	.db	1
      004B5E 00 00 AA B6          24786 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      004B62 0E                   24787 	.db	14
      004B63 02                   24788 	.uleb128	2
      004B64 01                   24789 	.db	1
      004B65 00 00 AA BF          24790 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      004B69 0E                   24791 	.db	14
      004B6A 02                   24792 	.uleb128	2
      004B6B 01                   24793 	.db	1
      004B6C 00 00 AA C1          24794 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      004B70 0E                   24795 	.db	14
      004B71 03                   24796 	.uleb128	3
      004B72 01                   24797 	.db	1
      004B73 00 00 AA C3          24798 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      004B77 0E                   24799 	.db	14
      004B78 04                   24800 	.uleb128	4
      004B79 01                   24801 	.db	1
      004B7A 00 00 AA C5          24802 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      004B7E 0E                   24803 	.db	14
      004B7F 06                   24804 	.uleb128	6
      004B80 01                   24805 	.db	1
      004B81 00 00 AA C7          24806 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      004B85 0E                   24807 	.db	14
      004B86 07                   24808 	.uleb128	7
      004B87 01                   24809 	.db	1
      004B88 00 00 AA C9          24810 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      004B8C 0E                   24811 	.db	14
      004B8D 08                   24812 	.uleb128	8
      004B8E 01                   24813 	.db	1
      004B8F 00 00 AA CE          24814 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      004B93 0E                   24815 	.db	14
      004B94 02                   24816 	.uleb128	2
      004B95 01                   24817 	.db	1
      004B96 00 00 AA D7          24818 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      004B9A 0E                   24819 	.db	14
      004B9B 02                   24820 	.uleb128	2
      004B9C 01                   24821 	.db	1
      004B9D 00 00 AA E0          24822 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      004BA1 0E                   24823 	.db	14
      004BA2 03                   24824 	.uleb128	3
      004BA3 01                   24825 	.db	1
      004BA4 00 00 AA E2          24826 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      004BA8 0E                   24827 	.db	14
      004BA9 04                   24828 	.uleb128	4
      004BAA 01                   24829 	.db	1
      004BAB 00 00 AA E4          24830 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      004BAF 0E                   24831 	.db	14
      004BB0 06                   24832 	.uleb128	6
      004BB1 01                   24833 	.db	1
      004BB2 00 00 AA E6          24834 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      004BB6 0E                   24835 	.db	14
      004BB7 07                   24836 	.uleb128	7
      004BB8 01                   24837 	.db	1
      004BB9 00 00 AA E8          24838 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      004BBD 0E                   24839 	.db	14
      004BBE 08                   24840 	.uleb128	8
      004BBF 01                   24841 	.db	1
      004BC0 00 00 AA ED          24842 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      004BC4 0E                   24843 	.db	14
      004BC5 02                   24844 	.uleb128	2
      004BC6 01                   24845 	.db	1
      004BC7 00 00 AA F0          24846 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      004BCB 0E                   24847 	.db	14
      004BCC 03                   24848 	.uleb128	3
      004BCD 01                   24849 	.db	1
      004BCE 00 00 AA F3          24850 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      004BD2 0E                   24851 	.db	14
      004BD3 04                   24852 	.uleb128	4
      004BD4 01                   24853 	.db	1
      004BD5 00 00 AA F6          24854 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      004BD9 0E                   24855 	.db	14
      004BDA 05                   24856 	.uleb128	5
      004BDB 01                   24857 	.db	1
      004BDC 00 00 AA FB          24858 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      004BE0 0E                   24859 	.db	14
      004BE1 02                   24860 	.uleb128	2
                                  24861 
                                  24862 	.area .debug_frame (NOLOAD)
      004BE2 00 00                24863 	.dw	0
      004BE4 00 0E                24864 	.dw	Ldebug_CIE64_end-Ldebug_CIE64_start
      004BE6                      24865 Ldebug_CIE64_start:
      004BE6 FF FF                24866 	.dw	0xffff
      004BE8 FF FF                24867 	.dw	0xffff
      004BEA 01                   24868 	.db	1
      004BEB 00                   24869 	.db	0
      004BEC 01                   24870 	.uleb128	1
      004BED 7F                   24871 	.sleb128	-1
      004BEE 09                   24872 	.db	9
      004BEF 0C                   24873 	.db	12
      004BF0 08                   24874 	.uleb128	8
      004BF1 02                   24875 	.uleb128	2
      004BF2 89                   24876 	.db	137
      004BF3 01                   24877 	.uleb128	1
      004BF4                      24878 Ldebug_CIE64_end:
      004BF4 00 00 00 9F          24879 	.dw	0,159
      004BF8 00 00 4B E2          24880 	.dw	0,(Ldebug_CIE64_start-4)
      004BFC 00 00 AA 34          24881 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)	;initial loc
      004C00 00 00 00 69          24882 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode1Config$710-Sstm8s_tim1$TIM1_ETRClockMode1Config$683
      004C04 01                   24883 	.db	1
      004C05 00 00 AA 34          24884 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      004C09 0E                   24885 	.db	14
      004C0A 02                   24886 	.uleb128	2
      004C0B 01                   24887 	.db	1
      004C0C 00 00 AA 44          24888 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      004C10 0E                   24889 	.db	14
      004C11 02                   24890 	.uleb128	2
      004C12 01                   24891 	.db	1
      004C13 00 00 AA 4D          24892 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      004C17 0E                   24893 	.db	14
      004C18 02                   24894 	.uleb128	2
      004C19 01                   24895 	.db	1
      004C1A 00 00 AA 56          24896 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      004C1E 0E                   24897 	.db	14
      004C1F 02                   24898 	.uleb128	2
      004C20 01                   24899 	.db	1
      004C21 00 00 AA 58          24900 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      004C25 0E                   24901 	.db	14
      004C26 03                   24902 	.uleb128	3
      004C27 01                   24903 	.db	1
      004C28 00 00 AA 5A          24904 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      004C2C 0E                   24905 	.db	14
      004C2D 04                   24906 	.uleb128	4
      004C2E 01                   24907 	.db	1
      004C2F 00 00 AA 5C          24908 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      004C33 0E                   24909 	.db	14
      004C34 06                   24910 	.uleb128	6
      004C35 01                   24911 	.db	1
      004C36 00 00 AA 5E          24912 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      004C3A 0E                   24913 	.db	14
      004C3B 07                   24914 	.uleb128	7
      004C3C 01                   24915 	.db	1
      004C3D 00 00 AA 60          24916 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      004C41 0E                   24917 	.db	14
      004C42 08                   24918 	.uleb128	8
      004C43 01                   24919 	.db	1
      004C44 00 00 AA 65          24920 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      004C48 0E                   24921 	.db	14
      004C49 02                   24922 	.uleb128	2
      004C4A 01                   24923 	.db	1
      004C4B 00 00 AA 6E          24924 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      004C4F 0E                   24925 	.db	14
      004C50 02                   24926 	.uleb128	2
      004C51 01                   24927 	.db	1
      004C52 00 00 AA 77          24928 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      004C56 0E                   24929 	.db	14
      004C57 03                   24930 	.uleb128	3
      004C58 01                   24931 	.db	1
      004C59 00 00 AA 79          24932 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      004C5D 0E                   24933 	.db	14
      004C5E 04                   24934 	.uleb128	4
      004C5F 01                   24935 	.db	1
      004C60 00 00 AA 7B          24936 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      004C64 0E                   24937 	.db	14
      004C65 06                   24938 	.uleb128	6
      004C66 01                   24939 	.db	1
      004C67 00 00 AA 7D          24940 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      004C6B 0E                   24941 	.db	14
      004C6C 07                   24942 	.uleb128	7
      004C6D 01                   24943 	.db	1
      004C6E 00 00 AA 7F          24944 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      004C72 0E                   24945 	.db	14
      004C73 08                   24946 	.uleb128	8
      004C74 01                   24947 	.db	1
      004C75 00 00 AA 84          24948 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      004C79 0E                   24949 	.db	14
      004C7A 02                   24950 	.uleb128	2
      004C7B 01                   24951 	.db	1
      004C7C 00 00 AA 87          24952 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      004C80 0E                   24953 	.db	14
      004C81 03                   24954 	.uleb128	3
      004C82 01                   24955 	.db	1
      004C83 00 00 AA 8A          24956 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      004C87 0E                   24957 	.db	14
      004C88 04                   24958 	.uleb128	4
      004C89 01                   24959 	.db	1
      004C8A 00 00 AA 8D          24960 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      004C8E 0E                   24961 	.db	14
      004C8F 05                   24962 	.uleb128	5
      004C90 01                   24963 	.db	1
      004C91 00 00 AA 92          24964 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      004C95 0E                   24965 	.db	14
      004C96 02                   24966 	.uleb128	2
                                  24967 
                                  24968 	.area .debug_frame (NOLOAD)
      004C97 00 00                24969 	.dw	0
      004C99 00 0E                24970 	.dw	Ldebug_CIE65_end-Ldebug_CIE65_start
      004C9B                      24971 Ldebug_CIE65_start:
      004C9B FF FF                24972 	.dw	0xffff
      004C9D FF FF                24973 	.dw	0xffff
      004C9F 01                   24974 	.db	1
      004CA0 00                   24975 	.db	0
      004CA1 01                   24976 	.uleb128	1
      004CA2 7F                   24977 	.sleb128	-1
      004CA3 09                   24978 	.db	9
      004CA4 0C                   24979 	.db	12
      004CA5 08                   24980 	.uleb128	8
      004CA6 02                   24981 	.uleb128	2
      004CA7 89                   24982 	.db	137
      004CA8 01                   24983 	.uleb128	1
      004CA9                      24984 Ldebug_CIE65_end:
      004CA9 00 00 00 13          24985 	.dw	0,19
      004CAD 00 00 4C 97          24986 	.dw	0,(Ldebug_CIE65_start-4)
      004CB1 00 00 AA 2B          24987 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)	;initial loc
      004CB5 00 00 00 09          24988 	.dw	0,Sstm8s_tim1$TIM1_InternalClockConfig$681-Sstm8s_tim1$TIM1_InternalClockConfig$677
      004CB9 01                   24989 	.db	1
      004CBA 00 00 AA 2B          24990 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      004CBE 0E                   24991 	.db	14
      004CBF 02                   24992 	.uleb128	2
                                  24993 
                                  24994 	.area .debug_frame (NOLOAD)
      004CC0 00 00                24995 	.dw	0
      004CC2 00 0E                24996 	.dw	Ldebug_CIE66_end-Ldebug_CIE66_start
      004CC4                      24997 Ldebug_CIE66_start:
      004CC4 FF FF                24998 	.dw	0xffff
      004CC6 FF FF                24999 	.dw	0xffff
      004CC8 01                   25000 	.db	1
      004CC9 00                   25001 	.db	0
      004CCA 01                   25002 	.uleb128	1
      004CCB 7F                   25003 	.sleb128	-1
      004CCC 09                   25004 	.db	9
      004CCD 0C                   25005 	.db	12
      004CCE 08                   25006 	.uleb128	8
      004CCF 02                   25007 	.uleb128	2
      004CD0 89                   25008 	.db	137
      004CD1 01                   25009 	.uleb128	1
      004CD2                      25010 Ldebug_CIE66_end:
      004CD2 00 00 00 8A          25011 	.dw	0,138
      004CD6 00 00 4C C0          25012 	.dw	0,(Ldebug_CIE66_start-4)
      004CDA 00 00 A9 D6          25013 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)	;initial loc
      004CDE 00 00 00 55          25014 	.dw	0,Sstm8s_tim1$TIM1_ITConfig$675-Sstm8s_tim1$TIM1_ITConfig$645
      004CE2 01                   25015 	.db	1
      004CE3 00 00 A9 D6          25016 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      004CE7 0E                   25017 	.db	14
      004CE8 02                   25018 	.uleb128	2
      004CE9 01                   25019 	.db	1
      004CEA 00 00 A9 D7          25020 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      004CEE 0E                   25021 	.db	14
      004CEF 03                   25022 	.uleb128	3
      004CF0 01                   25023 	.db	1
      004CF1 00 00 A9 E0          25024 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      004CF5 0E                   25025 	.db	14
      004CF6 04                   25026 	.uleb128	4
      004CF7 01                   25027 	.db	1
      004CF8 00 00 A9 E2          25028 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      004CFC 0E                   25029 	.db	14
      004CFD 05                   25030 	.uleb128	5
      004CFE 01                   25031 	.db	1
      004CFF 00 00 A9 E4          25032 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      004D03 0E                   25033 	.db	14
      004D04 07                   25034 	.uleb128	7
      004D05 01                   25035 	.db	1
      004D06 00 00 A9 E6          25036 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      004D0A 0E                   25037 	.db	14
      004D0B 08                   25038 	.uleb128	8
      004D0C 01                   25039 	.db	1
      004D0D 00 00 A9 E8          25040 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      004D11 0E                   25041 	.db	14
      004D12 09                   25042 	.uleb128	9
      004D13 01                   25043 	.db	1
      004D14 00 00 A9 ED          25044 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      004D18 0E                   25045 	.db	14
      004D19 03                   25046 	.uleb128	3
      004D1A 01                   25047 	.db	1
      004D1B 00 00 A9 FC          25048 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      004D1F 0E                   25049 	.db	14
      004D20 03                   25050 	.uleb128	3
      004D21 01                   25051 	.db	1
      004D22 00 00 A9 FE          25052 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      004D26 0E                   25053 	.db	14
      004D27 04                   25054 	.uleb128	4
      004D28 01                   25055 	.db	1
      004D29 00 00 AA 00          25056 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      004D2D 0E                   25057 	.db	14
      004D2E 05                   25058 	.uleb128	5
      004D2F 01                   25059 	.db	1
      004D30 00 00 AA 02          25060 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      004D34 0E                   25061 	.db	14
      004D35 07                   25062 	.uleb128	7
      004D36 01                   25063 	.db	1
      004D37 00 00 AA 04          25064 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      004D3B 0E                   25065 	.db	14
      004D3C 08                   25066 	.uleb128	8
      004D3D 01                   25067 	.db	1
      004D3E 00 00 AA 06          25068 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      004D42 0E                   25069 	.db	14
      004D43 09                   25070 	.uleb128	9
      004D44 01                   25071 	.db	1
      004D45 00 00 AA 0B          25072 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      004D49 0E                   25073 	.db	14
      004D4A 03                   25074 	.uleb128	3
      004D4B 01                   25075 	.db	1
      004D4C 00 00 AA 1E          25076 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      004D50 0E                   25077 	.db	14
      004D51 04                   25078 	.uleb128	4
      004D52 01                   25079 	.db	1
      004D53 00 00 AA 24          25080 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      004D57 0E                   25081 	.db	14
      004D58 03                   25082 	.uleb128	3
      004D59 01                   25083 	.db	1
      004D5A 00 00 AA 2A          25084 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      004D5E 0E                   25085 	.db	14
      004D5F 02                   25086 	.uleb128	2
                                  25087 
                                  25088 	.area .debug_frame (NOLOAD)
      004D60 00 00                25089 	.dw	0
      004D62 00 0E                25090 	.dw	Ldebug_CIE67_end-Ldebug_CIE67_start
      004D64                      25091 Ldebug_CIE67_start:
      004D64 FF FF                25092 	.dw	0xffff
      004D66 FF FF                25093 	.dw	0xffff
      004D68 01                   25094 	.db	1
      004D69 00                   25095 	.db	0
      004D6A 01                   25096 	.uleb128	1
      004D6B 7F                   25097 	.sleb128	-1
      004D6C 09                   25098 	.db	9
      004D6D 0C                   25099 	.db	12
      004D6E 08                   25100 	.uleb128	8
      004D6F 02                   25101 	.uleb128	2
      004D70 89                   25102 	.db	137
      004D71 01                   25103 	.uleb128	1
      004D72                      25104 Ldebug_CIE67_end:
      004D72 00 00 00 44          25105 	.dw	0,68
      004D76 00 00 4D 60          25106 	.dw	0,(Ldebug_CIE67_start-4)
      004D7A 00 00 A9 A0          25107 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)	;initial loc
      004D7E 00 00 00 36          25108 	.dw	0,Sstm8s_tim1$TIM1_CtrlPWMOutputs$643-Sstm8s_tim1$TIM1_CtrlPWMOutputs$624
      004D82 01                   25109 	.db	1
      004D83 00 00 A9 A0          25110 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      004D87 0E                   25111 	.db	14
      004D88 02                   25112 	.uleb128	2
      004D89 01                   25113 	.db	1
      004D8A 00 00 A9 AF          25114 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      004D8E 0E                   25115 	.db	14
      004D8F 02                   25116 	.uleb128	2
      004D90 01                   25117 	.db	1
      004D91 00 00 A9 B1          25118 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      004D95 0E                   25119 	.db	14
      004D96 03                   25120 	.uleb128	3
      004D97 01                   25121 	.db	1
      004D98 00 00 A9 B3          25122 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      004D9C 0E                   25123 	.db	14
      004D9D 04                   25124 	.uleb128	4
      004D9E 01                   25125 	.db	1
      004D9F 00 00 A9 B5          25126 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      004DA3 0E                   25127 	.db	14
      004DA4 06                   25128 	.uleb128	6
      004DA5 01                   25129 	.db	1
      004DA6 00 00 A9 B7          25130 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      004DAA 0E                   25131 	.db	14
      004DAB 07                   25132 	.uleb128	7
      004DAC 01                   25133 	.db	1
      004DAD 00 00 A9 B9          25134 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      004DB1 0E                   25135 	.db	14
      004DB2 08                   25136 	.uleb128	8
      004DB3 01                   25137 	.db	1
      004DB4 00 00 A9 BE          25138 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      004DB8 0E                   25139 	.db	14
      004DB9 02                   25140 	.uleb128	2
                                  25141 
                                  25142 	.area .debug_frame (NOLOAD)
      004DBA 00 00                25143 	.dw	0
      004DBC 00 0E                25144 	.dw	Ldebug_CIE68_end-Ldebug_CIE68_start
      004DBE                      25145 Ldebug_CIE68_start:
      004DBE FF FF                25146 	.dw	0xffff
      004DC0 FF FF                25147 	.dw	0xffff
      004DC2 01                   25148 	.db	1
      004DC3 00                   25149 	.db	0
      004DC4 01                   25150 	.uleb128	1
      004DC5 7F                   25151 	.sleb128	-1
      004DC6 09                   25152 	.db	9
      004DC7 0C                   25153 	.db	12
      004DC8 08                   25154 	.uleb128	8
      004DC9 02                   25155 	.uleb128	2
      004DCA 89                   25156 	.db	137
      004DCB 01                   25157 	.uleb128	1
      004DCC                      25158 Ldebug_CIE68_end:
      004DCC 00 00 00 44          25159 	.dw	0,68
      004DD0 00 00 4D BA          25160 	.dw	0,(Ldebug_CIE68_start-4)
      004DD4 00 00 A9 6A          25161 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)	;initial loc
      004DD8 00 00 00 36          25162 	.dw	0,Sstm8s_tim1$TIM1_Cmd$622-Sstm8s_tim1$TIM1_Cmd$603
      004DDC 01                   25163 	.db	1
      004DDD 00 00 A9 6A          25164 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      004DE1 0E                   25165 	.db	14
      004DE2 02                   25166 	.uleb128	2
      004DE3 01                   25167 	.db	1
      004DE4 00 00 A9 79          25168 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      004DE8 0E                   25169 	.db	14
      004DE9 02                   25170 	.uleb128	2
      004DEA 01                   25171 	.db	1
      004DEB 00 00 A9 7B          25172 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      004DEF 0E                   25173 	.db	14
      004DF0 03                   25174 	.uleb128	3
      004DF1 01                   25175 	.db	1
      004DF2 00 00 A9 7D          25176 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      004DF6 0E                   25177 	.db	14
      004DF7 04                   25178 	.uleb128	4
      004DF8 01                   25179 	.db	1
      004DF9 00 00 A9 7F          25180 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      004DFD 0E                   25181 	.db	14
      004DFE 06                   25182 	.uleb128	6
      004DFF 01                   25183 	.db	1
      004E00 00 00 A9 81          25184 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      004E04 0E                   25185 	.db	14
      004E05 07                   25186 	.uleb128	7
      004E06 01                   25187 	.db	1
      004E07 00 00 A9 83          25188 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      004E0B 0E                   25189 	.db	14
      004E0C 08                   25190 	.uleb128	8
      004E0D 01                   25191 	.db	1
      004E0E 00 00 A9 88          25192 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      004E12 0E                   25193 	.db	14
      004E13 02                   25194 	.uleb128	2
                                  25195 
                                  25196 	.area .debug_frame (NOLOAD)
      004E14 00 00                25197 	.dw	0
      004E16 00 0E                25198 	.dw	Ldebug_CIE69_end-Ldebug_CIE69_start
      004E18                      25199 Ldebug_CIE69_start:
      004E18 FF FF                25200 	.dw	0xffff
      004E1A FF FF                25201 	.dw	0xffff
      004E1C 01                   25202 	.db	1
      004E1D 00                   25203 	.db	0
      004E1E 01                   25204 	.uleb128	1
      004E1F 7F                   25205 	.sleb128	-1
      004E20 09                   25206 	.db	9
      004E21 0C                   25207 	.db	12
      004E22 08                   25208 	.uleb128	8
      004E23 02                   25209 	.uleb128	2
      004E24 89                   25210 	.db	137
      004E25 01                   25211 	.uleb128	1
      004E26                      25212 Ldebug_CIE69_end:
      004E26 00 00 01 A9          25213 	.dw	0,425
      004E2A 00 00 4E 14          25214 	.dw	0,(Ldebug_CIE69_start-4)
      004E2E 00 00 A8 36          25215 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)	;initial loc
      004E32 00 00 01 34          25216 	.dw	0,Sstm8s_tim1$TIM1_PWMIConfig$601-Sstm8s_tim1$TIM1_PWMIConfig$509
      004E36 01                   25217 	.db	1
      004E37 00 00 A8 36          25218 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      004E3B 0E                   25219 	.db	14
      004E3C 02                   25220 	.uleb128	2
      004E3D 01                   25221 	.db	1
      004E3E 00 00 A8 37          25222 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      004E42 0E                   25223 	.db	14
      004E43 04                   25224 	.uleb128	4
      004E44 01                   25225 	.db	1
      004E45 00 00 A8 46          25226 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      004E49 0E                   25227 	.db	14
      004E4A 04                   25228 	.uleb128	4
      004E4B 01                   25229 	.db	1
      004E4C 00 00 A8 48          25230 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      004E50 0E                   25231 	.db	14
      004E51 05                   25232 	.uleb128	5
      004E52 01                   25233 	.db	1
      004E53 00 00 A8 4A          25234 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      004E57 0E                   25235 	.db	14
      004E58 06                   25236 	.uleb128	6
      004E59 01                   25237 	.db	1
      004E5A 00 00 A8 4C          25238 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      004E5E 0E                   25239 	.db	14
      004E5F 08                   25240 	.uleb128	8
      004E60 01                   25241 	.db	1
      004E61 00 00 A8 4E          25242 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      004E65 0E                   25243 	.db	14
      004E66 09                   25244 	.uleb128	9
      004E67 01                   25245 	.db	1
      004E68 00 00 A8 50          25246 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      004E6C 0E                   25247 	.db	14
      004E6D 0A                   25248 	.uleb128	10
      004E6E 01                   25249 	.db	1
      004E6F 00 00 A8 55          25250 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      004E73 0E                   25251 	.db	14
      004E74 04                   25252 	.uleb128	4
      004E75 01                   25253 	.db	1
      004E76 00 00 A8 63          25254 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      004E7A 0E                   25255 	.db	14
      004E7B 04                   25256 	.uleb128	4
      004E7C 01                   25257 	.db	1
      004E7D 00 00 A8 73          25258 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      004E81 0E                   25259 	.db	14
      004E82 05                   25260 	.uleb128	5
      004E83 01                   25261 	.db	1
      004E84 00 00 A8 75          25262 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      004E88 0E                   25263 	.db	14
      004E89 06                   25264 	.uleb128	6
      004E8A 01                   25265 	.db	1
      004E8B 00 00 A8 77          25266 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      004E8F 0E                   25267 	.db	14
      004E90 08                   25268 	.uleb128	8
      004E91 01                   25269 	.db	1
      004E92 00 00 A8 79          25270 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      004E96 0E                   25271 	.db	14
      004E97 09                   25272 	.uleb128	9
      004E98 01                   25273 	.db	1
      004E99 00 00 A8 7B          25274 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      004E9D 0E                   25275 	.db	14
      004E9E 0A                   25276 	.uleb128	10
      004E9F 01                   25277 	.db	1
      004EA0 00 00 A8 80          25278 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      004EA4 0E                   25279 	.db	14
      004EA5 04                   25280 	.uleb128	4
      004EA6 01                   25281 	.db	1
      004EA7 00 00 A8 8E          25282 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      004EAB 0E                   25283 	.db	14
      004EAC 04                   25284 	.uleb128	4
      004EAD 01                   25285 	.db	1
      004EAE 00 00 A8 9E          25286 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      004EB2 0E                   25287 	.db	14
      004EB3 04                   25288 	.uleb128	4
      004EB4 01                   25289 	.db	1
      004EB5 00 00 A8 A7          25290 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      004EB9 0E                   25291 	.db	14
      004EBA 04                   25292 	.uleb128	4
      004EBB 01                   25293 	.db	1
      004EBC 00 00 A8 A9          25294 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      004EC0 0E                   25295 	.db	14
      004EC1 05                   25296 	.uleb128	5
      004EC2 01                   25297 	.db	1
      004EC3 00 00 A8 AB          25298 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      004EC7 0E                   25299 	.db	14
      004EC8 06                   25300 	.uleb128	6
      004EC9 01                   25301 	.db	1
      004ECA 00 00 A8 AD          25302 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      004ECE 0E                   25303 	.db	14
      004ECF 08                   25304 	.uleb128	8
      004ED0 01                   25305 	.db	1
      004ED1 00 00 A8 AF          25306 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      004ED5 0E                   25307 	.db	14
      004ED6 09                   25308 	.uleb128	9
      004ED7 01                   25309 	.db	1
      004ED8 00 00 A8 B1          25310 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      004EDC 0E                   25311 	.db	14
      004EDD 0A                   25312 	.uleb128	10
      004EDE 01                   25313 	.db	1
      004EDF 00 00 A8 B6          25314 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      004EE3 0E                   25315 	.db	14
      004EE4 04                   25316 	.uleb128	4
      004EE5 01                   25317 	.db	1
      004EE6 00 00 A8 C6          25318 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      004EEA 0E                   25319 	.db	14
      004EEB 04                   25320 	.uleb128	4
      004EEC 01                   25321 	.db	1
      004EED 00 00 A8 CF          25322 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      004EF1 0E                   25323 	.db	14
      004EF2 04                   25324 	.uleb128	4
      004EF3 01                   25325 	.db	1
      004EF4 00 00 A8 D8          25326 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      004EF8 0E                   25327 	.db	14
      004EF9 04                   25328 	.uleb128	4
      004EFA 01                   25329 	.db	1
      004EFB 00 00 A8 DA          25330 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      004EFF 0E                   25331 	.db	14
      004F00 05                   25332 	.uleb128	5
      004F01 01                   25333 	.db	1
      004F02 00 00 A8 DC          25334 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      004F06 0E                   25335 	.db	14
      004F07 06                   25336 	.uleb128	6
      004F08 01                   25337 	.db	1
      004F09 00 00 A8 DE          25338 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      004F0D 0E                   25339 	.db	14
      004F0E 08                   25340 	.uleb128	8
      004F0F 01                   25341 	.db	1
      004F10 00 00 A8 E0          25342 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      004F14 0E                   25343 	.db	14
      004F15 09                   25344 	.uleb128	9
      004F16 01                   25345 	.db	1
      004F17 00 00 A8 E2          25346 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      004F1B 0E                   25347 	.db	14
      004F1C 0A                   25348 	.uleb128	10
      004F1D 01                   25349 	.db	1
      004F1E 00 00 A8 E7          25350 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      004F22 0E                   25351 	.db	14
      004F23 04                   25352 	.uleb128	4
      004F24 01                   25353 	.db	1
      004F25 00 00 A9 14          25354 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      004F29 0E                   25355 	.db	14
      004F2A 05                   25356 	.uleb128	5
      004F2B 01                   25357 	.db	1
      004F2C 00 00 A9 17          25358 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      004F30 0E                   25359 	.db	14
      004F31 06                   25360 	.uleb128	6
      004F32 01                   25361 	.db	1
      004F33 00 00 A9 1A          25362 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      004F37 0E                   25363 	.db	14
      004F38 07                   25364 	.uleb128	7
      004F39 01                   25365 	.db	1
      004F3A 00 00 A9 1F          25366 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      004F3E 0E                   25367 	.db	14
      004F3F 04                   25368 	.uleb128	4
      004F40 01                   25369 	.db	1
      004F41 00 00 A9 22          25370 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      004F45 0E                   25371 	.db	14
      004F46 05                   25372 	.uleb128	5
      004F47 01                   25373 	.db	1
      004F48 00 00 A9 26          25374 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      004F4C 0E                   25375 	.db	14
      004F4D 04                   25376 	.uleb128	4
      004F4E 01                   25377 	.db	1
      004F4F 00 00 A9 29          25378 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      004F53 0E                   25379 	.db	14
      004F54 05                   25380 	.uleb128	5
      004F55 01                   25381 	.db	1
      004F56 00 00 A9 2C          25382 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      004F5A 0E                   25383 	.db	14
      004F5B 06                   25384 	.uleb128	6
      004F5C 01                   25385 	.db	1
      004F5D 00 00 A9 2F          25386 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      004F61 0E                   25387 	.db	14
      004F62 07                   25388 	.uleb128	7
      004F63 01                   25389 	.db	1
      004F64 00 00 A9 34          25390 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      004F68 0E                   25391 	.db	14
      004F69 04                   25392 	.uleb128	4
      004F6A 01                   25393 	.db	1
      004F6B 00 00 A9 37          25394 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      004F6F 0E                   25395 	.db	14
      004F70 05                   25396 	.uleb128	5
      004F71 01                   25397 	.db	1
      004F72 00 00 A9 3B          25398 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      004F76 0E                   25399 	.db	14
      004F77 04                   25400 	.uleb128	4
      004F78 01                   25401 	.db	1
      004F79 00 00 A9 41          25402 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      004F7D 0E                   25403 	.db	14
      004F7E 05                   25404 	.uleb128	5
      004F7F 01                   25405 	.db	1
      004F80 00 00 A9 44          25406 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      004F84 0E                   25407 	.db	14
      004F85 06                   25408 	.uleb128	6
      004F86 01                   25409 	.db	1
      004F87 00 00 A9 47          25410 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      004F8B 0E                   25411 	.db	14
      004F8C 07                   25412 	.uleb128	7
      004F8D 01                   25413 	.db	1
      004F8E 00 00 A9 4C          25414 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      004F92 0E                   25415 	.db	14
      004F93 04                   25416 	.uleb128	4
      004F94 01                   25417 	.db	1
      004F95 00 00 A9 4F          25418 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      004F99 0E                   25419 	.db	14
      004F9A 05                   25420 	.uleb128	5
      004F9B 01                   25421 	.db	1
      004F9C 00 00 A9 53          25422 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      004FA0 0E                   25423 	.db	14
      004FA1 04                   25424 	.uleb128	4
      004FA2 01                   25425 	.db	1
      004FA3 00 00 A9 56          25426 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      004FA7 0E                   25427 	.db	14
      004FA8 05                   25428 	.uleb128	5
      004FA9 01                   25429 	.db	1
      004FAA 00 00 A9 59          25430 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      004FAE 0E                   25431 	.db	14
      004FAF 06                   25432 	.uleb128	6
      004FB0 01                   25433 	.db	1
      004FB1 00 00 A9 5C          25434 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      004FB5 0E                   25435 	.db	14
      004FB6 07                   25436 	.uleb128	7
      004FB7 01                   25437 	.db	1
      004FB8 00 00 A9 61          25438 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      004FBC 0E                   25439 	.db	14
      004FBD 04                   25440 	.uleb128	4
      004FBE 01                   25441 	.db	1
      004FBF 00 00 A9 64          25442 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      004FC3 0E                   25443 	.db	14
      004FC4 05                   25444 	.uleb128	5
      004FC5 01                   25445 	.db	1
      004FC6 00 00 A9 68          25446 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      004FCA 0E                   25447 	.db	14
      004FCB 04                   25448 	.uleb128	4
      004FCC 01                   25449 	.db	1
      004FCD 00 00 A9 69          25450 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      004FD1 0E                   25451 	.db	14
      004FD2 02                   25452 	.uleb128	2
                                  25453 
                                  25454 	.area .debug_frame (NOLOAD)
      004FD3 00 00                25455 	.dw	0
      004FD5 00 0E                25456 	.dw	Ldebug_CIE70_end-Ldebug_CIE70_start
      004FD7                      25457 Ldebug_CIE70_start:
      004FD7 FF FF                25458 	.dw	0xffff
      004FD9 FF FF                25459 	.dw	0xffff
      004FDB 01                   25460 	.db	1
      004FDC 00                   25461 	.db	0
      004FDD 01                   25462 	.uleb128	1
      004FDE 7F                   25463 	.sleb128	-1
      004FDF 09                   25464 	.db	9
      004FE0 0C                   25465 	.db	12
      004FE1 08                   25466 	.uleb128	8
      004FE2 02                   25467 	.uleb128	2
      004FE3 89                   25468 	.db	137
      004FE4 01                   25469 	.uleb128	1
      004FE5                      25470 Ldebug_CIE70_end:
      004FE5 00 00 01 E1          25471 	.dw	0,481
      004FE9 00 00 4F D3          25472 	.dw	0,(Ldebug_CIE70_start-4)
      004FED 00 00 A6 E5          25473 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)	;initial loc
      004FF1 00 00 01 51          25474 	.dw	0,Sstm8s_tim1$TIM1_ICInit$507-Sstm8s_tim1$TIM1_ICInit$414
      004FF5 01                   25475 	.db	1
      004FF6 00 00 A6 E5          25476 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      004FFA 0E                   25477 	.db	14
      004FFB 02                   25478 	.uleb128	2
      004FFC 01                   25479 	.db	1
      004FFD 00 00 A6 E6          25480 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      005001 0E                   25481 	.db	14
      005002 04                   25482 	.uleb128	4
      005003 01                   25483 	.db	1
      005004 00 00 A6 F4          25484 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      005008 0E                   25485 	.db	14
      005009 04                   25486 	.uleb128	4
      00500A 01                   25487 	.db	1
      00500B 00 00 A7 03          25488 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      00500F 0E                   25489 	.db	14
      005010 04                   25490 	.uleb128	4
      005011 01                   25491 	.db	1
      005012 00 00 A7 21          25492 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      005016 0E                   25493 	.db	14
      005017 04                   25494 	.uleb128	4
      005018 01                   25495 	.db	1
      005019 00 00 A7 23          25496 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      00501D 0E                   25497 	.db	14
      00501E 05                   25498 	.uleb128	5
      00501F 01                   25499 	.db	1
      005020 00 00 A7 25          25500 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      005024 0E                   25501 	.db	14
      005025 06                   25502 	.uleb128	6
      005026 01                   25503 	.db	1
      005027 00 00 A7 27          25504 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      00502B 0E                   25505 	.db	14
      00502C 08                   25506 	.uleb128	8
      00502D 01                   25507 	.db	1
      00502E 00 00 A7 29          25508 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      005032 0E                   25509 	.db	14
      005033 09                   25510 	.uleb128	9
      005034 01                   25511 	.db	1
      005035 00 00 A7 2B          25512 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      005039 0E                   25513 	.db	14
      00503A 0A                   25514 	.uleb128	10
      00503B 01                   25515 	.db	1
      00503C 00 00 A7 30          25516 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      005040 0E                   25517 	.db	14
      005041 04                   25518 	.uleb128	4
      005042 01                   25519 	.db	1
      005043 00 00 A7 3F          25520 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      005047 0E                   25521 	.db	14
      005048 04                   25522 	.uleb128	4
      005049 01                   25523 	.db	1
      00504A 00 00 A7 41          25524 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      00504E 0E                   25525 	.db	14
      00504F 05                   25526 	.uleb128	5
      005050 01                   25527 	.db	1
      005051 00 00 A7 43          25528 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      005055 0E                   25529 	.db	14
      005056 06                   25530 	.uleb128	6
      005057 01                   25531 	.db	1
      005058 00 00 A7 45          25532 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      00505C 0E                   25533 	.db	14
      00505D 08                   25534 	.uleb128	8
      00505E 01                   25535 	.db	1
      00505F 00 00 A7 47          25536 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      005063 0E                   25537 	.db	14
      005064 09                   25538 	.uleb128	9
      005065 01                   25539 	.db	1
      005066 00 00 A7 49          25540 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      00506A 0E                   25541 	.db	14
      00506B 0A                   25542 	.uleb128	10
      00506C 01                   25543 	.db	1
      00506D 00 00 A7 4E          25544 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      005071 0E                   25545 	.db	14
      005072 04                   25546 	.uleb128	4
      005073 01                   25547 	.db	1
      005074 00 00 A7 56          25548 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      005078 0E                   25549 	.db	14
      005079 04                   25550 	.uleb128	4
      00507A 01                   25551 	.db	1
      00507B 00 00 A7 5F          25552 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      00507F 0E                   25553 	.db	14
      005080 04                   25554 	.uleb128	4
      005081 01                   25555 	.db	1
      005082 00 00 A7 68          25556 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      005086 0E                   25557 	.db	14
      005087 04                   25558 	.uleb128	4
      005088 01                   25559 	.db	1
      005089 00 00 A7 6A          25560 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      00508D 0E                   25561 	.db	14
      00508E 05                   25562 	.uleb128	5
      00508F 01                   25563 	.db	1
      005090 00 00 A7 6C          25564 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      005094 0E                   25565 	.db	14
      005095 06                   25566 	.uleb128	6
      005096 01                   25567 	.db	1
      005097 00 00 A7 6E          25568 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      00509B 0E                   25569 	.db	14
      00509C 08                   25570 	.uleb128	8
      00509D 01                   25571 	.db	1
      00509E 00 00 A7 70          25572 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      0050A2 0E                   25573 	.db	14
      0050A3 09                   25574 	.uleb128	9
      0050A4 01                   25575 	.db	1
      0050A5 00 00 A7 72          25576 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      0050A9 0E                   25577 	.db	14
      0050AA 0A                   25578 	.uleb128	10
      0050AB 01                   25579 	.db	1
      0050AC 00 00 A7 77          25580 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      0050B0 0E                   25581 	.db	14
      0050B1 04                   25582 	.uleb128	4
      0050B2 01                   25583 	.db	1
      0050B3 00 00 A7 87          25584 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      0050B7 0E                   25585 	.db	14
      0050B8 04                   25586 	.uleb128	4
      0050B9 01                   25587 	.db	1
      0050BA 00 00 A7 90          25588 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      0050BE 0E                   25589 	.db	14
      0050BF 04                   25590 	.uleb128	4
      0050C0 01                   25591 	.db	1
      0050C1 00 00 A7 99          25592 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      0050C5 0E                   25593 	.db	14
      0050C6 04                   25594 	.uleb128	4
      0050C7 01                   25595 	.db	1
      0050C8 00 00 A7 9B          25596 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      0050CC 0E                   25597 	.db	14
      0050CD 05                   25598 	.uleb128	5
      0050CE 01                   25599 	.db	1
      0050CF 00 00 A7 9D          25600 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      0050D3 0E                   25601 	.db	14
      0050D4 06                   25602 	.uleb128	6
      0050D5 01                   25603 	.db	1
      0050D6 00 00 A7 9F          25604 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      0050DA 0E                   25605 	.db	14
      0050DB 08                   25606 	.uleb128	8
      0050DC 01                   25607 	.db	1
      0050DD 00 00 A7 A1          25608 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      0050E1 0E                   25609 	.db	14
      0050E2 09                   25610 	.uleb128	9
      0050E3 01                   25611 	.db	1
      0050E4 00 00 A7 A3          25612 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      0050E8 0E                   25613 	.db	14
      0050E9 0A                   25614 	.uleb128	10
      0050EA 01                   25615 	.db	1
      0050EB 00 00 A7 A8          25616 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      0050EF 0E                   25617 	.db	14
      0050F0 04                   25618 	.uleb128	4
      0050F1 01                   25619 	.db	1
      0050F2 00 00 A7 B3          25620 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      0050F6 0E                   25621 	.db	14
      0050F7 05                   25622 	.uleb128	5
      0050F8 01                   25623 	.db	1
      0050F9 00 00 A7 B5          25624 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      0050FD 0E                   25625 	.db	14
      0050FE 06                   25626 	.uleb128	6
      0050FF 01                   25627 	.db	1
      005100 00 00 A7 B7          25628 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      005104 0E                   25629 	.db	14
      005105 08                   25630 	.uleb128	8
      005106 01                   25631 	.db	1
      005107 00 00 A7 B9          25632 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      00510B 0E                   25633 	.db	14
      00510C 09                   25634 	.uleb128	9
      00510D 01                   25635 	.db	1
      00510E 00 00 A7 BB          25636 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      005112 0E                   25637 	.db	14
      005113 0A                   25638 	.uleb128	10
      005114 01                   25639 	.db	1
      005115 00 00 A7 C0          25640 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      005119 0E                   25641 	.db	14
      00511A 04                   25642 	.uleb128	4
      00511B 01                   25643 	.db	1
      00511C 00 00 A7 CA          25644 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      005120 0E                   25645 	.db	14
      005121 05                   25646 	.uleb128	5
      005122 01                   25647 	.db	1
      005123 00 00 A7 CD          25648 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      005127 0E                   25649 	.db	14
      005128 06                   25650 	.uleb128	6
      005129 01                   25651 	.db	1
      00512A 00 00 A7 D0          25652 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      00512E 0E                   25653 	.db	14
      00512F 07                   25654 	.uleb128	7
      005130 01                   25655 	.db	1
      005131 00 00 A7 D5          25656 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      005135 0E                   25657 	.db	14
      005136 04                   25658 	.uleb128	4
      005137 01                   25659 	.db	1
      005138 00 00 A7 D8          25660 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      00513C 0E                   25661 	.db	14
      00513D 05                   25662 	.uleb128	5
      00513E 01                   25663 	.db	1
      00513F 00 00 A7 DC          25664 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      005143 0E                   25665 	.db	14
      005144 04                   25666 	.uleb128	4
      005145 01                   25667 	.db	1
      005146 00 00 A7 EA          25668 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      00514A 0E                   25669 	.db	14
      00514B 05                   25670 	.uleb128	5
      00514C 01                   25671 	.db	1
      00514D 00 00 A7 ED          25672 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      005151 0E                   25673 	.db	14
      005152 06                   25674 	.uleb128	6
      005153 01                   25675 	.db	1
      005154 00 00 A7 F0          25676 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      005158 0E                   25677 	.db	14
      005159 07                   25678 	.uleb128	7
      00515A 01                   25679 	.db	1
      00515B 00 00 A7 F5          25680 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      00515F 0E                   25681 	.db	14
      005160 04                   25682 	.uleb128	4
      005161 01                   25683 	.db	1
      005162 00 00 A7 F8          25684 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      005166 0E                   25685 	.db	14
      005167 05                   25686 	.uleb128	5
      005168 01                   25687 	.db	1
      005169 00 00 A7 FC          25688 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      00516D 0E                   25689 	.db	14
      00516E 04                   25690 	.uleb128	4
      00516F 01                   25691 	.db	1
      005170 00 00 A8 0A          25692 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      005174 0E                   25693 	.db	14
      005175 05                   25694 	.uleb128	5
      005176 01                   25695 	.db	1
      005177 00 00 A8 0D          25696 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      00517B 0E                   25697 	.db	14
      00517C 06                   25698 	.uleb128	6
      00517D 01                   25699 	.db	1
      00517E 00 00 A8 10          25700 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      005182 0E                   25701 	.db	14
      005183 07                   25702 	.uleb128	7
      005184 01                   25703 	.db	1
      005185 00 00 A8 15          25704 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      005189 0E                   25705 	.db	14
      00518A 04                   25706 	.uleb128	4
      00518B 01                   25707 	.db	1
      00518C 00 00 A8 18          25708 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      005190 0E                   25709 	.db	14
      005191 05                   25710 	.uleb128	5
      005192 01                   25711 	.db	1
      005193 00 00 A8 1C          25712 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      005197 0E                   25713 	.db	14
      005198 04                   25714 	.uleb128	4
      005199 01                   25715 	.db	1
      00519A 00 00 A8 22          25716 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      00519E 0E                   25717 	.db	14
      00519F 05                   25718 	.uleb128	5
      0051A0 01                   25719 	.db	1
      0051A1 00 00 A8 25          25720 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0051A5 0E                   25721 	.db	14
      0051A6 06                   25722 	.uleb128	6
      0051A7 01                   25723 	.db	1
      0051A8 00 00 A8 28          25724 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0051AC 0E                   25725 	.db	14
      0051AD 07                   25726 	.uleb128	7
      0051AE 01                   25727 	.db	1
      0051AF 00 00 A8 2D          25728 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      0051B3 0E                   25729 	.db	14
      0051B4 04                   25730 	.uleb128	4
      0051B5 01                   25731 	.db	1
      0051B6 00 00 A8 30          25732 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      0051BA 0E                   25733 	.db	14
      0051BB 05                   25734 	.uleb128	5
      0051BC 01                   25735 	.db	1
      0051BD 00 00 A8 34          25736 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      0051C1 0E                   25737 	.db	14
      0051C2 04                   25738 	.uleb128	4
      0051C3 01                   25739 	.db	1
      0051C4 00 00 A8 35          25740 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      0051C8 0E                   25741 	.db	14
      0051C9 02                   25742 	.uleb128	2
                                  25743 
                                  25744 	.area .debug_frame (NOLOAD)
      0051CA 00 00                25745 	.dw	0
      0051CC 00 0E                25746 	.dw	Ldebug_CIE71_end-Ldebug_CIE71_start
      0051CE                      25747 Ldebug_CIE71_start:
      0051CE FF FF                25748 	.dw	0xffff
      0051D0 FF FF                25749 	.dw	0xffff
      0051D2 01                   25750 	.db	1
      0051D3 00                   25751 	.db	0
      0051D4 01                   25752 	.uleb128	1
      0051D5 7F                   25753 	.sleb128	-1
      0051D6 09                   25754 	.db	9
      0051D7 0C                   25755 	.db	12
      0051D8 08                   25756 	.uleb128	8
      0051D9 02                   25757 	.uleb128	2
      0051DA 89                   25758 	.db	137
      0051DB 01                   25759 	.uleb128	1
      0051DC                      25760 Ldebug_CIE71_end:
      0051DC 00 00 01 24          25761 	.dw	0,292
      0051E0 00 00 51 CA          25762 	.dw	0,(Ldebug_CIE71_start-4)
      0051E4 00 00 A6 1F          25763 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)	;initial loc
      0051E8 00 00 00 C6          25764 	.dw	0,Sstm8s_tim1$TIM1_BDTRConfig$412-Sstm8s_tim1$TIM1_BDTRConfig$361
      0051EC 01                   25765 	.db	1
      0051ED 00 00 A6 1F          25766 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      0051F1 0E                   25767 	.db	14
      0051F2 02                   25768 	.uleb128	2
      0051F3 01                   25769 	.db	1
      0051F4 00 00 A6 20          25770 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      0051F8 0E                   25771 	.db	14
      0051F9 03                   25772 	.uleb128	3
      0051FA 01                   25773 	.db	1
      0051FB 00 00 A6 29          25774 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      0051FF 0E                   25775 	.db	14
      005200 03                   25776 	.uleb128	3
      005201 01                   25777 	.db	1
      005202 00 00 A6 32          25778 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      005206 0E                   25779 	.db	14
      005207 04                   25780 	.uleb128	4
      005208 01                   25781 	.db	1
      005209 00 00 A6 34          25782 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      00520D 0E                   25783 	.db	14
      00520E 05                   25784 	.uleb128	5
      00520F 01                   25785 	.db	1
      005210 00 00 A6 36          25786 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      005214 0E                   25787 	.db	14
      005215 07                   25788 	.uleb128	7
      005216 01                   25789 	.db	1
      005217 00 00 A6 38          25790 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      00521B 0E                   25791 	.db	14
      00521C 08                   25792 	.uleb128	8
      00521D 01                   25793 	.db	1
      00521E 00 00 A6 3A          25794 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      005222 0E                   25795 	.db	14
      005223 09                   25796 	.uleb128	9
      005224 01                   25797 	.db	1
      005225 00 00 A6 3F          25798 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      005229 0E                   25799 	.db	14
      00522A 03                   25800 	.uleb128	3
      00522B 01                   25801 	.db	1
      00522C 00 00 A6 4E          25802 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      005230 0E                   25803 	.db	14
      005231 03                   25804 	.uleb128	3
      005232 01                   25805 	.db	1
      005233 00 00 A6 57          25806 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      005237 0E                   25807 	.db	14
      005238 03                   25808 	.uleb128	3
      005239 01                   25809 	.db	1
      00523A 00 00 A6 60          25810 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      00523E 0E                   25811 	.db	14
      00523F 03                   25812 	.uleb128	3
      005240 01                   25813 	.db	1
      005241 00 00 A6 62          25814 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      005245 0E                   25815 	.db	14
      005246 04                   25816 	.uleb128	4
      005247 01                   25817 	.db	1
      005248 00 00 A6 64          25818 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      00524C 0E                   25819 	.db	14
      00524D 05                   25820 	.uleb128	5
      00524E 01                   25821 	.db	1
      00524F 00 00 A6 66          25822 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      005253 0E                   25823 	.db	14
      005254 07                   25824 	.uleb128	7
      005255 01                   25825 	.db	1
      005256 00 00 A6 68          25826 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      00525A 0E                   25827 	.db	14
      00525B 08                   25828 	.uleb128	8
      00525C 01                   25829 	.db	1
      00525D 00 00 A6 6A          25830 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      005261 0E                   25831 	.db	14
      005262 09                   25832 	.uleb128	9
      005263 01                   25833 	.db	1
      005264 00 00 A6 6F          25834 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      005268 0E                   25835 	.db	14
      005269 03                   25836 	.uleb128	3
      00526A 01                   25837 	.db	1
      00526B 00 00 A6 78          25838 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      00526F 0E                   25839 	.db	14
      005270 03                   25840 	.uleb128	3
      005271 01                   25841 	.db	1
      005272 00 00 A6 81          25842 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      005276 0E                   25843 	.db	14
      005277 04                   25844 	.uleb128	4
      005278 01                   25845 	.db	1
      005279 00 00 A6 83          25846 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      00527D 0E                   25847 	.db	14
      00527E 05                   25848 	.uleb128	5
      00527F 01                   25849 	.db	1
      005280 00 00 A6 85          25850 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      005284 0E                   25851 	.db	14
      005285 07                   25852 	.uleb128	7
      005286 01                   25853 	.db	1
      005287 00 00 A6 87          25854 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      00528B 0E                   25855 	.db	14
      00528C 08                   25856 	.uleb128	8
      00528D 01                   25857 	.db	1
      00528E 00 00 A6 89          25858 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      005292 0E                   25859 	.db	14
      005293 09                   25860 	.uleb128	9
      005294 01                   25861 	.db	1
      005295 00 00 A6 8E          25862 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      005299 0E                   25863 	.db	14
      00529A 03                   25864 	.uleb128	3
      00529B 01                   25865 	.db	1
      00529C 00 00 A6 9E          25866 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      0052A0 0E                   25867 	.db	14
      0052A1 03                   25868 	.uleb128	3
      0052A2 01                   25869 	.db	1
      0052A3 00 00 A6 A0          25870 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      0052A7 0E                   25871 	.db	14
      0052A8 04                   25872 	.uleb128	4
      0052A9 01                   25873 	.db	1
      0052AA 00 00 A6 A2          25874 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      0052AE 0E                   25875 	.db	14
      0052AF 05                   25876 	.uleb128	5
      0052B0 01                   25877 	.db	1
      0052B1 00 00 A6 A4          25878 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      0052B5 0E                   25879 	.db	14
      0052B6 07                   25880 	.uleb128	7
      0052B7 01                   25881 	.db	1
      0052B8 00 00 A6 A6          25882 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      0052BC 0E                   25883 	.db	14
      0052BD 08                   25884 	.uleb128	8
      0052BE 01                   25885 	.db	1
      0052BF 00 00 A6 A8          25886 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      0052C3 0E                   25887 	.db	14
      0052C4 09                   25888 	.uleb128	9
      0052C5 01                   25889 	.db	1
      0052C6 00 00 A6 AD          25890 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      0052CA 0E                   25891 	.db	14
      0052CB 03                   25892 	.uleb128	3
      0052CC 01                   25893 	.db	1
      0052CD 00 00 A6 B6          25894 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      0052D1 0E                   25895 	.db	14
      0052D2 03                   25896 	.uleb128	3
      0052D3 01                   25897 	.db	1
      0052D4 00 00 A6 BF          25898 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      0052D8 0E                   25899 	.db	14
      0052D9 04                   25900 	.uleb128	4
      0052DA 01                   25901 	.db	1
      0052DB 00 00 A6 C1          25902 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      0052DF 0E                   25903 	.db	14
      0052E0 05                   25904 	.uleb128	5
      0052E1 01                   25905 	.db	1
      0052E2 00 00 A6 C3          25906 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      0052E6 0E                   25907 	.db	14
      0052E7 07                   25908 	.uleb128	7
      0052E8 01                   25909 	.db	1
      0052E9 00 00 A6 C5          25910 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      0052ED 0E                   25911 	.db	14
      0052EE 08                   25912 	.uleb128	8
      0052EF 01                   25913 	.db	1
      0052F0 00 00 A6 C7          25914 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      0052F4 0E                   25915 	.db	14
      0052F5 09                   25916 	.uleb128	9
      0052F6 01                   25917 	.db	1
      0052F7 00 00 A6 CC          25918 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      0052FB 0E                   25919 	.db	14
      0052FC 03                   25920 	.uleb128	3
      0052FD 01                   25921 	.db	1
      0052FE 00 00 A6 E4          25922 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      005302 0E                   25923 	.db	14
      005303 02                   25924 	.uleb128	2
                                  25925 
                                  25926 	.area .debug_frame (NOLOAD)
      005304 00 00                25927 	.dw	0
      005306 00 0E                25928 	.dw	Ldebug_CIE72_end-Ldebug_CIE72_start
      005308                      25929 Ldebug_CIE72_start:
      005308 FF FF                25930 	.dw	0xffff
      00530A FF FF                25931 	.dw	0xffff
      00530C 01                   25932 	.db	1
      00530D 00                   25933 	.db	0
      00530E 01                   25934 	.uleb128	1
      00530F 7F                   25935 	.sleb128	-1
      005310 09                   25936 	.db	9
      005311 0C                   25937 	.db	12
      005312 08                   25938 	.uleb128	8
      005313 02                   25939 	.uleb128	2
      005314 89                   25940 	.db	137
      005315 01                   25941 	.uleb128	1
      005316                      25942 Ldebug_CIE72_end:
      005316 00 00 01 01          25943 	.dw	0,257
      00531A 00 00 53 04          25944 	.dw	0,(Ldebug_CIE72_start-4)
      00531E 00 00 A5 32          25945 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)	;initial loc
      005322 00 00 00 ED          25946 	.dw	0,Sstm8s_tim1$TIM1_OC4Init$359-Sstm8s_tim1$TIM1_OC4Init$304
      005326 01                   25947 	.db	1
      005327 00 00 A5 32          25948 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      00532B 0E                   25949 	.db	14
      00532C 02                   25950 	.uleb128	2
      00532D 01                   25951 	.db	1
      00532E 00 00 A5 33          25952 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      005332 0E                   25953 	.db	14
      005333 04                   25954 	.uleb128	4
      005334 01                   25955 	.db	1
      005335 00 00 A5 43          25956 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      005339 0E                   25957 	.db	14
      00533A 04                   25958 	.uleb128	4
      00533B 01                   25959 	.db	1
      00533C 00 00 A5 4C          25960 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      005340 0E                   25961 	.db	14
      005341 04                   25962 	.uleb128	4
      005342 01                   25963 	.db	1
      005343 00 00 A5 55          25964 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      005347 0E                   25965 	.db	14
      005348 04                   25966 	.uleb128	4
      005349 01                   25967 	.db	1
      00534A 00 00 A5 5E          25968 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      00534E 0E                   25969 	.db	14
      00534F 04                   25970 	.uleb128	4
      005350 01                   25971 	.db	1
      005351 00 00 A5 67          25972 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      005355 0E                   25973 	.db	14
      005356 04                   25974 	.uleb128	4
      005357 01                   25975 	.db	1
      005358 00 00 A5 69          25976 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      00535C 0E                   25977 	.db	14
      00535D 05                   25978 	.uleb128	5
      00535E 01                   25979 	.db	1
      00535F 00 00 A5 6B          25980 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      005363 0E                   25981 	.db	14
      005364 06                   25982 	.uleb128	6
      005365 01                   25983 	.db	1
      005366 00 00 A5 6D          25984 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      00536A 0E                   25985 	.db	14
      00536B 08                   25986 	.uleb128	8
      00536C 01                   25987 	.db	1
      00536D 00 00 A5 6F          25988 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      005371 0E                   25989 	.db	14
      005372 09                   25990 	.uleb128	9
      005373 01                   25991 	.db	1
      005374 00 00 A5 71          25992 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      005378 0E                   25993 	.db	14
      005379 0A                   25994 	.uleb128	10
      00537A 01                   25995 	.db	1
      00537B 00 00 A5 76          25996 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      00537F 0E                   25997 	.db	14
      005380 04                   25998 	.uleb128	4
      005381 01                   25999 	.db	1
      005382 00 00 A5 86          26000 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      005386 0E                   26001 	.db	14
      005387 04                   26002 	.uleb128	4
      005388 01                   26003 	.db	1
      005389 00 00 A5 88          26004 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      00538D 0E                   26005 	.db	14
      00538E 05                   26006 	.uleb128	5
      00538F 01                   26007 	.db	1
      005390 00 00 A5 8A          26008 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      005394 0E                   26009 	.db	14
      005395 06                   26010 	.uleb128	6
      005396 01                   26011 	.db	1
      005397 00 00 A5 8C          26012 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      00539B 0E                   26013 	.db	14
      00539C 08                   26014 	.uleb128	8
      00539D 01                   26015 	.db	1
      00539E 00 00 A5 8E          26016 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      0053A2 0E                   26017 	.db	14
      0053A3 09                   26018 	.uleb128	9
      0053A4 01                   26019 	.db	1
      0053A5 00 00 A5 90          26020 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      0053A9 0E                   26021 	.db	14
      0053AA 0A                   26022 	.uleb128	10
      0053AB 01                   26023 	.db	1
      0053AC 00 00 A5 95          26024 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      0053B0 0E                   26025 	.db	14
      0053B1 04                   26026 	.uleb128	4
      0053B2 01                   26027 	.db	1
      0053B3 00 00 A5 A5          26028 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      0053B7 0E                   26029 	.db	14
      0053B8 04                   26030 	.uleb128	4
      0053B9 01                   26031 	.db	1
      0053BA 00 00 A5 A7          26032 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      0053BE 0E                   26033 	.db	14
      0053BF 05                   26034 	.uleb128	5
      0053C0 01                   26035 	.db	1
      0053C1 00 00 A5 A9          26036 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      0053C5 0E                   26037 	.db	14
      0053C6 06                   26038 	.uleb128	6
      0053C7 01                   26039 	.db	1
      0053C8 00 00 A5 AB          26040 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      0053CC 0E                   26041 	.db	14
      0053CD 08                   26042 	.uleb128	8
      0053CE 01                   26043 	.db	1
      0053CF 00 00 A5 AD          26044 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      0053D3 0E                   26045 	.db	14
      0053D4 09                   26046 	.uleb128	9
      0053D5 01                   26047 	.db	1
      0053D6 00 00 A5 AF          26048 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      0053DA 0E                   26049 	.db	14
      0053DB 0A                   26050 	.uleb128	10
      0053DC 01                   26051 	.db	1
      0053DD 00 00 A5 B4          26052 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      0053E1 0E                   26053 	.db	14
      0053E2 04                   26054 	.uleb128	4
      0053E3 01                   26055 	.db	1
      0053E4 00 00 A5 BD          26056 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      0053E8 0E                   26057 	.db	14
      0053E9 04                   26058 	.uleb128	4
      0053EA 01                   26059 	.db	1
      0053EB 00 00 A5 C6          26060 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      0053EF 0E                   26061 	.db	14
      0053F0 05                   26062 	.uleb128	5
      0053F1 01                   26063 	.db	1
      0053F2 00 00 A5 C8          26064 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      0053F6 0E                   26065 	.db	14
      0053F7 06                   26066 	.uleb128	6
      0053F8 01                   26067 	.db	1
      0053F9 00 00 A5 CA          26068 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      0053FD 0E                   26069 	.db	14
      0053FE 08                   26070 	.uleb128	8
      0053FF 01                   26071 	.db	1
      005400 00 00 A5 CC          26072 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      005404 0E                   26073 	.db	14
      005405 09                   26074 	.uleb128	9
      005406 01                   26075 	.db	1
      005407 00 00 A5 CE          26076 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      00540B 0E                   26077 	.db	14
      00540C 0A                   26078 	.uleb128	10
      00540D 01                   26079 	.db	1
      00540E 00 00 A5 D3          26080 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      005412 0E                   26081 	.db	14
      005413 04                   26082 	.uleb128	4
      005414 01                   26083 	.db	1
      005415 00 00 A6 1E          26084 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      005419 0E                   26085 	.db	14
      00541A 02                   26086 	.uleb128	2
                                  26087 
                                  26088 	.area .debug_frame (NOLOAD)
      00541B 00 00                26089 	.dw	0
      00541D 00 0E                26090 	.dw	Ldebug_CIE73_end-Ldebug_CIE73_start
      00541F                      26091 Ldebug_CIE73_start:
      00541F FF FF                26092 	.dw	0xffff
      005421 FF FF                26093 	.dw	0xffff
      005423 01                   26094 	.db	1
      005424 00                   26095 	.db	0
      005425 01                   26096 	.uleb128	1
      005426 7F                   26097 	.sleb128	-1
      005427 09                   26098 	.db	9
      005428 0C                   26099 	.db	12
      005429 08                   26100 	.uleb128	8
      00542A 02                   26101 	.uleb128	2
      00542B 89                   26102 	.db	137
      00542C 01                   26103 	.uleb128	1
      00542D                      26104 Ldebug_CIE73_end:
      00542D 00 00 01 94          26105 	.dw	0,404
      005431 00 00 54 1B          26106 	.dw	0,(Ldebug_CIE73_start-4)
      005435 00 00 A3 CF          26107 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)	;initial loc
      005439 00 00 01 63          26108 	.dw	0,Sstm8s_tim1$TIM1_OC3Init$302-Sstm8s_tim1$TIM1_OC3Init$225
      00543D 01                   26109 	.db	1
      00543E 00 00 A3 CF          26110 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      005442 0E                   26111 	.db	14
      005443 02                   26112 	.uleb128	2
      005444 01                   26113 	.db	1
      005445 00 00 A3 D1          26114 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      005449 0E                   26115 	.db	14
      00544A 05                   26116 	.uleb128	5
      00544B 01                   26117 	.db	1
      00544C 00 00 A3 E1          26118 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      005450 0E                   26119 	.db	14
      005451 05                   26120 	.uleb128	5
      005452 01                   26121 	.db	1
      005453 00 00 A3 EA          26122 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      005457 0E                   26123 	.db	14
      005458 05                   26124 	.uleb128	5
      005459 01                   26125 	.db	1
      00545A 00 00 A3 F3          26126 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      00545E 0E                   26127 	.db	14
      00545F 05                   26128 	.uleb128	5
      005460 01                   26129 	.db	1
      005461 00 00 A3 FC          26130 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      005465 0E                   26131 	.db	14
      005466 05                   26132 	.uleb128	5
      005467 01                   26133 	.db	1
      005468 00 00 A4 05          26134 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      00546C 0E                   26135 	.db	14
      00546D 05                   26136 	.uleb128	5
      00546E 01                   26137 	.db	1
      00546F 00 00 A4 07          26138 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      005473 0E                   26139 	.db	14
      005474 06                   26140 	.uleb128	6
      005475 01                   26141 	.db	1
      005476 00 00 A4 09          26142 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      00547A 0E                   26143 	.db	14
      00547B 07                   26144 	.uleb128	7
      00547C 01                   26145 	.db	1
      00547D 00 00 A4 0B          26146 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      005481 0E                   26147 	.db	14
      005482 09                   26148 	.uleb128	9
      005483 01                   26149 	.db	1
      005484 00 00 A4 0D          26150 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      005488 0E                   26151 	.db	14
      005489 0A                   26152 	.uleb128	10
      00548A 01                   26153 	.db	1
      00548B 00 00 A4 0F          26154 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      00548F 0E                   26155 	.db	14
      005490 0B                   26156 	.uleb128	11
      005491 01                   26157 	.db	1
      005492 00 00 A4 14          26158 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      005496 0E                   26159 	.db	14
      005497 05                   26160 	.uleb128	5
      005498 01                   26161 	.db	1
      005499 00 00 A4 24          26162 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      00549D 0E                   26163 	.db	14
      00549E 05                   26164 	.uleb128	5
      00549F 01                   26165 	.db	1
      0054A0 00 00 A4 26          26166 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      0054A4 0E                   26167 	.db	14
      0054A5 06                   26168 	.uleb128	6
      0054A6 01                   26169 	.db	1
      0054A7 00 00 A4 28          26170 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      0054AB 0E                   26171 	.db	14
      0054AC 07                   26172 	.uleb128	7
      0054AD 01                   26173 	.db	1
      0054AE 00 00 A4 2A          26174 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      0054B2 0E                   26175 	.db	14
      0054B3 09                   26176 	.uleb128	9
      0054B4 01                   26177 	.db	1
      0054B5 00 00 A4 2C          26178 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      0054B9 0E                   26179 	.db	14
      0054BA 0A                   26180 	.uleb128	10
      0054BB 01                   26181 	.db	1
      0054BC 00 00 A4 2E          26182 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      0054C0 0E                   26183 	.db	14
      0054C1 0B                   26184 	.uleb128	11
      0054C2 01                   26185 	.db	1
      0054C3 00 00 A4 33          26186 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0054C7 0E                   26187 	.db	14
      0054C8 05                   26188 	.uleb128	5
      0054C9 01                   26189 	.db	1
      0054CA 00 00 A4 43          26190 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0054CE 0E                   26191 	.db	14
      0054CF 05                   26192 	.uleb128	5
      0054D0 01                   26193 	.db	1
      0054D1 00 00 A4 45          26194 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      0054D5 0E                   26195 	.db	14
      0054D6 06                   26196 	.uleb128	6
      0054D7 01                   26197 	.db	1
      0054D8 00 00 A4 47          26198 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      0054DC 0E                   26199 	.db	14
      0054DD 07                   26200 	.uleb128	7
      0054DE 01                   26201 	.db	1
      0054DF 00 00 A4 49          26202 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      0054E3 0E                   26203 	.db	14
      0054E4 09                   26204 	.uleb128	9
      0054E5 01                   26205 	.db	1
      0054E6 00 00 A4 4B          26206 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      0054EA 0E                   26207 	.db	14
      0054EB 0A                   26208 	.uleb128	10
      0054EC 01                   26209 	.db	1
      0054ED 00 00 A4 4D          26210 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      0054F1 0E                   26211 	.db	14
      0054F2 0B                   26212 	.uleb128	11
      0054F3 01                   26213 	.db	1
      0054F4 00 00 A4 52          26214 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      0054F8 0E                   26215 	.db	14
      0054F9 05                   26216 	.uleb128	5
      0054FA 01                   26217 	.db	1
      0054FB 00 00 A4 62          26218 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      0054FF 0E                   26219 	.db	14
      005500 05                   26220 	.uleb128	5
      005501 01                   26221 	.db	1
      005502 00 00 A4 64          26222 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      005506 0E                   26223 	.db	14
      005507 06                   26224 	.uleb128	6
      005508 01                   26225 	.db	1
      005509 00 00 A4 66          26226 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      00550D 0E                   26227 	.db	14
      00550E 07                   26228 	.uleb128	7
      00550F 01                   26229 	.db	1
      005510 00 00 A4 68          26230 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      005514 0E                   26231 	.db	14
      005515 09                   26232 	.uleb128	9
      005516 01                   26233 	.db	1
      005517 00 00 A4 6A          26234 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      00551B 0E                   26235 	.db	14
      00551C 0A                   26236 	.uleb128	10
      00551D 01                   26237 	.db	1
      00551E 00 00 A4 6C          26238 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      005522 0E                   26239 	.db	14
      005523 0B                   26240 	.uleb128	11
      005524 01                   26241 	.db	1
      005525 00 00 A4 71          26242 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      005529 0E                   26243 	.db	14
      00552A 05                   26244 	.uleb128	5
      00552B 01                   26245 	.db	1
      00552C 00 00 A4 81          26246 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      005530 0E                   26247 	.db	14
      005531 05                   26248 	.uleb128	5
      005532 01                   26249 	.db	1
      005533 00 00 A4 83          26250 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      005537 0E                   26251 	.db	14
      005538 06                   26252 	.uleb128	6
      005539 01                   26253 	.db	1
      00553A 00 00 A4 85          26254 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      00553E 0E                   26255 	.db	14
      00553F 07                   26256 	.uleb128	7
      005540 01                   26257 	.db	1
      005541 00 00 A4 87          26258 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      005545 0E                   26259 	.db	14
      005546 09                   26260 	.uleb128	9
      005547 01                   26261 	.db	1
      005548 00 00 A4 89          26262 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      00554C 0E                   26263 	.db	14
      00554D 0A                   26264 	.uleb128	10
      00554E 01                   26265 	.db	1
      00554F 00 00 A4 8B          26266 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      005553 0E                   26267 	.db	14
      005554 0B                   26268 	.uleb128	11
      005555 01                   26269 	.db	1
      005556 00 00 A4 90          26270 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      00555A 0E                   26271 	.db	14
      00555B 05                   26272 	.uleb128	5
      00555C 01                   26273 	.db	1
      00555D 00 00 A4 99          26274 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      005561 0E                   26275 	.db	14
      005562 05                   26276 	.uleb128	5
      005563 01                   26277 	.db	1
      005564 00 00 A4 A2          26278 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      005568 0E                   26279 	.db	14
      005569 06                   26280 	.uleb128	6
      00556A 01                   26281 	.db	1
      00556B 00 00 A4 A4          26282 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      00556F 0E                   26283 	.db	14
      005570 07                   26284 	.uleb128	7
      005571 01                   26285 	.db	1
      005572 00 00 A4 A6          26286 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      005576 0E                   26287 	.db	14
      005577 09                   26288 	.uleb128	9
      005578 01                   26289 	.db	1
      005579 00 00 A4 A8          26290 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      00557D 0E                   26291 	.db	14
      00557E 0A                   26292 	.uleb128	10
      00557F 01                   26293 	.db	1
      005580 00 00 A4 AA          26294 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      005584 0E                   26295 	.db	14
      005585 0B                   26296 	.uleb128	11
      005586 01                   26297 	.db	1
      005587 00 00 A4 AF          26298 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      00558B 0E                   26299 	.db	14
      00558C 05                   26300 	.uleb128	5
      00558D 01                   26301 	.db	1
      00558E 00 00 A4 B8          26302 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      005592 0E                   26303 	.db	14
      005593 05                   26304 	.uleb128	5
      005594 01                   26305 	.db	1
      005595 00 00 A4 C1          26306 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      005599 0E                   26307 	.db	14
      00559A 06                   26308 	.uleb128	6
      00559B 01                   26309 	.db	1
      00559C 00 00 A4 C3          26310 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      0055A0 0E                   26311 	.db	14
      0055A1 07                   26312 	.uleb128	7
      0055A2 01                   26313 	.db	1
      0055A3 00 00 A4 C5          26314 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      0055A7 0E                   26315 	.db	14
      0055A8 09                   26316 	.uleb128	9
      0055A9 01                   26317 	.db	1
      0055AA 00 00 A4 C7          26318 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      0055AE 0E                   26319 	.db	14
      0055AF 0A                   26320 	.uleb128	10
      0055B0 01                   26321 	.db	1
      0055B1 00 00 A4 C9          26322 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      0055B5 0E                   26323 	.db	14
      0055B6 0B                   26324 	.uleb128	11
      0055B7 01                   26325 	.db	1
      0055B8 00 00 A4 CE          26326 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      0055BC 0E                   26327 	.db	14
      0055BD 05                   26328 	.uleb128	5
      0055BE 01                   26329 	.db	1
      0055BF 00 00 A5 31          26330 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      0055C3 0E                   26331 	.db	14
      0055C4 02                   26332 	.uleb128	2
                                  26333 
                                  26334 	.area .debug_frame (NOLOAD)
      0055C5 00 00                26335 	.dw	0
      0055C7 00 0E                26336 	.dw	Ldebug_CIE74_end-Ldebug_CIE74_start
      0055C9                      26337 Ldebug_CIE74_start:
      0055C9 FF FF                26338 	.dw	0xffff
      0055CB FF FF                26339 	.dw	0xffff
      0055CD 01                   26340 	.db	1
      0055CE 00                   26341 	.db	0
      0055CF 01                   26342 	.uleb128	1
      0055D0 7F                   26343 	.sleb128	-1
      0055D1 09                   26344 	.db	9
      0055D2 0C                   26345 	.db	12
      0055D3 08                   26346 	.uleb128	8
      0055D4 02                   26347 	.uleb128	2
      0055D5 89                   26348 	.db	137
      0055D6 01                   26349 	.uleb128	1
      0055D7                      26350 Ldebug_CIE74_end:
      0055D7 00 00 01 94          26351 	.dw	0,404
      0055DB 00 00 55 C5          26352 	.dw	0,(Ldebug_CIE74_start-4)
      0055DF 00 00 A2 6C          26353 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)	;initial loc
      0055E3 00 00 01 63          26354 	.dw	0,Sstm8s_tim1$TIM1_OC2Init$223-Sstm8s_tim1$TIM1_OC2Init$146
      0055E7 01                   26355 	.db	1
      0055E8 00 00 A2 6C          26356 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      0055EC 0E                   26357 	.db	14
      0055ED 02                   26358 	.uleb128	2
      0055EE 01                   26359 	.db	1
      0055EF 00 00 A2 6E          26360 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      0055F3 0E                   26361 	.db	14
      0055F4 05                   26362 	.uleb128	5
      0055F5 01                   26363 	.db	1
      0055F6 00 00 A2 7E          26364 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      0055FA 0E                   26365 	.db	14
      0055FB 05                   26366 	.uleb128	5
      0055FC 01                   26367 	.db	1
      0055FD 00 00 A2 87          26368 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      005601 0E                   26369 	.db	14
      005602 05                   26370 	.uleb128	5
      005603 01                   26371 	.db	1
      005604 00 00 A2 90          26372 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      005608 0E                   26373 	.db	14
      005609 05                   26374 	.uleb128	5
      00560A 01                   26375 	.db	1
      00560B 00 00 A2 99          26376 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      00560F 0E                   26377 	.db	14
      005610 05                   26378 	.uleb128	5
      005611 01                   26379 	.db	1
      005612 00 00 A2 A2          26380 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      005616 0E                   26381 	.db	14
      005617 05                   26382 	.uleb128	5
      005618 01                   26383 	.db	1
      005619 00 00 A2 A4          26384 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      00561D 0E                   26385 	.db	14
      00561E 06                   26386 	.uleb128	6
      00561F 01                   26387 	.db	1
      005620 00 00 A2 A6          26388 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      005624 0E                   26389 	.db	14
      005625 08                   26390 	.uleb128	8
      005626 01                   26391 	.db	1
      005627 00 00 A2 A8          26392 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      00562B 0E                   26393 	.db	14
      00562C 09                   26394 	.uleb128	9
      00562D 01                   26395 	.db	1
      00562E 00 00 A2 AA          26396 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      005632 0E                   26397 	.db	14
      005633 0A                   26398 	.uleb128	10
      005634 01                   26399 	.db	1
      005635 00 00 A2 AC          26400 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      005639 0E                   26401 	.db	14
      00563A 0B                   26402 	.uleb128	11
      00563B 01                   26403 	.db	1
      00563C 00 00 A2 B1          26404 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      005640 0E                   26405 	.db	14
      005641 05                   26406 	.uleb128	5
      005642 01                   26407 	.db	1
      005643 00 00 A2 C1          26408 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      005647 0E                   26409 	.db	14
      005648 05                   26410 	.uleb128	5
      005649 01                   26411 	.db	1
      00564A 00 00 A2 C3          26412 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      00564E 0E                   26413 	.db	14
      00564F 06                   26414 	.uleb128	6
      005650 01                   26415 	.db	1
      005651 00 00 A2 C5          26416 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      005655 0E                   26417 	.db	14
      005656 08                   26418 	.uleb128	8
      005657 01                   26419 	.db	1
      005658 00 00 A2 C7          26420 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      00565C 0E                   26421 	.db	14
      00565D 09                   26422 	.uleb128	9
      00565E 01                   26423 	.db	1
      00565F 00 00 A2 C9          26424 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      005663 0E                   26425 	.db	14
      005664 0A                   26426 	.uleb128	10
      005665 01                   26427 	.db	1
      005666 00 00 A2 CB          26428 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      00566A 0E                   26429 	.db	14
      00566B 0B                   26430 	.uleb128	11
      00566C 01                   26431 	.db	1
      00566D 00 00 A2 D0          26432 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      005671 0E                   26433 	.db	14
      005672 05                   26434 	.uleb128	5
      005673 01                   26435 	.db	1
      005674 00 00 A2 E0          26436 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      005678 0E                   26437 	.db	14
      005679 05                   26438 	.uleb128	5
      00567A 01                   26439 	.db	1
      00567B 00 00 A2 E2          26440 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      00567F 0E                   26441 	.db	14
      005680 06                   26442 	.uleb128	6
      005681 01                   26443 	.db	1
      005682 00 00 A2 E4          26444 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      005686 0E                   26445 	.db	14
      005687 08                   26446 	.uleb128	8
      005688 01                   26447 	.db	1
      005689 00 00 A2 E6          26448 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      00568D 0E                   26449 	.db	14
      00568E 09                   26450 	.uleb128	9
      00568F 01                   26451 	.db	1
      005690 00 00 A2 E8          26452 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      005694 0E                   26453 	.db	14
      005695 0A                   26454 	.uleb128	10
      005696 01                   26455 	.db	1
      005697 00 00 A2 EA          26456 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      00569B 0E                   26457 	.db	14
      00569C 0B                   26458 	.uleb128	11
      00569D 01                   26459 	.db	1
      00569E 00 00 A2 EF          26460 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      0056A2 0E                   26461 	.db	14
      0056A3 05                   26462 	.uleb128	5
      0056A4 01                   26463 	.db	1
      0056A5 00 00 A2 FF          26464 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      0056A9 0E                   26465 	.db	14
      0056AA 05                   26466 	.uleb128	5
      0056AB 01                   26467 	.db	1
      0056AC 00 00 A3 01          26468 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      0056B0 0E                   26469 	.db	14
      0056B1 06                   26470 	.uleb128	6
      0056B2 01                   26471 	.db	1
      0056B3 00 00 A3 03          26472 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      0056B7 0E                   26473 	.db	14
      0056B8 08                   26474 	.uleb128	8
      0056B9 01                   26475 	.db	1
      0056BA 00 00 A3 05          26476 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      0056BE 0E                   26477 	.db	14
      0056BF 09                   26478 	.uleb128	9
      0056C0 01                   26479 	.db	1
      0056C1 00 00 A3 07          26480 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      0056C5 0E                   26481 	.db	14
      0056C6 0A                   26482 	.uleb128	10
      0056C7 01                   26483 	.db	1
      0056C8 00 00 A3 09          26484 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      0056CC 0E                   26485 	.db	14
      0056CD 0B                   26486 	.uleb128	11
      0056CE 01                   26487 	.db	1
      0056CF 00 00 A3 0E          26488 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      0056D3 0E                   26489 	.db	14
      0056D4 05                   26490 	.uleb128	5
      0056D5 01                   26491 	.db	1
      0056D6 00 00 A3 1E          26492 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      0056DA 0E                   26493 	.db	14
      0056DB 05                   26494 	.uleb128	5
      0056DC 01                   26495 	.db	1
      0056DD 00 00 A3 20          26496 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      0056E1 0E                   26497 	.db	14
      0056E2 06                   26498 	.uleb128	6
      0056E3 01                   26499 	.db	1
      0056E4 00 00 A3 22          26500 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      0056E8 0E                   26501 	.db	14
      0056E9 08                   26502 	.uleb128	8
      0056EA 01                   26503 	.db	1
      0056EB 00 00 A3 24          26504 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      0056EF 0E                   26505 	.db	14
      0056F0 09                   26506 	.uleb128	9
      0056F1 01                   26507 	.db	1
      0056F2 00 00 A3 26          26508 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      0056F6 0E                   26509 	.db	14
      0056F7 0A                   26510 	.uleb128	10
      0056F8 01                   26511 	.db	1
      0056F9 00 00 A3 28          26512 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      0056FD 0E                   26513 	.db	14
      0056FE 0B                   26514 	.uleb128	11
      0056FF 01                   26515 	.db	1
      005700 00 00 A3 2D          26516 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      005704 0E                   26517 	.db	14
      005705 05                   26518 	.uleb128	5
      005706 01                   26519 	.db	1
      005707 00 00 A3 36          26520 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      00570B 0E                   26521 	.db	14
      00570C 05                   26522 	.uleb128	5
      00570D 01                   26523 	.db	1
      00570E 00 00 A3 3F          26524 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      005712 0E                   26525 	.db	14
      005713 06                   26526 	.uleb128	6
      005714 01                   26527 	.db	1
      005715 00 00 A3 41          26528 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      005719 0E                   26529 	.db	14
      00571A 08                   26530 	.uleb128	8
      00571B 01                   26531 	.db	1
      00571C 00 00 A3 43          26532 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      005720 0E                   26533 	.db	14
      005721 09                   26534 	.uleb128	9
      005722 01                   26535 	.db	1
      005723 00 00 A3 45          26536 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      005727 0E                   26537 	.db	14
      005728 0A                   26538 	.uleb128	10
      005729 01                   26539 	.db	1
      00572A 00 00 A3 47          26540 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      00572E 0E                   26541 	.db	14
      00572F 0B                   26542 	.uleb128	11
      005730 01                   26543 	.db	1
      005731 00 00 A3 4C          26544 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      005735 0E                   26545 	.db	14
      005736 05                   26546 	.uleb128	5
      005737 01                   26547 	.db	1
      005738 00 00 A3 55          26548 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      00573C 0E                   26549 	.db	14
      00573D 05                   26550 	.uleb128	5
      00573E 01                   26551 	.db	1
      00573F 00 00 A3 5E          26552 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      005743 0E                   26553 	.db	14
      005744 06                   26554 	.uleb128	6
      005745 01                   26555 	.db	1
      005746 00 00 A3 60          26556 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      00574A 0E                   26557 	.db	14
      00574B 08                   26558 	.uleb128	8
      00574C 01                   26559 	.db	1
      00574D 00 00 A3 62          26560 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      005751 0E                   26561 	.db	14
      005752 09                   26562 	.uleb128	9
      005753 01                   26563 	.db	1
      005754 00 00 A3 64          26564 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      005758 0E                   26565 	.db	14
      005759 0A                   26566 	.uleb128	10
      00575A 01                   26567 	.db	1
      00575B 00 00 A3 66          26568 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      00575F 0E                   26569 	.db	14
      005760 0B                   26570 	.uleb128	11
      005761 01                   26571 	.db	1
      005762 00 00 A3 6B          26572 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      005766 0E                   26573 	.db	14
      005767 05                   26574 	.uleb128	5
      005768 01                   26575 	.db	1
      005769 00 00 A3 CE          26576 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      00576D 0E                   26577 	.db	14
      00576E 02                   26578 	.uleb128	2
                                  26579 
                                  26580 	.area .debug_frame (NOLOAD)
      00576F 00 00                26581 	.dw	0
      005771 00 0E                26582 	.dw	Ldebug_CIE75_end-Ldebug_CIE75_start
      005773                      26583 Ldebug_CIE75_start:
      005773 FF FF                26584 	.dw	0xffff
      005775 FF FF                26585 	.dw	0xffff
      005777 01                   26586 	.db	1
      005778 00                   26587 	.db	0
      005779 01                   26588 	.uleb128	1
      00577A 7F                   26589 	.sleb128	-1
      00577B 09                   26590 	.db	9
      00577C 0C                   26591 	.db	12
      00577D 08                   26592 	.uleb128	8
      00577E 02                   26593 	.uleb128	2
      00577F 89                   26594 	.db	137
      005780 01                   26595 	.uleb128	1
      005781                      26596 Ldebug_CIE75_end:
      005781 00 00 01 94          26597 	.dw	0,404
      005785 00 00 57 6F          26598 	.dw	0,(Ldebug_CIE75_start-4)
      005789 00 00 A1 09          26599 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)	;initial loc
      00578D 00 00 01 63          26600 	.dw	0,Sstm8s_tim1$TIM1_OC1Init$144-Sstm8s_tim1$TIM1_OC1Init$67
      005791 01                   26601 	.db	1
      005792 00 00 A1 09          26602 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      005796 0E                   26603 	.db	14
      005797 02                   26604 	.uleb128	2
      005798 01                   26605 	.db	1
      005799 00 00 A1 0B          26606 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      00579D 0E                   26607 	.db	14
      00579E 05                   26608 	.uleb128	5
      00579F 01                   26609 	.db	1
      0057A0 00 00 A1 1B          26610 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      0057A4 0E                   26611 	.db	14
      0057A5 05                   26612 	.uleb128	5
      0057A6 01                   26613 	.db	1
      0057A7 00 00 A1 24          26614 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      0057AB 0E                   26615 	.db	14
      0057AC 05                   26616 	.uleb128	5
      0057AD 01                   26617 	.db	1
      0057AE 00 00 A1 2D          26618 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      0057B2 0E                   26619 	.db	14
      0057B3 05                   26620 	.uleb128	5
      0057B4 01                   26621 	.db	1
      0057B5 00 00 A1 36          26622 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      0057B9 0E                   26623 	.db	14
      0057BA 05                   26624 	.uleb128	5
      0057BB 01                   26625 	.db	1
      0057BC 00 00 A1 3F          26626 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      0057C0 0E                   26627 	.db	14
      0057C1 05                   26628 	.uleb128	5
      0057C2 01                   26629 	.db	1
      0057C3 00 00 A1 41          26630 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      0057C7 0E                   26631 	.db	14
      0057C8 06                   26632 	.uleb128	6
      0057C9 01                   26633 	.db	1
      0057CA 00 00 A1 43          26634 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      0057CE 0E                   26635 	.db	14
      0057CF 08                   26636 	.uleb128	8
      0057D0 01                   26637 	.db	1
      0057D1 00 00 A1 45          26638 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      0057D5 0E                   26639 	.db	14
      0057D6 09                   26640 	.uleb128	9
      0057D7 01                   26641 	.db	1
      0057D8 00 00 A1 47          26642 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      0057DC 0E                   26643 	.db	14
      0057DD 0A                   26644 	.uleb128	10
      0057DE 01                   26645 	.db	1
      0057DF 00 00 A1 49          26646 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      0057E3 0E                   26647 	.db	14
      0057E4 0B                   26648 	.uleb128	11
      0057E5 01                   26649 	.db	1
      0057E6 00 00 A1 4E          26650 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      0057EA 0E                   26651 	.db	14
      0057EB 05                   26652 	.uleb128	5
      0057EC 01                   26653 	.db	1
      0057ED 00 00 A1 5E          26654 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      0057F1 0E                   26655 	.db	14
      0057F2 05                   26656 	.uleb128	5
      0057F3 01                   26657 	.db	1
      0057F4 00 00 A1 60          26658 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      0057F8 0E                   26659 	.db	14
      0057F9 06                   26660 	.uleb128	6
      0057FA 01                   26661 	.db	1
      0057FB 00 00 A1 62          26662 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      0057FF 0E                   26663 	.db	14
      005800 08                   26664 	.uleb128	8
      005801 01                   26665 	.db	1
      005802 00 00 A1 64          26666 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      005806 0E                   26667 	.db	14
      005807 09                   26668 	.uleb128	9
      005808 01                   26669 	.db	1
      005809 00 00 A1 66          26670 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      00580D 0E                   26671 	.db	14
      00580E 0A                   26672 	.uleb128	10
      00580F 01                   26673 	.db	1
      005810 00 00 A1 68          26674 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      005814 0E                   26675 	.db	14
      005815 0B                   26676 	.uleb128	11
      005816 01                   26677 	.db	1
      005817 00 00 A1 6D          26678 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      00581B 0E                   26679 	.db	14
      00581C 05                   26680 	.uleb128	5
      00581D 01                   26681 	.db	1
      00581E 00 00 A1 7D          26682 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      005822 0E                   26683 	.db	14
      005823 05                   26684 	.uleb128	5
      005824 01                   26685 	.db	1
      005825 00 00 A1 7F          26686 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      005829 0E                   26687 	.db	14
      00582A 06                   26688 	.uleb128	6
      00582B 01                   26689 	.db	1
      00582C 00 00 A1 81          26690 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      005830 0E                   26691 	.db	14
      005831 08                   26692 	.uleb128	8
      005832 01                   26693 	.db	1
      005833 00 00 A1 83          26694 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      005837 0E                   26695 	.db	14
      005838 09                   26696 	.uleb128	9
      005839 01                   26697 	.db	1
      00583A 00 00 A1 85          26698 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      00583E 0E                   26699 	.db	14
      00583F 0A                   26700 	.uleb128	10
      005840 01                   26701 	.db	1
      005841 00 00 A1 87          26702 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      005845 0E                   26703 	.db	14
      005846 0B                   26704 	.uleb128	11
      005847 01                   26705 	.db	1
      005848 00 00 A1 8C          26706 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      00584C 0E                   26707 	.db	14
      00584D 05                   26708 	.uleb128	5
      00584E 01                   26709 	.db	1
      00584F 00 00 A1 9C          26710 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      005853 0E                   26711 	.db	14
      005854 05                   26712 	.uleb128	5
      005855 01                   26713 	.db	1
      005856 00 00 A1 9E          26714 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      00585A 0E                   26715 	.db	14
      00585B 06                   26716 	.uleb128	6
      00585C 01                   26717 	.db	1
      00585D 00 00 A1 A0          26718 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      005861 0E                   26719 	.db	14
      005862 08                   26720 	.uleb128	8
      005863 01                   26721 	.db	1
      005864 00 00 A1 A2          26722 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      005868 0E                   26723 	.db	14
      005869 09                   26724 	.uleb128	9
      00586A 01                   26725 	.db	1
      00586B 00 00 A1 A4          26726 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      00586F 0E                   26727 	.db	14
      005870 0A                   26728 	.uleb128	10
      005871 01                   26729 	.db	1
      005872 00 00 A1 A6          26730 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      005876 0E                   26731 	.db	14
      005877 0B                   26732 	.uleb128	11
      005878 01                   26733 	.db	1
      005879 00 00 A1 AB          26734 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      00587D 0E                   26735 	.db	14
      00587E 05                   26736 	.uleb128	5
      00587F 01                   26737 	.db	1
      005880 00 00 A1 BB          26738 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      005884 0E                   26739 	.db	14
      005885 05                   26740 	.uleb128	5
      005886 01                   26741 	.db	1
      005887 00 00 A1 BD          26742 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      00588B 0E                   26743 	.db	14
      00588C 06                   26744 	.uleb128	6
      00588D 01                   26745 	.db	1
      00588E 00 00 A1 BF          26746 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      005892 0E                   26747 	.db	14
      005893 08                   26748 	.uleb128	8
      005894 01                   26749 	.db	1
      005895 00 00 A1 C1          26750 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      005899 0E                   26751 	.db	14
      00589A 09                   26752 	.uleb128	9
      00589B 01                   26753 	.db	1
      00589C 00 00 A1 C3          26754 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      0058A0 0E                   26755 	.db	14
      0058A1 0A                   26756 	.uleb128	10
      0058A2 01                   26757 	.db	1
      0058A3 00 00 A1 C5          26758 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      0058A7 0E                   26759 	.db	14
      0058A8 0B                   26760 	.uleb128	11
      0058A9 01                   26761 	.db	1
      0058AA 00 00 A1 CA          26762 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      0058AE 0E                   26763 	.db	14
      0058AF 05                   26764 	.uleb128	5
      0058B0 01                   26765 	.db	1
      0058B1 00 00 A1 D3          26766 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      0058B5 0E                   26767 	.db	14
      0058B6 05                   26768 	.uleb128	5
      0058B7 01                   26769 	.db	1
      0058B8 00 00 A1 DC          26770 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      0058BC 0E                   26771 	.db	14
      0058BD 06                   26772 	.uleb128	6
      0058BE 01                   26773 	.db	1
      0058BF 00 00 A1 DE          26774 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      0058C3 0E                   26775 	.db	14
      0058C4 08                   26776 	.uleb128	8
      0058C5 01                   26777 	.db	1
      0058C6 00 00 A1 E0          26778 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      0058CA 0E                   26779 	.db	14
      0058CB 09                   26780 	.uleb128	9
      0058CC 01                   26781 	.db	1
      0058CD 00 00 A1 E2          26782 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      0058D1 0E                   26783 	.db	14
      0058D2 0A                   26784 	.uleb128	10
      0058D3 01                   26785 	.db	1
      0058D4 00 00 A1 E4          26786 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      0058D8 0E                   26787 	.db	14
      0058D9 0B                   26788 	.uleb128	11
      0058DA 01                   26789 	.db	1
      0058DB 00 00 A1 E9          26790 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      0058DF 0E                   26791 	.db	14
      0058E0 05                   26792 	.uleb128	5
      0058E1 01                   26793 	.db	1
      0058E2 00 00 A1 F2          26794 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      0058E6 0E                   26795 	.db	14
      0058E7 05                   26796 	.uleb128	5
      0058E8 01                   26797 	.db	1
      0058E9 00 00 A1 FB          26798 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      0058ED 0E                   26799 	.db	14
      0058EE 06                   26800 	.uleb128	6
      0058EF 01                   26801 	.db	1
      0058F0 00 00 A1 FD          26802 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      0058F4 0E                   26803 	.db	14
      0058F5 08                   26804 	.uleb128	8
      0058F6 01                   26805 	.db	1
      0058F7 00 00 A1 FF          26806 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      0058FB 0E                   26807 	.db	14
      0058FC 09                   26808 	.uleb128	9
      0058FD 01                   26809 	.db	1
      0058FE 00 00 A2 01          26810 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      005902 0E                   26811 	.db	14
      005903 0A                   26812 	.uleb128	10
      005904 01                   26813 	.db	1
      005905 00 00 A2 03          26814 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      005909 0E                   26815 	.db	14
      00590A 0B                   26816 	.uleb128	11
      00590B 01                   26817 	.db	1
      00590C 00 00 A2 08          26818 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      005910 0E                   26819 	.db	14
      005911 05                   26820 	.uleb128	5
      005912 01                   26821 	.db	1
      005913 00 00 A2 6B          26822 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      005917 0E                   26823 	.db	14
      005918 02                   26824 	.uleb128	2
                                  26825 
                                  26826 	.area .debug_frame (NOLOAD)
      005919 00 00                26827 	.dw	0
      00591B 00 0E                26828 	.dw	Ldebug_CIE76_end-Ldebug_CIE76_start
      00591D                      26829 Ldebug_CIE76_start:
      00591D FF FF                26830 	.dw	0xffff
      00591F FF FF                26831 	.dw	0xffff
      005921 01                   26832 	.db	1
      005922 00                   26833 	.db	0
      005923 01                   26834 	.uleb128	1
      005924 7F                   26835 	.sleb128	-1
      005925 09                   26836 	.db	9
      005926 0C                   26837 	.db	12
      005927 08                   26838 	.uleb128	8
      005928 02                   26839 	.uleb128	2
      005929 89                   26840 	.db	137
      00592A 01                   26841 	.uleb128	1
      00592B                      26842 Ldebug_CIE76_end:
      00592B 00 00 00 59          26843 	.dw	0,89
      00592F 00 00 59 19          26844 	.dw	0,(Ldebug_CIE76_start-4)
      005933 00 00 A0 A8          26845 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)	;initial loc
      005937 00 00 00 61          26846 	.dw	0,Sstm8s_tim1$TIM1_TimeBaseInit$65-Sstm8s_tim1$TIM1_TimeBaseInit$44
      00593B 01                   26847 	.db	1
      00593C 00 00 A0 A8          26848 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      005940 0E                   26849 	.db	14
      005941 02                   26850 	.uleb128	2
      005942 01                   26851 	.db	1
      005943 00 00 A0 B8          26852 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      005947 0E                   26853 	.db	14
      005948 02                   26854 	.uleb128	2
      005949 01                   26855 	.db	1
      00594A 00 00 A0 C1          26856 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      00594E 0E                   26857 	.db	14
      00594F 02                   26858 	.uleb128	2
      005950 01                   26859 	.db	1
      005951 00 00 A0 CA          26860 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      005955 0E                   26861 	.db	14
      005956 02                   26862 	.uleb128	2
      005957 01                   26863 	.db	1
      005958 00 00 A0 D3          26864 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      00595C 0E                   26865 	.db	14
      00595D 02                   26866 	.uleb128	2
      00595E 01                   26867 	.db	1
      00595F 00 00 A0 D5          26868 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      005963 0E                   26869 	.db	14
      005964 03                   26870 	.uleb128	3
      005965 01                   26871 	.db	1
      005966 00 00 A0 D7          26872 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      00596A 0E                   26873 	.db	14
      00596B 05                   26874 	.uleb128	5
      00596C 01                   26875 	.db	1
      00596D 00 00 A0 D9          26876 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      005971 0E                   26877 	.db	14
      005972 06                   26878 	.uleb128	6
      005973 01                   26879 	.db	1
      005974 00 00 A0 DB          26880 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      005978 0E                   26881 	.db	14
      005979 07                   26882 	.uleb128	7
      00597A 01                   26883 	.db	1
      00597B 00 00 A0 DD          26884 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      00597F 0E                   26885 	.db	14
      005980 08                   26886 	.uleb128	8
      005981 01                   26887 	.db	1
      005982 00 00 A0 E2          26888 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      005986 0E                   26889 	.db	14
      005987 02                   26890 	.uleb128	2
                                  26891 
                                  26892 	.area .debug_frame (NOLOAD)
      005988 00 00                26893 	.dw	0
      00598A 00 0E                26894 	.dw	Ldebug_CIE77_end-Ldebug_CIE77_start
      00598C                      26895 Ldebug_CIE77_start:
      00598C FF FF                26896 	.dw	0xffff
      00598E FF FF                26897 	.dw	0xffff
      005990 01                   26898 	.db	1
      005991 00                   26899 	.db	0
      005992 01                   26900 	.uleb128	1
      005993 7F                   26901 	.sleb128	-1
      005994 09                   26902 	.db	9
      005995 0C                   26903 	.db	12
      005996 08                   26904 	.uleb128	8
      005997 02                   26905 	.uleb128	2
      005998 89                   26906 	.db	137
      005999 01                   26907 	.uleb128	1
      00599A                      26908 Ldebug_CIE77_end:
      00599A 00 00 00 13          26909 	.dw	0,19
      00599E 00 00 59 88          26910 	.dw	0,(Ldebug_CIE77_start-4)
      0059A2 00 00 A0 0F          26911 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)	;initial loc
      0059A6 00 00 00 99          26912 	.dw	0,Sstm8s_tim1$TIM1_DeInit$42-Sstm8s_tim1$TIM1_DeInit$1
      0059AA 01                   26913 	.db	1
      0059AB 00 00 A0 0F          26914 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      0059AF 0E                   26915 	.db	14
      0059B0 02                   26916 	.uleb128	2
