{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 17:28:42 2017 " "Info: Processing started: Tue May 09 17:28:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 4fulladder -c 4fulladder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4fulladder -c 4fulladder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b0 co 10.727 ns Longest " "Info: Longest tpd from source pin \"b0\" to destination pin \"co\" is 10.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns b0 1 PIN PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 2; PIN Node = 'b0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "4fulladder.bdf" "" { Schematic "F:/quartus/4fulladder/4fulladder.bdf" { { 360 696 712 528 "b0" "" } { 328 704 714 360 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(0.200 ns) 4.591 ns adder:inst3\|Mux1~0 2 COMB LC_X1_Y5_N0 2 " "Info: 2: + IC(3.259 ns) + CELL(0.200 ns) = 4.591 ns; Loc. = LC_X1_Y5_N0; Fanout = 2; COMB Node = 'adder:inst3\|Mux1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { b0 adder:inst3|Mux1~0 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/quartus/4fulladder/adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.096 ns adder:inst2\|Mux1~0 3 COMB LC_X1_Y5_N1 2 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.096 ns; Loc. = LC_X1_Y5_N1; Fanout = 2; COMB Node = 'adder:inst2\|Mux1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { adder:inst3|Mux1~0 adder:inst2|Mux1~0 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/quartus/4fulladder/adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.601 ns adder:inst1\|Mux1~0 4 COMB LC_X1_Y5_N2 2 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.601 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; COMB Node = 'adder:inst1\|Mux1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { adder:inst2|Mux1~0 adder:inst1|Mux1~0 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/quartus/4fulladder/adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.106 ns adder:inst\|Mux1~0 5 COMB LC_X1_Y5_N3 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.106 ns; Loc. = LC_X1_Y5_N3; Fanout = 1; COMB Node = 'adder:inst\|Mux1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { adder:inst1|Mux1~0 adder:inst|Mux1~0 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/quartus/4fulladder/adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(2.322 ns) 10.727 ns co 6 PIN PIN_28 0 " "Info: 6: + IC(2.299 ns) + CELL(2.322 ns) = 10.727 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'co'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { adder:inst|Mux1~0 co } "NODE_NAME" } } { "4fulladder.bdf" "" { Schematic "F:/quartus/4fulladder/4fulladder.bdf" { { -40 80 96 136 "co" "" } { 136 88 106 168 "co" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.254 ns ( 39.66 % ) " "Info: Total cell delay = 4.254 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 60.34 % ) " "Info: Total interconnect delay = 6.473 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.727 ns" { b0 adder:inst3|Mux1~0 adder:inst2|Mux1~0 adder:inst1|Mux1~0 adder:inst|Mux1~0 co } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.727 ns" { b0 {} b0~combout {} adder:inst3|Mux1~0 {} adder:inst2|Mux1~0 {} adder:inst1|Mux1~0 {} adder:inst|Mux1~0 {} co {} } { 0.000ns 0.000ns 3.259ns 0.305ns 0.305ns 0.305ns 2.299ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 17:28:42 2017 " "Info: Processing ended: Tue May 09 17:28:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
