
Plane.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec14  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800eda8  0800eda8  0000fda8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1dc  0800f1dc  000112c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f1dc  0800f1dc  000101dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1e4  0800f1e4  000112c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1e4  0800f1e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f1e8  0800f1e8  000101e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800f1ec  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000112c4  2**0
                  CONTENTS
 10 .bss          00001f64  200002c4  200002c4  000112c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002228  20002228  000112c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000112c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018437  00000000  00000000  000112f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051e1  00000000  00000000  0002972b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001660  00000000  00000000  0002e910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000106f  00000000  00000000  0002ff70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b7e5  00000000  00000000  00030fdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fb52  00000000  00000000  0005c7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3fac  00000000  00000000  0007c316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001602c2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000688c  00000000  00000000  00160308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00166b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ed8c 	.word	0x0800ed8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800ed8c 	.word	0x0800ed8c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1a      	ldr	r2, [r3, #32]
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	621a      	str	r2, [r3, #32]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	401a      	ands	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	621a      	str	r2, [r3, #32]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <BuzzerPlayNote>:
#include <FC_Basic/Buzzer.h>
#include "main.h"


void BuzzerPlayNote(Note note, uint16_t time)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	460a      	mov	r2, r1
 8000f66:	71fb      	strb	r3, [r7, #7]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	80bb      	strh	r3, [r7, #4]
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000f6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f70:	4818      	ldr	r0, [pc, #96]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f72:	f7ff ffcf 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->PSC = 4;
 8000f76:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f78:	2204      	movs	r2, #4
 8000f7a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->ARR = APB1_CLOCKS/TIM4->PSC/tones[note];
 8000f7c:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f80:	4a15      	ldr	r2, [pc, #84]	@ (8000fd8 <BuzzerPlayNote+0x7c>)
 8000f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fabc 	bl	8000504 <__aeabi_ui2d>
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <BuzzerPlayNote+0x80>)
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	4413      	add	r3, r2
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	f7ff fc58 	bl	800084c <__aeabi_ddiv>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4c0c      	ldr	r4, [pc, #48]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f7ff fdff 	bl	8000ba8 <__aeabi_d2uiz>
 8000faa:	4603      	mov	r3, r0
 8000fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fb2:	4a08      	ldr	r2, [pc, #32]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fb4:	085b      	lsrs	r3, r3, #1
 8000fb6:	63d3      	str	r3, [r2, #60]	@ 0x3c

	HAL_Delay(time);
 8000fb8:	88bb      	ldrh	r3, [r7, #4]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f003 fd02 	bl	80049c4 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <BuzzerPlayNote+0x78>)
 8000fc6:	f7ff ffb6 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8000fca:	bf00      	nop
}
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd90      	pop	{r4, r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40000800 	.word	0x40000800
 8000fd8:	0501bd00 	.word	0x0501bd00
 8000fdc:	0800edf0 	.word	0x0800edf0

08000fe0 <BuzzerPlayInit>:

void BuzzerPlayInit(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fe8:	4813      	ldr	r0, [pc, #76]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000fea:	f7ff ff93 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ff0:	2215      	movs	r2, #21
 8000ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8001038 <BuzzerPlayInit+0x58>)
 8000ffa:	085b      	lsrs	r3, r3, #1
 8000ffc:	63d3      	str	r3, [r2, #60]	@ 0x3c

	TIM4->PSC = 2000;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <BuzzerPlayInit+0x58>)
 8001000:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001004:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001006:	2064      	movs	r0, #100	@ 0x64
 8001008:	f003 fcdc 	bl	80049c4 <HAL_Delay>
	TIM4->PSC = 1500;
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <BuzzerPlayInit+0x58>)
 800100e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001012:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001014:	2064      	movs	r0, #100	@ 0x64
 8001016:	f003 fcd5 	bl	80049c4 <HAL_Delay>
	TIM4->PSC = 1000;
 800101a:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <BuzzerPlayInit+0x58>)
 800101c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8001022:	2064      	movs	r0, #100	@ 0x64
 8001024:	f003 fcce 	bl	80049c4 <HAL_Delay>

	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8001028:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800102c:	4802      	ldr	r0, [pc, #8]	@ (8001038 <BuzzerPlayInit+0x58>)
 800102e:	f7ff ff82 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8001032:	bf00      	nop
}
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40000800 	.word	0x40000800

0800103c <BuzzerPlayOneCycle>:

void BuzzerPlayOneCycle(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
	for (int i=0; i<8; i++){
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	e008      	b.n	800105a <BuzzerPlayOneCycle+0x1e>
		BuzzerPlayNote(i, 150);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2196      	movs	r1, #150	@ 0x96
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ff84 	bl	8000f5c <BuzzerPlayNote>
	for (int i=0; i<8; i++){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3301      	adds	r3, #1
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b07      	cmp	r3, #7
 800105e:	ddf3      	ble.n	8001048 <BuzzerPlayOneCycle+0xc>
	}
	return;
 8001060:	bf00      	nop
}
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <BuzzerEnableThrottleHigh>:


/* Functions (RC Alarm) ------------------------------------------------------*/
void BuzzerEnableThrottleHigh(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800106c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001072:	f7ff ff4f 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001078:	2215      	movs	r2, #21
 800107a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 800107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001082:	085b      	lsrs	r3, r3, #1
 8001084:	63d3      	str	r3, [r2, #60]	@ 0x3c
	TIM4->PSC = 2000;
 8001086:	4b03      	ldr	r3, [pc, #12]	@ (8001094 <BuzzerEnableThrottleHigh+0x2c>)
 8001088:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800108c:	629a      	str	r2, [r3, #40]	@ 0x28

	return;
 800108e:	bf00      	nop
}
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40000800 	.word	0x40000800

08001098 <BuzzerDisableThrottleHigh>:

void BuzzerDisableThrottleHigh(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800109c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a0:	4802      	ldr	r0, [pc, #8]	@ (80010ac <BuzzerDisableThrottleHigh+0x14>)
 80010a2:	f7ff ff48 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 80010a6:	bf00      	nop
}
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40000800 	.word	0x40000800

080010b0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	619a      	str	r2, [r3, #24]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <FS_mannualMode>:
#include <FC_Failsafe/Failsafe.h>

uint8_t fsFlag = 0;

void FS_mannualMode(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 80010d0:	2101      	movs	r1, #1
 80010d2:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <FS_mannualMode+0x14>)
 80010d4:	f7ff ffec 	bl	80010b0 <LL_GPIO_SetOutputPin>
	// RTH  

	// RTH     
	//    
	SERVO_setFailsafe();
 80010d8:	f001 fdfe 	bl	8002cd8 <SERVO_setFailsafe>

	return;
 80010dc:	bf00      	nop
}
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40021000 	.word	0x40021000

080010e4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	601a      	str	r2, [r3, #0]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f023 0210 	bic.w	r2, r3, #16
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	431a      	orrs	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	605a      	str	r2, [r3, #4]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 800112a:	b480      	push	{r7}
 800112c:	b083      	sub	sp, #12
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001142:	2300      	movs	r3, #0
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b02      	cmp	r3, #2
 8001162:	d101      	bne.n	8001168 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001176:	b480      	push	{r7}
 8001178:	b083      	sub	sp, #12
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	330c      	adds	r3, #12
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001192:	b480      	push	{r7}
 8001194:	b085      	sub	sp, #20
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	460b      	mov	r3, r1
 800119c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	330c      	adds	r3, #12
 80011a2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	78fa      	ldrb	r2, [r7, #3]
 80011a8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <LL_GPIO_SetOutputPin>:
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	619a      	str	r2, [r3, #24]
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
 80011da:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	041a      	lsls	r2, r3, #16
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	619a      	str	r2, [r3, #24]
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011f8:	4b08      	ldr	r3, [pc, #32]	@ (800121c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011fc:	4907      	ldr	r1, [pc, #28]	@ (800121c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4313      	orrs	r3, r2
 8001202:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001204:	4b05      	ldr	r3, [pc, #20]	@ (800121c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4013      	ands	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	bf00      	nop
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	40023800 	.word	0x40023800

08001220 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <LL_APB2_GRP1_EnableClock+0x2c>)
 800122a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800122c:	4907      	ldr	r1, [pc, #28]	@ (800124c <LL_APB2_GRP1_EnableClock+0x2c>)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4313      	orrs	r3, r2
 8001232:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001234:	4b05      	ldr	r3, [pc, #20]	@ (800124c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001236:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4013      	ands	r3, r2
 800123c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	40023800 	.word	0x40023800

08001250 <ICM42688_Initialization>:
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


/* Functions 1 ---------------------------------------------------------------*/
int ICM42688_Initialization(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800125a:	f107 0308 	add.w	r3, r7, #8
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001264:	463b      	mov	r3, r7
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	809a      	strh	r2, [r3, #4]

	ICM42688_GPIO_SPI_Initialization();
 800126c:	f000 f940 	bl	80014f0 <ICM42688_GPIO_SPI_Initialization>

	// printf("Checking ICM42688...\n\r");

	who_am_i = ICM42688_Readbyte(WHO_AM_I);
 8001270:	2075      	movs	r0, #117	@ 0x75
 8001272:	f000 f9d1 	bl	8001618 <ICM42688_Readbyte>
 8001276:	4603      	mov	r3, r0
 8001278:	73fb      	strb	r3, [r7, #15]

	if(who_am_i == 0x47)
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	2b47      	cmp	r3, #71	@ 0x47
 800127e:	d00c      	beq.n	800129a <ICM42688_Initialization+0x4a>
	{
		// printf("ICM42688 who_am_i = 0x%02x...OK\n\r", who_am_i);
	}
	// recheck
	else if(who_am_i != 0x47)
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	2b47      	cmp	r3, #71	@ 0x47
 8001284:	d009      	beq.n	800129a <ICM42688_Initialization+0x4a>
	{
		who_am_i = ICM42688_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001286:	2075      	movs	r0, #117	@ 0x75
 8001288:	f000 f9c6 	bl	8001618 <ICM42688_Readbyte>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b12      	cmp	r3, #18
 8001294:	d001      	beq.n	800129a <ICM42688_Initialization+0x4a>
			// printf( "ICM42688 Not OK: 0x%02x Should be 0x%02x\n\r", who_am_i, 0x12);
			return 1; //ERROR
 8001296:	2301      	movs	r3, #1
 8001298:	e02a      	b.n	80012f0 <ICM42688_Initialization+0xa0>
		}
	}

	// PWR_MGMT0
	ICM42688_Writebyte(PWR_MGMT0, 0x0F); // Temp on, ACC, GYRO LPF Mode
 800129a:	210f      	movs	r1, #15
 800129c:	204e      	movs	r0, #78	@ 0x4e
 800129e:	f000 fa09 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012a2:	2032      	movs	r0, #50	@ 0x32
 80012a4:	f003 fb8e 	bl	80049c4 <HAL_Delay>


	// GYRO_CONFIG0
	ICM42688_Writebyte(GYRO_CONFIG0, 0x06); // Gyro sensitivity 2000 dps, 1kHz
 80012a8:	2106      	movs	r1, #6
 80012aa:	204f      	movs	r0, #79	@ 0x4f
 80012ac:	f000 fa02 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012b0:	2032      	movs	r0, #50	@ 0x32
 80012b2:	f003 fb87 	bl	80049c4 <HAL_Delay>
	ICM42688_Writebyte(GYRO_CONFIG1, 0x00); // Gyro temp DLPF 4kHz, UI Filter 1st, 	DEC2_M2 reserved
 80012b6:	2100      	movs	r1, #0
 80012b8:	2051      	movs	r0, #81	@ 0x51
 80012ba:	f000 f9fb 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012be:	2032      	movs	r0, #50	@ 0x32
 80012c0:	f003 fb80 	bl	80049c4 <HAL_Delay>

	ICM42688_Writebyte(ACCEL_CONFIG0, 0x06); // Acc sensitivity 16g, 1kHz
 80012c4:	2106      	movs	r1, #6
 80012c6:	2050      	movs	r0, #80	@ 0x50
 80012c8:	f000 f9f4 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012cc:	2032      	movs	r0, #50	@ 0x32
 80012ce:	f003 fb79 	bl	80049c4 <HAL_Delay>
	ICM42688_Writebyte(ACCEL_CONFIG1, 0x00); // Acc UI Filter 1st, 	DEC2_M2 reserved
 80012d2:	2100      	movs	r1, #0
 80012d4:	2053      	movs	r0, #83	@ 0x53
 80012d6:	f000 f9ed 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012da:	2032      	movs	r0, #50	@ 0x32
 80012dc:	f003 fb72 	bl	80049c4 <HAL_Delay>

	ICM42688_Writebyte(GYRO_ACCEL_CONFIG0, 0x11); // LPF default max(400Hz,ODR)/4
 80012e0:	2111      	movs	r1, #17
 80012e2:	2052      	movs	r0, #82	@ 0x52
 80012e4:	f000 f9e6 	bl	80016b4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80012e8:	2032      	movs	r0, #50	@ 0x32
 80012ea:	f003 fb6b 	bl	80049c4 <HAL_Delay>
//	ICM42688_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
//	HAL_Delay(50);


	// Remove Gyro X offset
	return 0; //OK
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <ICM42688_GetData>:


int ICM42688_GetData(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	Get6AxisRawData();
 80012fc:	f000 f806 	bl	800130c <Get6AxisRawData>

	ConvertGyroRaw2Dps();
 8001300:	f000 f862 	bl	80013c8 <ConvertGyroRaw2Dps>

	return 0;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <Get6AxisRawData>:


/* Functions 2 ---------------------------------------------------------------*/
void Get6AxisRawData()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
	uint8_t data[14];

	ICM42688_Readbytes(TEMP_DATA1, 14, data);
 8001312:	463b      	mov	r3, r7
 8001314:	461a      	mov	r2, r3
 8001316:	210e      	movs	r1, #14
 8001318:	201d      	movs	r0, #29
 800131a:	f000 f99d 	bl	8001658 <ICM42688_Readbytes>

	raw_imu.time_usec = system_time.time_unix_usec;
 800131e:	4928      	ldr	r1, [pc, #160]	@ (80013c0 <Get6AxisRawData+0xb4>)
 8001320:	680a      	ldr	r2, [r1, #0]
 8001322:	684b      	ldr	r3, [r1, #4]
 8001324:	4927      	ldr	r1, [pc, #156]	@ (80013c4 <Get6AxisRawData+0xb8>)
 8001326:	600a      	str	r2, [r1, #0]
 8001328:	604b      	str	r3, [r1, #4]
	raw_imu.temperature = (data[0] << 8) | data[1];
 800132a:	783b      	ldrb	r3, [r7, #0]
 800132c:	b21b      	sxth	r3, r3
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b21a      	sxth	r2, r3
 8001332:	787b      	ldrb	r3, [r7, #1]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	b21a      	sxth	r2, r3
 800133a:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <Get6AxisRawData+0xb8>)
 800133c:	f8a3 201b 	strh.w	r2, [r3, #27]
	raw_imu.xacc = (data[2] << 8) | data[3];
 8001340:	78bb      	ldrb	r3, [r7, #2]
 8001342:	b21b      	sxth	r3, r3
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	b21a      	sxth	r2, r3
 8001348:	78fb      	ldrb	r3, [r7, #3]
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21a      	sxth	r2, r3
 8001350:	4b1c      	ldr	r3, [pc, #112]	@ (80013c4 <Get6AxisRawData+0xb8>)
 8001352:	811a      	strh	r2, [r3, #8]
	raw_imu.yacc = (data[4] << 8) | data[5];
 8001354:	793b      	ldrb	r3, [r7, #4]
 8001356:	b21b      	sxth	r3, r3
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	b21a      	sxth	r2, r3
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	b21a      	sxth	r2, r3
 8001364:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <Get6AxisRawData+0xb8>)
 8001366:	815a      	strh	r2, [r3, #10]
	raw_imu.zacc = ((data[6] << 8) | data[7]);
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	b21b      	sxth	r3, r3
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	b21a      	sxth	r2, r3
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	b21b      	sxth	r3, r3
 8001374:	4313      	orrs	r3, r2
 8001376:	b21a      	sxth	r2, r3
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <Get6AxisRawData+0xb8>)
 800137a:	819a      	strh	r2, [r3, #12]
	raw_imu.xgyro = ((data[8] << 8) | data[9]);
 800137c:	7a3b      	ldrb	r3, [r7, #8]
 800137e:	b21b      	sxth	r3, r3
 8001380:	021b      	lsls	r3, r3, #8
 8001382:	b21a      	sxth	r2, r3
 8001384:	7a7b      	ldrb	r3, [r7, #9]
 8001386:	b21b      	sxth	r3, r3
 8001388:	4313      	orrs	r3, r2
 800138a:	b21a      	sxth	r2, r3
 800138c:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <Get6AxisRawData+0xb8>)
 800138e:	81da      	strh	r2, [r3, #14]
	raw_imu.ygyro = ((data[10] << 8) | data[11]);
 8001390:	7abb      	ldrb	r3, [r7, #10]
 8001392:	b21b      	sxth	r3, r3
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	b21a      	sxth	r2, r3
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	b21b      	sxth	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b21a      	sxth	r2, r3
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <Get6AxisRawData+0xb8>)
 80013a2:	821a      	strh	r2, [r3, #16]
	raw_imu.zgyro = ((data[12] << 8) | data[13]);
 80013a4:	7b3b      	ldrb	r3, [r7, #12]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	b21a      	sxth	r2, r3
 80013ac:	7b7b      	ldrb	r3, [r7, #13]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b21a      	sxth	r2, r3
 80013b4:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <Get6AxisRawData+0xb8>)
 80013b6:	825a      	strh	r2, [r3, #18]

	return;
 80013b8:	bf00      	nop
}
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000458 	.word	0x20000458
 80013c4:	2000047c 	.word	0x2000047c

080013c8 <ConvertGyroRaw2Dps>:
 * 			m degree/s
 * @parm none
 * @retval none
 */
void ConvertGyroRaw2Dps(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
	uint8_t gyro_reg_val = ICM42688_Readbyte(GYRO_CONFIG0);
 80013ce:	204f      	movs	r0, #79	@ 0x4f
 80013d0:	f000 f922 	bl	8001618 <ICM42688_Readbyte>
 80013d4:	4603      	mov	r3, r0
 80013d6:	70fb      	strb	r3, [r7, #3]
	uint8_t gyro_fs_sel = (gyro_reg_val >> 5) & 0x07;
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	095b      	lsrs	r3, r3, #5
 80013dc:	70bb      	strb	r3, [r7, #2]

	float sensitivity;

	switch (gyro_fs_sel)
 80013de:	78bb      	ldrb	r3, [r7, #2]
 80013e0:	2b07      	cmp	r3, #7
 80013e2:	d82b      	bhi.n	800143c <ConvertGyroRaw2Dps+0x74>
 80013e4:	a201      	add	r2, pc, #4	@ (adr r2, 80013ec <ConvertGyroRaw2Dps+0x24>)
 80013e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ea:	bf00      	nop
 80013ec:	0800140d 	.word	0x0800140d
 80013f0:	08001413 	.word	0x08001413
 80013f4:	08001419 	.word	0x08001419
 80013f8:	0800141f 	.word	0x0800141f
 80013fc:	08001425 	.word	0x08001425
 8001400:	0800142b 	.word	0x0800142b
 8001404:	08001431 	.word	0x08001431
 8001408:	08001437 	.word	0x08001437
	{
	case 0: sensitivity = 16.4f; break;       // 2000 dps
 800140c:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <ConvertGyroRaw2Dps+0xfc>)
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	e017      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 1: sensitivity = 32.8f; break;       // 1000 dps
 8001412:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <ConvertGyroRaw2Dps+0x100>)
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	e014      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 2: sensitivity = 65.5f; break;       // 500 dps
 8001418:	4b2c      	ldr	r3, [pc, #176]	@ (80014cc <ConvertGyroRaw2Dps+0x104>)
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	e011      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 3: sensitivity = 131.0f; break;      // 250 dps
 800141e:	4b2c      	ldr	r3, [pc, #176]	@ (80014d0 <ConvertGyroRaw2Dps+0x108>)
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	e00e      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 4: sensitivity = 262.0f; break;      // 125 dps
 8001424:	4b2b      	ldr	r3, [pc, #172]	@ (80014d4 <ConvertGyroRaw2Dps+0x10c>)
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	e00b      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 5: sensitivity = 524.3f; break;      // 62.5 dps
 800142a:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <ConvertGyroRaw2Dps+0x110>)
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	e008      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 6: sensitivity = 1048.6f; break;     // 31.25 dps
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <ConvertGyroRaw2Dps+0x114>)
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	e005      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	case 7: sensitivity = 2097.2f; break;     // 15.625 dps
 8001436:	4b2a      	ldr	r3, [pc, #168]	@ (80014e0 <ConvertGyroRaw2Dps+0x118>)
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	e002      	b.n	8001442 <ConvertGyroRaw2Dps+0x7a>
	default: sensitivity = 16.4f; break;      // fallback: 2000 dps
 800143c:	4b21      	ldr	r3, [pc, #132]	@ (80014c4 <ConvertGyroRaw2Dps+0xfc>)
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	bf00      	nop
	}

	scaled_imu.time_boot_ms = system_time.time_boot_ms;
 8001442:	4b28      	ldr	r3, [pc, #160]	@ (80014e4 <ConvertGyroRaw2Dps+0x11c>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	4a28      	ldr	r2, [pc, #160]	@ (80014e8 <ConvertGyroRaw2Dps+0x120>)
 8001448:	6013      	str	r3, [r2, #0]
	scaled_imu.xgyro = raw_imu.xgyro / sensitivity;
 800144a:	4b28      	ldr	r3, [pc, #160]	@ (80014ec <ConvertGyroRaw2Dps+0x124>)
 800144c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001450:	b21b      	sxth	r3, r3
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800145a:	ed97 7a01 	vldr	s14, [r7, #4]
 800145e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001462:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001466:	ee17 3a90 	vmov	r3, s15
 800146a:	b21a      	sxth	r2, r3
 800146c:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <ConvertGyroRaw2Dps+0x120>)
 800146e:	815a      	strh	r2, [r3, #10]
	scaled_imu.ygyro = raw_imu.ygyro / sensitivity;
 8001470:	4b1e      	ldr	r3, [pc, #120]	@ (80014ec <ConvertGyroRaw2Dps+0x124>)
 8001472:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001476:	b21b      	sxth	r3, r3
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001480:	ed97 7a01 	vldr	s14, [r7, #4]
 8001484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001488:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800148c:	ee17 3a90 	vmov	r3, s15
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <ConvertGyroRaw2Dps+0x120>)
 8001494:	819a      	strh	r2, [r3, #12]
	scaled_imu.zgyro = raw_imu.zgyro / sensitivity;
 8001496:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <ConvertGyroRaw2Dps+0x124>)
 8001498:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800149c:	b21b      	sxth	r3, r3
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014a6:	ed97 7a01 	vldr	s14, [r7, #4]
 80014aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014b2:	ee17 3a90 	vmov	r3, s15
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <ConvertGyroRaw2Dps+0x120>)
 80014ba:	81da      	strh	r2, [r3, #14]

	return;
 80014bc:	bf00      	nop
}
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	41833333 	.word	0x41833333
 80014c8:	42033333 	.word	0x42033333
 80014cc:	42830000 	.word	0x42830000
 80014d0:	43030000 	.word	0x43030000
 80014d4:	43830000 	.word	0x43830000
 80014d8:	44031333 	.word	0x44031333
 80014dc:	44831333 	.word	0x44831333
 80014e0:	45031333 	.word	0x45031333
 80014e4:	20000458 	.word	0x20000458
 80014e8:	20000464 	.word	0x20000464
 80014ec:	2000047c 	.word	0x2000047c

080014f0 <ICM42688_GPIO_SPI_Initialization>:
}


/* Functions 3 ---------------------------------------------------------------*/
void ICM42688_GPIO_SPI_Initialization(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b090      	sub	sp, #64	@ 0x40
 80014f4:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80014f6:	f107 0318 	add.w	r3, r7, #24
 80014fa:	2228      	movs	r2, #40	@ 0x28
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f00b fe05 	bl	800d10e <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	463b      	mov	r3, r7
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]
 8001512:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001514:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001518:	f7ff fe82 	bl	8001220 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800151c:	2001      	movs	r0, #1
 800151e:	f7ff fe67 	bl	80011f0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8001522:	2010      	movs	r0, #16
 8001524:	f7ff fe64 	bl	80011f0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001528:	23e0      	movs	r3, #224	@ 0xe0
 800152a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800152c:	2302      	movs	r3, #2
 800152e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800153c:	2305      	movs	r3, #5
 800153e:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	463b      	mov	r3, r7
 8001542:	4619      	mov	r1, r3
 8001544:	4820      	ldr	r0, [pc, #128]	@ (80015c8 <ICM42688_GPIO_SPI_Initialization+0xd8>)
 8001546:	f005 ff0d 	bl	8007364 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800154e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001552:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001558:	2302      	movs	r3, #2
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001560:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001564:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-42688 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001566:	2310      	movs	r3, #16
 8001568:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800156a:	2300      	movs	r3, #0
 800156c:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001572:	230a      	movs	r3, #10
 8001574:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM42688_SPI_CHANNEL, &SPI_InitStruct);
 8001576:	f107 0318 	add.w	r3, r7, #24
 800157a:	4619      	mov	r1, r3
 800157c:	4813      	ldr	r0, [pc, #76]	@ (80015cc <ICM42688_GPIO_SPI_Initialization+0xdc>)
 800157e:	f006 f8cc 	bl	800771a <LL_SPI_Init>
	LL_SPI_SetStandard(ICM42688_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001582:	2100      	movs	r1, #0
 8001584:	4811      	ldr	r0, [pc, #68]	@ (80015cc <ICM42688_GPIO_SPI_Initialization+0xdc>)
 8001586:	f7ff fdbd 	bl	8001104 <LL_SPI_SetStandard>
	/**ICM42688 GPIO Control Configuration
	 * PC4  ------> ICM42688_SPI_CS_PIN (output)
	 * PC5  ------> ICM42688_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM42688_SPI_CS_PORT, ICM42688_SPI_CS_PIN);
 800158a:	2120      	movs	r1, #32
 800158c:	4810      	ldr	r0, [pc, #64]	@ (80015d0 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 800158e:	f7ff fe20 	bl	80011d2 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM42688_SPI_CS_PIN;
 8001592:	2320      	movs	r3, #32
 8001594:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001596:	2301      	movs	r3, #1
 8001598:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM42688_SPI_CS_PORT, &GPIO_InitStruct);
 80015a6:	463b      	mov	r3, r7
 80015a8:	4619      	mov	r1, r3
 80015aa:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80015ac:	f005 feda 	bl	8007364 <LL_GPIO_Init>
//	GPIO_InitStruct.Pin = ICM42688_INT_PIN;
//	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	LL_GPIO_Init(ICM42688_INT_PORT, &GPIO_InitStruct);

	LL_SPI_Enable(ICM42688_SPI_CHANNEL);
 80015b0:	4806      	ldr	r0, [pc, #24]	@ (80015cc <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80015b2:	f7ff fd97 	bl	80010e4 <LL_SPI_Enable>

	CHIP_DESELECT(ICM42688);
 80015b6:	2120      	movs	r1, #32
 80015b8:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80015ba:	f7ff fdfc 	bl	80011b6 <LL_GPIO_SetOutputPin>
}
 80015be:	bf00      	nop
 80015c0:	3740      	adds	r7, #64	@ 0x40
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40020000 	.word	0x40020000
 80015cc:	40013000 	.word	0x40013000
 80015d0:	40021000 	.word	0x40021000

080015d4 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM42688_SPI_CHANNEL)==RESET);
 80015de:	bf00      	nop
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <SPI1_SendByte+0x40>)
 80015e2:	f7ff fdb5 	bl	8001150 <LL_SPI_IsActiveFlag_TXE>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f9      	beq.n	80015e0 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM42688_SPI_CHANNEL, data);
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4808      	ldr	r0, [pc, #32]	@ (8001614 <SPI1_SendByte+0x40>)
 80015f2:	f7ff fdce 	bl	8001192 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM42688_SPI_CHANNEL)==RESET);
 80015f6:	bf00      	nop
 80015f8:	4806      	ldr	r0, [pc, #24]	@ (8001614 <SPI1_SendByte+0x40>)
 80015fa:	f7ff fd96 	bl	800112a <LL_SPI_IsActiveFlag_RXNE>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0f9      	beq.n	80015f8 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM42688_SPI_CHANNEL);
 8001604:	4803      	ldr	r0, [pc, #12]	@ (8001614 <SPI1_SendByte+0x40>)
 8001606:	f7ff fdb6 	bl	8001176 <LL_SPI_ReceiveData8>
 800160a:	4603      	mov	r3, r0
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40013000 	.word	0x40013000

08001618 <ICM42688_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM42688_Readbyte(uint8_t reg_addr)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM42688);
 8001622:	2120      	movs	r1, #32
 8001624:	480b      	ldr	r0, [pc, #44]	@ (8001654 <ICM42688_Readbyte+0x3c>)
 8001626:	f7ff fdd4 	bl	80011d2 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001630:	b2db      	uxtb	r3, r3
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff ffce 	bl	80015d4 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ffcb 	bl	80015d4 <SPI1_SendByte>
 800163e:	4603      	mov	r3, r0
 8001640:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM42688);
 8001642:	2120      	movs	r1, #32
 8001644:	4803      	ldr	r0, [pc, #12]	@ (8001654 <ICM42688_Readbyte+0x3c>)
 8001646:	f7ff fdb6 	bl	80011b6 <LL_GPIO_SetOutputPin>
	
	return val;
 800164a:	7bfb      	ldrb	r3, [r7, #15]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40021000 	.word	0x40021000

08001658 <ICM42688_Readbytes>:

void ICM42688_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	603a      	str	r2, [r7, #0]
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	460b      	mov	r3, r1
 8001666:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM42688);
 800166c:	2120      	movs	r1, #32
 800166e:	4810      	ldr	r0, [pc, #64]	@ (80016b0 <ICM42688_Readbytes+0x58>)
 8001670:	f7ff fdaf 	bl	80011d2 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800167a:	b2db      	uxtb	r3, r3
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ffa9 	bl	80015d4 <SPI1_SendByte>
	while(i < len)
 8001682:	e009      	b.n	8001698 <ICM42688_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	60fa      	str	r2, [r7, #12]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	18d4      	adds	r4, r2, r3
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff ffa0 	bl	80015d4 <SPI1_SendByte>
 8001694:	4603      	mov	r3, r0
 8001696:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	429a      	cmp	r2, r3
 800169e:	d3f1      	bcc.n	8001684 <ICM42688_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM42688);
 80016a0:	2120      	movs	r1, #32
 80016a2:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <ICM42688_Readbytes+0x58>)
 80016a4:	f7ff fd87 	bl	80011b6 <LL_GPIO_SetOutputPin>
}
 80016a8:	bf00      	nop
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	40021000 	.word	0x40021000

080016b4 <ICM42688_Writebyte>:

void ICM42688_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM42688);
 80016c4:	2120      	movs	r1, #32
 80016c6:	480b      	ldr	r0, [pc, #44]	@ (80016f4 <ICM42688_Writebyte+0x40>)
 80016c8:	f7ff fd83 	bl	80011d2 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff7d 	bl	80015d4 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 80016da:	79bb      	ldrb	r3, [r7, #6]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff79 	bl	80015d4 <SPI1_SendByte>
	CHIP_DESELECT(ICM42688);
 80016e2:	2120      	movs	r1, #32
 80016e4:	4803      	ldr	r0, [pc, #12]	@ (80016f4 <ICM42688_Writebyte+0x40>)
 80016e6:	f7ff fd66 	bl	80011b6 <LL_GPIO_SetOutputPin>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40021000 	.word	0x40021000

080016f8 <IMU_Initialization>:
 * @detail IMU 1 - ICM42688P : GYRO, ACC, TEMP
 * @parm none
 * @retval 0
 */
int IMU_Initialization(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	ICM42688_Initialization();
 80016fc:	f7ff fda8 	bl	8001250 <ICM42688_Initialization>
	return 0;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	bd80      	pop	{r7, pc}

08001706 <IMU_GetData>:
 * @detail SCALED_IMU(2,3) 
 * @parm none
 * @retval none
 */
unsigned int IMU_GetData(void)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	af00      	add	r7, sp, #0

	// SCALED_IMU
	ICM42688_GetData();
 800170a:	f7ff fdf5 	bl	80012f8 <ICM42688_GetData>
	// SCALED_IMU3

//	ComplementaryFilter();
//	KalmanFilter();

	return 0;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	bd80      	pop	{r7, pc}

08001714 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001724:	2b80      	cmp	r3, #128	@ 0x80
 8001726:	bf0c      	ite	eq
 8001728:	2301      	moveq	r3, #1
 800172a:	2300      	movne	r3, #0
 800172c:	b2db      	uxtb	r3, r3
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	460b      	mov	r3, r1
 8001744:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001746:	78fa      	ldrb	r2, [r7, #3]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	605a      	str	r2, [r3, #4]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <Log_Send>:
const uint8_t code = 0xFD;
uint16_t logType = 0;

/* Functions -----------------------------------------------------------------*/
int Log_Send()
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	static uint32_t previous_time = 0;

	// 10Hz  
	if(!(system_time.time_boot_ms - previous_time > 100)) return -1;
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <Log_Send+0x70>)
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	4b1a      	ldr	r3, [pc, #104]	@ (80017cc <Log_Send+0x74>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b64      	cmp	r3, #100	@ 0x64
 8001768:	d802      	bhi.n	8001770 <Log_Send+0x18>
 800176a:	f04f 33ff 	mov.w	r3, #4294967295
 800176e:	e029      	b.n	80017c4 <Log_Send+0x6c>
	previous_time = system_time.time_boot_ms;
 8001770:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <Log_Send+0x70>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	4a15      	ldr	r2, [pc, #84]	@ (80017cc <Log_Send+0x74>)
 8001776:	6013      	str	r3, [r2, #0]

	switch(logType)
 8001778:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <Log_Send+0x78>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	3b01      	subs	r3, #1
 800177e:	2b03      	cmp	r3, #3
 8001780:	d81e      	bhi.n	80017c0 <Log_Send+0x68>
 8001782:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <Log_Send+0x30>)
 8001784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001788:	08001799 	.word	0x08001799
 800178c:	080017a3 	.word	0x080017a3
 8001790:	080017ad 	.word	0x080017ad
 8001794:	080017b7 	.word	0x080017b7
	{
	case 1:
		Log_transmit((uint8_t*)&scaled_imu, sizeof(scaled_imu));
 8001798:	2118      	movs	r1, #24
 800179a:	480e      	ldr	r0, [pc, #56]	@ (80017d4 <Log_Send+0x7c>)
 800179c:	f000 f822 	bl	80017e4 <Log_transmit>
		break;
 80017a0:	e00f      	b.n	80017c2 <Log_Send+0x6a>
	case 2:
		Log_transmit((uint8_t*)&raw_imu, sizeof(raw_imu));
 80017a2:	211d      	movs	r1, #29
 80017a4:	480c      	ldr	r0, [pc, #48]	@ (80017d8 <Log_Send+0x80>)
 80017a6:	f000 f81d 	bl	80017e4 <Log_transmit>
		break;
 80017aa:	e00a      	b.n	80017c2 <Log_Send+0x6a>
	case 3:
		Log_transmit((uint8_t *)&servo_output_raw, sizeof(servo_output_raw));
 80017ac:	2125      	movs	r1, #37	@ 0x25
 80017ae:	480b      	ldr	r0, [pc, #44]	@ (80017dc <Log_Send+0x84>)
 80017b0:	f000 f818 	bl	80017e4 <Log_transmit>
		break;
 80017b4:	e005      	b.n	80017c2 <Log_Send+0x6a>
	case 4:
		Log_transmit((uint8_t*)&RC_channels, sizeof(RC_channels));
 80017b6:	212a      	movs	r1, #42	@ 0x2a
 80017b8:	4809      	ldr	r0, [pc, #36]	@ (80017e0 <Log_Send+0x88>)
 80017ba:	f000 f813 	bl	80017e4 <Log_transmit>
		break;
 80017be:	e000      	b.n	80017c2 <Log_Send+0x6a>
	default:
		break;
 80017c0:	bf00      	nop
	}
	return 0;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000458 	.word	0x20000458
 80017cc:	200002e4 	.word	0x200002e4
 80017d0:	200002e2 	.word	0x200002e2
 80017d4:	20000464 	.word	0x20000464
 80017d8:	2000047c 	.word	0x2000047c
 80017dc:	2000049c 	.word	0x2000049c
 80017e0:	200004c4 	.word	0x200004c4

080017e4 <Log_transmit>:
 * SRXL2.c  
 * 	- readByte  cal crc     
 */
extern uint16_t calculate_crc(const uint8_t *data, uint8_t len);
int Log_transmit(uint8_t* p, uint8_t len)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	70fb      	strb	r3, [r7, #3]

    uint8_t packetLen = len+sizeof(uint8_t)*3;
 80017f0:	78fb      	ldrb	r3, [r7, #3]
 80017f2:	3303      	adds	r3, #3
 80017f4:	74fb      	strb	r3, [r7, #19]
    uint8_t* packet = malloc(packetLen);
 80017f6:	7cfb      	ldrb	r3, [r7, #19]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f00a fe5d 	bl	800c4b8 <malloc>
 80017fe:	4603      	mov	r3, r0
 8001800:	60fb      	str	r3, [r7, #12]

    memcpy(packet, &code, sizeof(uint8_t));
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	22fd      	movs	r2, #253	@ 0xfd
 8001806:	701a      	strb	r2, [r3, #0]
    memcpy(packet + sizeof(uint8_t), p, len);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	3301      	adds	r3, #1
 800180c:	78fa      	ldrb	r2, [r7, #3]
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f00b fd0c 	bl	800d22e <memcpy>

    uint16_t crc = calculate_crc(packet, packetLen);
 8001816:	7cfb      	ldrb	r3, [r7, #19]
 8001818:	4619      	mov	r1, r3
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f000 fdac 	bl	8002378 <calculate_crc>
 8001820:	4603      	mov	r3, r0
 8001822:	817b      	strh	r3, [r7, #10]

    memcpy(packet + sizeof(uint8_t) + len, &crc, sizeof(uint16_t));
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	3301      	adds	r3, #1
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	4413      	add	r3, r2
 800182c:	897a      	ldrh	r2, [r7, #10]
 800182e:	801a      	strh	r2, [r3, #0]

	CDC_Transmit_FS(packet, packetLen);
 8001830:	7cfb      	ldrb	r3, [r7, #19]
 8001832:	4619      	mov	r1, r3
 8001834:	68f8      	ldr	r0, [r7, #12]
 8001836:	f00a f9c5 	bl	800bbc4 <CDC_Transmit_FS>

	for(int i=0; i<packetLen; i++)
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e011      	b.n	8001864 <Log_transmit+0x80>
	{
		while(!LL_USART_IsActiveFlag_TXE(USART2)){}
 8001840:	bf00      	nop
 8001842:	480e      	ldr	r0, [pc, #56]	@ (800187c <Log_transmit+0x98>)
 8001844:	f7ff ff66 	bl	8001714 <LL_USART_IsActiveFlag_TXE>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0f9      	beq.n	8001842 <Log_transmit+0x5e>
		LL_USART_TransmitData8(USART2, packet[i]);
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4413      	add	r3, r2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4619      	mov	r1, r3
 8001858:	4808      	ldr	r0, [pc, #32]	@ (800187c <Log_transmit+0x98>)
 800185a:	f7ff ff6e 	bl	800173a <LL_USART_TransmitData8>
	for(int i=0; i<packetLen; i++)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	3301      	adds	r3, #1
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	7cfb      	ldrb	r3, [r7, #19]
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	429a      	cmp	r2, r3
 800186a:	dbe9      	blt.n	8001840 <Log_transmit+0x5c>
	}

    free(packet);
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f00a fe2b 	bl	800c4c8 <free>

	return packetLen;
 8001872:	7cfb      	ldrb	r3, [r7, #19]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40004400 	.word	0x40004400

08001880 <USB_CDC_RxHandler>:


void USB_CDC_RxHandler(uint8_t* Buf, uint32_t Len)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
	if(Len<3 || Len > 255) return;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d92a      	bls.n	80018e6 <USB_CDC_RxHandler+0x66>
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2bff      	cmp	r3, #255	@ 0xff
 8001894:	d827      	bhi.n	80018e6 <USB_CDC_RxHandler+0x66>
	if(Buf[0] != code) return;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	22fd      	movs	r2, #253	@ 0xfd
 800189c:	4293      	cmp	r3, r2
 800189e:	d124      	bne.n	80018ea <USB_CDC_RxHandler+0x6a>

	uint16_t crc = ((uint16_t)Buf[Len -2] << 8 | Buf[Len -1]);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	3b02      	subs	r3, #2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	440b      	add	r3, r1
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b21b      	sxth	r3, r3
 80018c0:	81fb      	strh	r3, [r7, #14]
	if(crc != calculate_crc(&Buf[0], (uint8_t)Len)) return;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 fd55 	bl	8002378 <calculate_crc>
 80018ce:	4603      	mov	r3, r0
 80018d0:	461a      	mov	r2, r3
 80018d2:	89fb      	ldrh	r3, [r7, #14]
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d10a      	bne.n	80018ee <USB_CDC_RxHandler+0x6e>

	logType = Buf[1];
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3301      	adds	r3, #1
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <USB_CDC_RxHandler+0x78>)
 80018e2:	801a      	strh	r2, [r3, #0]

	return;
 80018e4:	e004      	b.n	80018f0 <USB_CDC_RxHandler+0x70>
	if(Len<3 || Len > 255) return;
 80018e6:	bf00      	nop
 80018e8:	e002      	b.n	80018f0 <USB_CDC_RxHandler+0x70>
	if(Buf[0] != code) return;
 80018ea:	bf00      	nop
 80018ec:	e000      	b.n	80018f0 <USB_CDC_RxHandler+0x70>
	if(crc != calculate_crc(&Buf[0], (uint8_t)Len)) return;
 80018ee:	bf00      	nop
}
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200002e2 	.word	0x200002e2

080018fc <PARM_load>:

#include <FC_Param/Param.h>
#include <FC_RC/RadioControl.h>


int PARM_load(void){
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 8001902:	4b73      	ldr	r3, [pc, #460]	@ (8001ad0 <PARM_load+0x1d4>)
 8001904:	607b      	str	r3, [r7, #4]
	PARAM_SERVO_CH* servo_ch = paramServoCH;
 8001906:	4b73      	ldr	r3, [pc, #460]	@ (8001ad4 <PARM_load+0x1d8>)
 8001908:	603b      	str	r3, [r7, #0]

	paramRc.OPTIONS = 0;
 800190a:	4b73      	ldr	r3, [pc, #460]	@ (8001ad8 <PARM_load+0x1dc>)
 800190c:	2200      	movs	r2, #0
 800190e:	711a      	strb	r2, [r3, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	715a      	strb	r2, [r3, #5]
	paramRc.OVERRIDE_TIME = 0.0;
 8001914:	4b70      	ldr	r3, [pc, #448]	@ (8001ad8 <PARM_load+0x1dc>)
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
	paramRc.PROTOCOLS = (0x00);			//   
 800191c:	4b6e      	ldr	r3, [pc, #440]	@ (8001ad8 <PARM_load+0x1dc>)
 800191e:	2200      	movs	r2, #0
 8001920:	719a      	strb	r2, [r3, #6]
 8001922:	2200      	movs	r2, #0
 8001924:	71da      	strb	r2, [r3, #7]
//	paramRc.PROTOCOLS = (0x1<<SRXL2);	// SRXL2
//	paramRc.PROTOCOLS = (0x1<<PPM);		// PPM (FS-iA6B)
	paramRc.FS_TIMEOUT = 1.0;
 8001926:	4b6c      	ldr	r3, [pc, #432]	@ (8001ad8 <PARM_load+0x1dc>)
 8001928:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800192c:	609a      	str	r2, [r3, #8]
	paramRc.reversedMask = 0x00;
 800192e:	4b6a      	ldr	r3, [pc, #424]	@ (8001ad8 <PARM_load+0x1dc>)
 8001930:	2200      	movs	r2, #0
 8001932:	731a      	strb	r2, [r3, #12]
 8001934:	2200      	movs	r2, #0
 8001936:	735a      	strb	r2, [r3, #13]
 8001938:	2200      	movs	r2, #0
 800193a:	739a      	strb	r2, [r3, #14]
 800193c:	2200      	movs	r2, #0
 800193e:	73da      	strb	r2, [r3, #15]

	for(int i=0; i<RC_CHANNEL_MAX; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e03b      	b.n	80019be <PARM_load+0xc2>
	{
		paramRcCH[i].MIN = 1000;
 8001946:	4965      	ldr	r1, [pc, #404]	@ (8001adc <PARM_load+0x1e0>)
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	4613      	mov	r3, r2
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	4413      	add	r3, r2
 8001950:	440b      	add	r3, r1
 8001952:	2200      	movs	r2, #0
 8001954:	f062 0217 	orn	r2, r2, #23
 8001958:	701a      	strb	r2, [r3, #0]
 800195a:	2200      	movs	r2, #0
 800195c:	f042 0203 	orr.w	r2, r2, #3
 8001960:	705a      	strb	r2, [r3, #1]
		paramRcCH[i].MAX = 2000;
 8001962:	495e      	ldr	r1, [pc, #376]	@ (8001adc <PARM_load+0x1e0>)
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	4613      	mov	r3, r2
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	4413      	add	r3, r2
 800196c:	440b      	add	r3, r1
 800196e:	2200      	movs	r2, #0
 8001970:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 8001974:	709a      	strb	r2, [r3, #2]
 8001976:	2200      	movs	r2, #0
 8001978:	f042 0207 	orr.w	r2, r2, #7
 800197c:	70da      	strb	r2, [r3, #3]
		paramRcCH[i].TRIM = 0;
 800197e:	4957      	ldr	r1, [pc, #348]	@ (8001adc <PARM_load+0x1e0>)
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	4613      	mov	r3, r2
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	4413      	add	r3, r2
 8001988:	440b      	add	r3, r1
 800198a:	2200      	movs	r2, #0
 800198c:	711a      	strb	r2, [r3, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	715a      	strb	r2, [r3, #5]
		paramRcCH[i].DZ = 0;
 8001992:	4952      	ldr	r1, [pc, #328]	@ (8001adc <PARM_load+0x1e0>)
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4613      	mov	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	4413      	add	r3, r2
 800199c:	440b      	add	r3, r1
 800199e:	3306      	adds	r3, #6
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
		paramRcCH[i].OPTION = 0;
 80019a4:	494d      	ldr	r1, [pc, #308]	@ (8001adc <PARM_load+0x1e0>)
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	4613      	mov	r3, r2
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	4413      	add	r3, r2
 80019ae:	440b      	add	r3, r1
 80019b0:	2200      	movs	r2, #0
 80019b2:	71da      	strb	r2, [r3, #7]
 80019b4:	2200      	movs	r2, #0
 80019b6:	721a      	strb	r2, [r3, #8]
	for(int i=0; i<RC_CHANNEL_MAX; i++)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	3301      	adds	r3, #1
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2b11      	cmp	r3, #17
 80019c2:	ddc0      	ble.n	8001946 <PARM_load+0x4a>

//	paramRcMap.THR = 0;		// SRXL2 
//	paramRcMap.ROL = 1;
//	paramRcMap.PIT = 2;
//	paramRcMap.YAW = 3;
	paramRcMap.THR = 2;		// FS-iA6B 
 80019c4:	4b46      	ldr	r3, [pc, #280]	@ (8001ae0 <PARM_load+0x1e4>)
 80019c6:	2202      	movs	r2, #2
 80019c8:	701a      	strb	r2, [r3, #0]
	paramRcMap.ROL = 3;
 80019ca:	4b45      	ldr	r3, [pc, #276]	@ (8001ae0 <PARM_load+0x1e4>)
 80019cc:	2203      	movs	r2, #3
 80019ce:	705a      	strb	r2, [r3, #1]
	paramRcMap.PIT = 1;
 80019d0:	4b43      	ldr	r3, [pc, #268]	@ (8001ae0 <PARM_load+0x1e4>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	709a      	strb	r2, [r3, #2]
	paramRcMap.YAW = 0;
 80019d6:	4b42      	ldr	r3, [pc, #264]	@ (8001ae0 <PARM_load+0x1e4>)
 80019d8:	2200      	movs	r2, #0
 80019da:	70da      	strb	r2, [r3, #3]

	servo->AUTO_TRIM = 0;
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	7813      	ldrb	r3, [r2, #0]
 80019e0:	f023 0301 	bic.w	r3, r3, #1
 80019e4:	7013      	strb	r3, [r2, #0]
	servo->DSHOT_ESC = 0;
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	78d3      	ldrb	r3, [r2, #3]
 80019ea:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80019ee:	70d3      	strb	r3, [r2, #3]
	servo->DSHOT_RATE = 0;
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	78d3      	ldrb	r3, [r2, #3]
 80019f4:	f023 0307 	bic.w	r3, r3, #7
 80019f8:	70d3      	strb	r3, [r2, #3]
	servo->RATE = 50;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f042 0232 	orr.w	r2, r2, #50	@ 0x32
 8001a02:	705a      	strb	r2, [r3, #1]
 8001a04:	2200      	movs	r2, #0
 8001a06:	709a      	strb	r2, [r3, #2]
	servo->GPIO_MASK = 0xFF;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0e:	711a      	strb	r2, [r3, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	715a      	strb	r2, [r3, #5]
 8001a14:	2200      	movs	r2, #0
 8001a16:	719a      	strb	r2, [r3, #6]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	71da      	strb	r2, [r3, #7]
	servo->RC_FS_MSK = 0xFF;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a22:	721a      	strb	r2, [r3, #8]
 8001a24:	2200      	movs	r2, #0
 8001a26:	725a      	strb	r2, [r3, #9]
	servo->_32_ENABLE = 0;
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	7a93      	ldrb	r3, [r2, #10]
 8001a2c:	f023 0301 	bic.w	r3, r3, #1
 8001a30:	7293      	strb	r3, [r2, #10]

	for(int i=0; i<SERVO_CHANNEL_MAX; i++){
 8001a32:	2300      	movs	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	e040      	b.n	8001aba <PARM_load+0x1be>
		servo_ch[i].FUNCTION = 0;
 8001a38:	68ba      	ldr	r2, [r7, #8]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4413      	add	r3, r2
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	2200      	movs	r2, #0
 8001a46:	71da      	strb	r2, [r3, #7]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	721a      	strb	r2, [r3, #8]
		servo_ch[i].MAX = 2000;
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4413      	add	r3, r2
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 8001a5e:	709a      	strb	r2, [r3, #2]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f042 0207 	orr.w	r2, r2, #7
 8001a66:	70da      	strb	r2, [r3, #3]
		servo_ch[i].MIN = 1000;
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	4413      	add	r3, r2
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	2200      	movs	r2, #0
 8001a76:	f062 0217 	orn	r2, r2, #23
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f042 0203 	orr.w	r2, r2, #3
 8001a82:	705a      	strb	r2, [r3, #1]
		servo_ch[i].TRIM = 1500;
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	4613      	mov	r3, r2
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	2200      	movs	r2, #0
 8001a92:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8001a96:	711a      	strb	r2, [r3, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f042 0205 	orr.w	r2, r2, #5
 8001a9e:	715a      	strb	r2, [r3, #5]
		servo_ch[i].REVERSED = 0;
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	4413      	add	r3, r2
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	441a      	add	r2, r3
 8001aac:	7993      	ldrb	r3, [r2, #6]
 8001aae:	f023 0301 	bic.w	r3, r3, #1
 8001ab2:	7193      	strb	r3, [r2, #6]
	for(int i=0; i<SERVO_CHANNEL_MAX; i++){
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	2b0b      	cmp	r3, #11
 8001abe:	ddbb      	ble.n	8001a38 <PARM_load+0x13c>
	}
	return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	200002e8 	.word	0x200002e8
 8001ad4:	200002f4 	.word	0x200002f4
 8001ad8:	20000360 	.word	0x20000360
 8001adc:	20000370 	.word	0x20000370
 8001ae0:	20000414 	.word	0x20000414

08001ae4 <LL_TIM_EnableCounter>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f043 0201 	orr.w	r2, r3, #1
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	601a      	str	r2, [r3, #0]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_TIM_CC_EnableChannel>:
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a1a      	ldr	r2, [r3, #32]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	621a      	str	r2, [r3, #32]
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <PPM_init>:
 * @brief PPM    
 * @detail RC_Initialization() 
 * @retval 0 :  
 */
int PPM_init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
	/*
	 * TIM1 168MHz PPM  20ms 
	 */
	const int hz = 50;
 8001b2e:	2332      	movs	r3, #50	@ 0x32
 8001b30:	607b      	str	r3, [r7, #4]
	TIM1->ARR = 1000000/hz-1;
 8001b32:	4a0d      	ldr	r2, [pc, #52]	@ (8001b68 <PPM_init+0x40>)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b3a:	1e5a      	subs	r2, r3, #1
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <PPM_init+0x44>)
 8001b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->PSC = 168-1;
 8001b40:	4b0a      	ldr	r3, [pc, #40]	@ (8001b6c <PPM_init+0x44>)
 8001b42:	22a7      	movs	r2, #167	@ 0xa7
 8001b44:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM1->CCR4 = TIM1->ARR;
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <PPM_init+0x44>)
 8001b48:	4a08      	ldr	r2, [pc, #32]	@ (8001b6c <PPM_init+0x44>)
 8001b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4c:	6413      	str	r3, [r2, #64]	@ 0x40

	LL_TIM_EnableCounter(TIM1);
 8001b4e:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <PPM_init+0x44>)
 8001b50:	f7ff ffc8 	bl	8001ae4 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH4);
 8001b54:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b58:	4804      	ldr	r0, [pc, #16]	@ (8001b6c <PPM_init+0x44>)
 8001b5a:	f7ff ffd3 	bl	8001b04 <LL_TIM_CC_EnableChannel>
	return 0;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	000f4240 	.word	0x000f4240
 8001b6c:	40010000 	.word	0x40010000

08001b70 <PPM_readData>:
 * @parm timer  (ms )
 * @retval 0 :  
 * @retval 1 :  
 */
int PPM_readData(uint16_t data)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	80fb      	strh	r3, [r7, #6]
	static uint16_t previous = 0;
    static uint8_t cnt = 0;
	uint16_t rx = system_time.time_unix_usec - previous;
 8001b7a:	491b      	ldr	r1, [pc, #108]	@ (8001be8 <PPM_readData+0x78>)
 8001b7c:	680a      	ldr	r2, [r1, #0]
 8001b7e:	684b      	ldr	r3, [r1, #4]
 8001b80:	b292      	uxth	r2, r2
 8001b82:	4b1a      	ldr	r3, [pc, #104]	@ (8001bec <PPM_readData+0x7c>)
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	81fb      	strh	r3, [r7, #14]

	previous = system_time.time_unix_usec;
 8001b8a:	4917      	ldr	r1, [pc, #92]	@ (8001be8 <PPM_readData+0x78>)
 8001b8c:	680a      	ldr	r2, [r1, #0]
 8001b8e:	684b      	ldr	r3, [r1, #4]
 8001b90:	b292      	uxth	r2, r2
 8001b92:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <PPM_readData+0x7c>)
 8001b94:	801a      	strh	r2, [r3, #0]

    if(rx>2500) cnt = 0;
 8001b96:	89fb      	ldrh	r3, [r7, #14]
 8001b98:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d902      	bls.n	8001ba6 <PPM_readData+0x36>
 8001ba0:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <PPM_readData+0x80>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	701a      	strb	r2, [r3, #0]
	if(rx>2200 || rx<800) return 1;
 8001ba6:	89fb      	ldrh	r3, [r7, #14]
 8001ba8:	f640 0298 	movw	r2, #2200	@ 0x898
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d803      	bhi.n	8001bb8 <PPM_readData+0x48>
 8001bb0:	89fb      	ldrh	r3, [r7, #14]
 8001bb2:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001bb6:	d201      	bcs.n	8001bbc <PPM_readData+0x4c>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e00e      	b.n	8001bda <PPM_readData+0x6a>

	((uint16_t*)RC_Buffer)[cnt] = rx;
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf4 <PPM_readData+0x84>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <PPM_readData+0x80>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	89fa      	ldrh	r2, [r7, #14]
 8001bca:	801a      	strh	r2, [r3, #0]
    cnt++;
 8001bcc:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <PPM_readData+0x80>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <PPM_readData+0x80>)
 8001bd6:	701a      	strb	r2, [r3, #0]

	return 0;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000458 	.word	0x20000458
 8001bec:	20000418 	.word	0x20000418
 8001bf0:	2000041a 	.word	0x2000041a
 8001bf4:	20000450 	.word	0x20000450

08001bf8 <PPM_getControlData>:
 * @retval 0 :  
 * @retval -1 :   
 * @retval 0xf2 : FailSafe
 */
int PPM_getControlData(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af02      	add	r7, sp, #8
	PARAM_RC* param = &paramRc;
 8001bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8001d70 <PPM_getControlData+0x178>)
 8001c00:	613b      	str	r3, [r7, #16]
	PARAM_RC_CH* paramCh = paramRcCH;
 8001c02:	4b5c      	ldr	r3, [pc, #368]	@ (8001d74 <PPM_getControlData+0x17c>)
 8001c04:	60fb      	str	r3, [r7, #12]
	RC_CHANNELS* rc = &RC_channels;
 8001c06:	4b5c      	ldr	r3, [pc, #368]	@ (8001d78 <PPM_getControlData+0x180>)
 8001c08:	60bb      	str	r3, [r7, #8]

	if(RC_isBufferInit() != 0) return -1;
 8001c0a:	f000 fd85 	bl	8002718 <RC_isBufferInit>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d002      	beq.n	8001c1a <PPM_getControlData+0x22>
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295
 8001c18:	e0a5      	b.n	8001d66 <PPM_getControlData+0x16e>

	for(int i=0; i<PPM_MAX_CHANNEL; i++){
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e09d      	b.n	8001d5c <PPM_getControlData+0x164>
		// Reverse 
		uint16_t value = ((uint16_t*)RC_Buffer)[i];
 8001c20:	4b56      	ldr	r3, [pc, #344]	@ (8001d7c <PPM_getControlData+0x184>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	80fb      	strh	r3, [r7, #6]
		if((param->reversedMask>>i)&0x01)
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d02c      	beq.n	8001c9a <PPM_getControlData+0xa2>
		{
			rc->value[i] = map(value,
					1000, 2000,
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	4613      	mov	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	4413      	add	r3, r2
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001c4c:	885b      	ldrh	r3, [r3, #2]
 8001c4e:	b299      	uxth	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	4613      	mov	r3, r2
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	4413      	add	r3, r2
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	88f8      	ldrh	r0, [r7, #6]
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	460b      	mov	r3, r1
 8001c66:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001c6a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c6e:	f000 fe1b 	bl	80028a8 <map>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4619      	mov	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	4413      	add	r3, r2
 8001c82:	889b      	ldrh	r3, [r3, #4]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	440b      	add	r3, r1
 8001c88:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	4413      	add	r3, r2
 8001c92:	460a      	mov	r2, r1
 8001c94:	f8a3 2005 	strh.w	r2, [r3, #5]
 8001c98:	e02b      	b.n	8001cf2 <PPM_getControlData+0xfa>
		}
		else{
			rc->value[i] = map(value,
					1000, 2000,
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	b299      	uxth	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	4613      	mov	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001cb6:	885b      	ldrh	r3, [r3, #2]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	88f8      	ldrh	r0, [r7, #6]
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001cc4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cc8:	f000 fdee 	bl	80028a8 <map>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4619      	mov	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	889b      	ldrh	r3, [r3, #4]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001ce4:	68ba      	ldr	r2, [r7, #8]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	460a      	mov	r2, r1
 8001cee:	f8a3 2005 	strh.w	r2, [r3, #5]
		}

		// Dead-zone 
		if(rc->value[i]>(1500-paramCh[i].DZ) && rc->value[i]<(1500+paramCh[i].DZ)){
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	4413      	add	r3, r2
 8001cfa:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	4619      	mov	r1, r3
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	4613      	mov	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4413      	add	r3, r2
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	799b      	ldrb	r3, [r3, #6]
 8001d10:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8001d14:	3304      	adds	r3, #4
 8001d16:	4299      	cmp	r1, r3
 8001d18:	dd1d      	ble.n	8001d56 <PPM_getControlData+0x15e>
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4413      	add	r3, r2
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	4413      	add	r3, r2
 8001d26:	799b      	ldrb	r3, [r3, #6]
 8001d28:	f203 52db 	addw	r2, r3, #1499	@ 0x5db
 8001d2c:	68b9      	ldr	r1, [r7, #8]
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	440b      	add	r3, r1
 8001d34:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	db0b      	blt.n	8001d56 <PPM_getControlData+0x15e>
			rc->value[i] = 1500;
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4413      	add	r3, r2
 8001d46:	2200      	movs	r2, #0
 8001d48:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8001d4c:	715a      	strb	r2, [r3, #5]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f042 0205 	orr.w	r2, r2, #5
 8001d54:	719a      	strb	r2, [r3, #6]
	for(int i=0; i<PPM_MAX_CHANNEL; i++){
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	f77f af5e 	ble.w	8001c20 <PPM_getControlData+0x28>
		}
	}

	return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000360 	.word	0x20000360
 8001d74:	20000370 	.word	0x20000370
 8001d78:	200004c4 	.word	0x200004c4
 8001d7c:	20000450 	.word	0x20000450

08001d80 <SRXL2_connect>:
 * @detail    Handshake  
 * @parm none
 * @retval 0 :  
 * @retval 2 :  
 */
int SRXL2_connect(void){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
	SRXL2_Header *header = &packet.header;
 8001d86:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <SRXL2_connect+0xa8>)
 8001d88:	617b      	str	r3, [r7, #20]

	SRXL2_Handshake_Packet tx_packet;

	while(1)
	{
		if(SRXL2_isReceived()!=0) continue;
 8001d8a:	f000 fa97 	bl	80022bc <SRXL2_isReceived>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d138      	bne.n	8001e06 <SRXL2_connect+0x86>

		switch(header->pType)
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	785b      	ldrb	r3, [r3, #1]
 8001d98:	2b21      	cmp	r3, #33	@ 0x21
 8001d9a:	d003      	beq.n	8001da4 <SRXL2_connect+0x24>
 8001d9c:	2bcd      	cmp	r3, #205	@ 0xcd
 8001d9e:	d134      	bne.n	8001e0a <SRXL2_connect+0x8a>
		{
		case SRXL_CTRL_ID:
			//Bind    unbind    
			return 2;
 8001da0:	2302      	movs	r3, #2
 8001da2:	e03c      	b.n	8001e1e <SRXL2_connect+0x9e>
		case SRXL_HANDSHAKE_ID:
			rx = &(((SRXL2_Handshake_Packet *) RC_Buffer)->data);
 8001da4:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <SRXL2_connect+0xac>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	3303      	adds	r3, #3
 8001daa:	613b      	str	r3, [r7, #16]

			//  ID 
			if((rx->SrcID)>>4 == 0x1)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d10e      	bne.n	8001dd6 <SRXL2_connect+0x56>
			{
				receiver_info.SrcID = rx->SrcID;
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	781a      	ldrb	r2, [r3, #0]
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <SRXL2_connect+0xb0>)
 8001dbe:	701a      	strb	r2, [r3, #0]
				receiver_info.Info = rx->Info;
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	791a      	ldrb	r2, [r3, #4]
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <SRXL2_connect+0xb0>)
 8001dc6:	711a      	strb	r2, [r3, #4]
				receiver_info.UID = rx->UID;
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001dce:	4a18      	ldr	r2, [pc, #96]	@ (8001e30 <SRXL2_connect+0xb0>)
 8001dd0:	f8c2 3005 	str.w	r3, [r2, #5]
				break;
 8001dd4:	e000      	b.n	8001dd8 <SRXL2_connect+0x58>
			}
			break;
 8001dd6:	bf00      	nop
		default:
			continue;
		}

		break;
 8001dd8:	bf00      	nop
	}

	tx_packet.header.speckrum_id = SPEKTRUM_SRXL_ID;
 8001dda:	23a6      	movs	r3, #166	@ 0xa6
 8001ddc:	703b      	strb	r3, [r7, #0]
	tx_packet.header.pType = SRXL_HANDSHAKE_ID;
 8001dde:	2321      	movs	r3, #33	@ 0x21
 8001de0:	707b      	strb	r3, [r7, #1]
	tx_packet.header.len = sizeof(SRXL2_Handshake_Packet);
 8001de2:	230e      	movs	r3, #14
 8001de4:	70bb      	strb	r3, [r7, #2]

	tx_packet.data.SrcID = SRXL_FC_DEVICE_ID;
 8001de6:	2330      	movs	r3, #48	@ 0x30
 8001de8:	70fb      	strb	r3, [r7, #3]
	tx_packet.data.DestID = receiver_info.SrcID;
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <SRXL2_connect+0xb0>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	713b      	strb	r3, [r7, #4]
	tx_packet.data.Priority = 0x60;
 8001df0:	2360      	movs	r3, #96	@ 0x60
 8001df2:	717b      	strb	r3, [r7, #5]
	tx_packet.data.BaudRate = SRXL_BAUD_115200;
 8001df4:	2300      	movs	r3, #0
 8001df6:	71bb      	strb	r3, [r7, #6]
	tx_packet.data.Info = 0x01;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	71fb      	strb	r3, [r7, #7]
	tx_packet.data.UID = 0x12345678;
 8001dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <SRXL2_connect+0xb4>)
 8001dfe:	60bb      	str	r3, [r7, #8]

	tx_packet.crc = 0x0000;
 8001e00:	2300      	movs	r3, #0
 8001e02:	81bb      	strh	r3, [r7, #12]

	while(SRXL2_doHandshake(&tx_packet));
 8001e04:	e003      	b.n	8001e0e <SRXL2_connect+0x8e>
		if(SRXL2_isReceived()!=0) continue;
 8001e06:	bf00      	nop
 8001e08:	e7bf      	b.n	8001d8a <SRXL2_connect+0xa>
			continue;
 8001e0a:	bf00      	nop
		if(SRXL2_isReceived()!=0) continue;
 8001e0c:	e7bd      	b.n	8001d8a <SRXL2_connect+0xa>
	while(SRXL2_doHandshake(&tx_packet));
 8001e0e:	463b      	mov	r3, r7
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 f96f 	bl	80020f4 <SRXL2_doHandshake>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1f8      	bne.n	8001e0e <SRXL2_connect+0x8e>

	return 0;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000041c 	.word	0x2000041c
 8001e2c:	20000450 	.word	0x20000450
 8001e30:	20000434 	.word	0x20000434
 8001e34:	12345678 	.word	0x12345678

08001e38 <SRXL2_getControlData>:
 * @retval 0 :  
 * @retval -1 :   
 * @retval -2 :   
 * @retval 0xf2 : FailSafe
 */
int SRXL2_getControlData(void){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
	SRXL2_Header* header = &packet.header;
 8001e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea8 <SRXL2_getControlData+0x70>)
 8001e40:	607b      	str	r3, [r7, #4]
	SRXL2_Control_Packet* rx = (SRXL2_Control_Packet*)RC_Buffer;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <SRXL2_getControlData+0x74>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	603b      	str	r3, [r7, #0]

	if(SRXL2_isReceived()!=0) return -1;
 8001e48:	f000 fa38 	bl	80022bc <SRXL2_isReceived>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <SRXL2_getControlData+0x20>
 8001e52:	f04f 33ff 	mov.w	r3, #4294967295
 8001e56:	e022      	b.n	8001e9e <SRXL2_getControlData+0x66>
	if(header->pType != SRXL_CTRL_ID) return -2;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	785b      	ldrb	r3, [r3, #1]
 8001e5c:	2bcd      	cmp	r3, #205	@ 0xcd
 8001e5e:	d002      	beq.n	8001e66 <SRXL2_getControlData+0x2e>
 8001e60:	f06f 0301 	mvn.w	r3, #1
 8001e64:	e01b      	b.n	8001e9e <SRXL2_getControlData+0x66>

	// rssi, frameLoss, Fail-safe   

	switch(rx->Command){
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	78db      	ldrb	r3, [r3, #3]
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d816      	bhi.n	8001e9c <SRXL2_getControlData+0x64>
 8001e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e74 <SRXL2_getControlData+0x3c>)
 8001e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e74:	08001e85 	.word	0x08001e85
 8001e78:	08001e91 	.word	0x08001e91
 8001e7c:	08001e9d 	.word	0x08001e9d
 8001e80:	08001e9d 	.word	0x08001e9d
	case SRXL_CTRL_CMD_CHANNEL:
		// SRXL2_SendTelemetryData();
		SRXL2_parseControlData((SRXL2_Control_Packet*)RC_Buffer);
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <SRXL2_getControlData+0x74>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f000 f811 	bl	8001eb0 <SRXL2_parseControlData>
		break;
 8001e8e:	e005      	b.n	8001e9c <SRXL2_getControlData+0x64>
	case SRXL_CTRL_CMD_CHANNEL_FS:
		return RC_setFailsafe(0x1<<8);
 8001e90:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001e94:	f000 fcaa 	bl	80027ec <RC_setFailsafe>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	e000      	b.n	8001e9e <SRXL2_getControlData+0x66>
		break;
	case SRXL_CTRL_CMD_FWDPGM:
		break;
	}

	return 0;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	2000041c 	.word	0x2000041c
 8001eac:	20000450 	.word	0x20000450

08001eb0 <SRXL2_parseControlData>:
 *		   data  (1000us~2000us), , , Dead-zone .
 * 		   RC_Channel[] 
 * @parm SRXL_Control_Pack *rx : (SRXL2_Control_Packet*)packet
 */
int SRXL2_parseControlData(SRXL2_Control_Packet *rx)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	@ 0x28
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	6078      	str	r0, [r7, #4]
	PARAM_RC* param = &paramRc;
 8001eb8:	4b88      	ldr	r3, [pc, #544]	@ (80020dc <SRXL2_parseControlData+0x22c>)
 8001eba:	617b      	str	r3, [r7, #20]
	PARAM_RC_CH* paramCh = paramRcCH;
 8001ebc:	4b88      	ldr	r3, [pc, #544]	@ (80020e0 <SRXL2_parseControlData+0x230>)
 8001ebe:	613b      	str	r3, [r7, #16]
	RC_CHANNELS* rc = &RC_channels;
 8001ec0:	4b88      	ldr	r3, [pc, #544]	@ (80020e4 <SRXL2_parseControlData+0x234>)
 8001ec2:	60fb      	str	r3, [r7, #12]

	uint8_t channelCnt = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	77fb      	strb	r3, [r7, #31]
	static uint32_t channelMask = 0;

	static uint32_t previousTime = 0;

	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]
 8001ecc:	e0c2      	b.n	8002054 <SRXL2_parseControlData+0x1a4>
	{
		if(!((rx->data.mask>>i)&0x01)) continue;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 80b5 	beq.w	800204c <SRXL2_parseControlData+0x19c>
		if(i>=RC_CHANNEL_MAX) break;
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	2b11      	cmp	r3, #17
 8001ee6:	f300 80ba 	bgt.w	800205e <SRXL2_parseControlData+0x1ae>

		uint16_t value = rx->data.values[channelCnt];
 8001eea:	7ff9      	ldrb	r1, [r7, #31]
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	004b      	lsls	r3, r1, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	7b18      	ldrb	r0, [r3, #12]
 8001ef4:	004b      	lsls	r3, r1, #1
 8001ef6:	4413      	add	r3, r2
 8001ef8:	7b5b      	ldrb	r3, [r3, #13]
 8001efa:	021b      	lsls	r3, r3, #8
 8001efc:	4303      	orrs	r3, r0
 8001efe:	817b      	strh	r3, [r7, #10]
		channelCnt++;
 8001f00:	7ffb      	ldrb	r3, [r7, #31]
 8001f02:	3301      	adds	r3, #1
 8001f04:	77fb      	strb	r3, [r7, #31]

		// RC    
		value = value<SRXL_CTRL_VALUE_MIN?SRXL_CTRL_VALUE_MIN:value;
 8001f06:	897b      	ldrh	r3, [r7, #10]
 8001f08:	f642 22a0 	movw	r2, #10912	@ 0x2aa0
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	bf38      	it	cc
 8001f10:	4613      	movcc	r3, r2
 8001f12:	817b      	strh	r3, [r7, #10]
		value = value>SRXL_CTRL_VALUE_MAX?SRXL_CTRL_VALUE_MAX:value;
 8001f14:	897b      	ldrh	r3, [r7, #10]
 8001f16:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	bf28      	it	cs
 8001f1e:	4613      	movcs	r3, r2
 8001f20:	817b      	strh	r3, [r7, #10]

		// Reverse 
		if((param->reversedMask>>i)&0x01)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d02c      	beq.n	8001f8e <SRXL2_parseControlData+0xde>
		{
			rc->value[i] = map(value,
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4613      	mov	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001f40:	885b      	ldrh	r3, [r3, #2]
 8001f42:	b299      	uxth	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4613      	mov	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	8978      	ldrh	r0, [r7, #10]
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001f5e:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 8001f62:	f000 fca1 	bl	80028a8 <map>
 8001f66:	4603      	mov	r3, r0
 8001f68:	4619      	mov	r1, r3
					paramCh[i].MAX, paramCh[i].MIN) + paramCh[i].TRIM;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	4413      	add	r3, r2
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	4413      	add	r3, r2
 8001f76:	889b      	ldrh	r3, [r3, #4]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	440b      	add	r3, r1
 8001f7c:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	460a      	mov	r2, r1
 8001f88:	f8a3 2005 	strh.w	r2, [r3, #5]
 8001f8c:	e02b      	b.n	8001fe6 <SRXL2_parseControlData+0x136>
		}
		else{
			rc->value[i] = map(value,
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4613      	mov	r3, r2
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	4413      	add	r3, r2
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	b299      	uxth	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4413      	add	r3, r2
			rc->value[i] = map(value,
 8001faa:	885b      	ldrh	r3, [r3, #2]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	8978      	ldrh	r0, [r7, #10]
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001fb8:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 8001fbc:	f000 fc74 	bl	80028a8 <map>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	4619      	mov	r1, r3
					paramCh[i].MIN, paramCh[i].MAX) + paramCh[i].TRIM;
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	4413      	add	r3, r2
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4413      	add	r3, r2
 8001fd0:	889b      	ldrh	r3, [r3, #4]
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	440b      	add	r3, r1
 8001fd6:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	4413      	add	r3, r2
 8001fe0:	460a      	mov	r2, r1
 8001fe2:	f8a3 2005 	strh.w	r2, [r3, #5]
		}

		// Dead-zone 
		if(rc->value[i]>(1500-paramCh[i].DZ) && rc->value[i]<(1500+paramCh[i].DZ)){
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	4413      	add	r3, r2
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	4413      	add	r3, r2
 8002002:	799b      	ldrb	r3, [r3, #6]
 8002004:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8002008:	3304      	adds	r3, #4
 800200a:	4299      	cmp	r1, r3
 800200c:	dd1f      	ble.n	800204e <SRXL2_parseControlData+0x19e>
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4613      	mov	r3, r2
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	4413      	add	r3, r2
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4413      	add	r3, r2
 800201a:	799b      	ldrb	r3, [r3, #6]
 800201c:	f203 52db 	addw	r2, r3, #1499	@ 0x5db
 8002020:	68f9      	ldr	r1, [r7, #12]
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	440b      	add	r3, r1
 8002028:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800202c:	b29b      	uxth	r3, r3
 800202e:	429a      	cmp	r2, r3
 8002030:	db0d      	blt.n	800204e <SRXL2_parseControlData+0x19e>
			rc->value[i] = 1500;
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	2200      	movs	r2, #0
 800203c:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8002040:	715a      	strb	r2, [r3, #5]
 8002042:	2200      	movs	r2, #0
 8002044:	f042 0205 	orr.w	r2, r2, #5
 8002048:	719a      	strb	r2, [r3, #6]
 800204a:	e000      	b.n	800204e <SRXL2_parseControlData+0x19e>
		if(!((rx->data.mask>>i)&0x01)) continue;
 800204c:	bf00      	nop
	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	3301      	adds	r3, #1
 8002052:	61bb      	str	r3, [r7, #24]
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	2b1f      	cmp	r3, #31
 8002058:	f77f af39 	ble.w	8001ece <SRXL2_parseControlData+0x1e>
 800205c:	e000      	b.n	8002060 <SRXL2_parseControlData+0x1b0>
		if(i>=RC_CHANNEL_MAX) break;
 800205e:	bf00      	nop
		}
	}

	if(system_time.time_boot_ms - previousTime > 2000){
 8002060:	4b21      	ldr	r3, [pc, #132]	@ (80020e8 <SRXL2_parseControlData+0x238>)
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	4b21      	ldr	r3, [pc, #132]	@ (80020ec <SRXL2_parseControlData+0x23c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800206e:	d906      	bls.n	800207e <SRXL2_parseControlData+0x1ce>
		previousTime = system_time.time_boot_ms;
 8002070:	4b1d      	ldr	r3, [pc, #116]	@ (80020e8 <SRXL2_parseControlData+0x238>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a1d      	ldr	r2, [pc, #116]	@ (80020ec <SRXL2_parseControlData+0x23c>)
 8002076:	6013      	str	r3, [r2, #0]
		channelMask = 0;
 8002078:	4b1d      	ldr	r3, [pc, #116]	@ (80020f0 <SRXL2_parseControlData+0x240>)
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
	}

	channelMask |= rx->data.mask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <SRXL2_parseControlData+0x240>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4313      	orrs	r3, r2
 8002088:	4a19      	ldr	r2, [pc, #100]	@ (80020f0 <SRXL2_parseControlData+0x240>)
 800208a:	6013      	str	r3, [r2, #0]
	rc->chancount = countSetBits(channelMask);
 800208c:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <SRXL2_parseControlData+0x240>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f000 f9d4 	bl	800243e <countSetBits>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	711a      	strb	r2, [r3, #4]
	rc->time_boot_ms = system_time.time_boot_ms;
 800209e:	4b12      	ldr	r3, [pc, #72]	@ (80020e8 <SRXL2_parseControlData+0x238>)
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	601a      	str	r2, [r3, #0]

	/*
	 * SRXL2 rssi  %,  dBm .
	 * MAVLink % 0-254  
	 */
	if(!(rx->data.rssi&0x80)){
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	db0f      	blt.n	80020d0 <SRXL2_parseControlData+0x220>
		rc->rssi = map(rx->data.rssi, 0, 100, 0, 254);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80020b6:	b298      	uxth	r0, r3
 80020b8:	23fe      	movs	r3, #254	@ 0xfe
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	2300      	movs	r3, #0
 80020be:	2264      	movs	r2, #100	@ 0x64
 80020c0:	2100      	movs	r1, #0
 80020c2:	f000 fbf1 	bl	80028a8 <map>
 80020c6:	4603      	mov	r3, r0
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}

	return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000360 	.word	0x20000360
 80020e0:	20000370 	.word	0x20000370
 80020e4:	200004c4 	.word	0x200004c4
 80020e8:	20000458 	.word	0x20000458
 80020ec:	20000440 	.word	0x20000440
 80020f0:	20000444 	.word	0x20000444

080020f4 <SRXL2_doHandshake>:
 * @retval 0 :  
 * @retval -1 :  
 * @retval -2 :    
 */
int SRXL2_doHandshake(SRXL2_Handshake_Packet *tx_packet)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	SRXL2_Handshake_Data* rx;
	SRXL2_Handshake_Data* data = &tx_packet->data;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3303      	adds	r3, #3
 8002100:	617b      	str	r3, [r7, #20]

	uint8_t len = tx_packet->header.len;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	789b      	ldrb	r3, [r3, #2]
 8002106:	74fb      	strb	r3, [r7, #19]
	if(sizeof(*tx_packet) != len) return -2;
 8002108:	7cfb      	ldrb	r3, [r7, #19]
 800210a:	2b0e      	cmp	r3, #14
 800210c:	d002      	beq.n	8002114 <SRXL2_doHandshake+0x20>
 800210e:	f06f 0301 	mvn.w	r3, #1
 8002112:	e029      	b.n	8002168 <SRXL2_doHandshake+0x74>

	while(1)
	{
		if(SRXL2_isReceived()!=0) continue;
 8002114:	f000 f8d2 	bl	80022bc <SRXL2_isReceived>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d114      	bne.n	8002148 <SRXL2_doHandshake+0x54>
		if(packet.header.pType != SRXL_HANDSHAKE_ID) continue;
 800211e:	4b14      	ldr	r3, [pc, #80]	@ (8002170 <SRXL2_doHandshake+0x7c>)
 8002120:	785b      	ldrb	r3, [r3, #1]
 8002122:	2b21      	cmp	r3, #33	@ 0x21
 8002124:	d112      	bne.n	800214c <SRXL2_doHandshake+0x58>

		rx = &(((SRXL2_Handshake_Packet *) RC_Buffer)->data);
 8002126:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <SRXL2_doHandshake+0x80>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	3303      	adds	r3, #3
 800212c:	60fb      	str	r3, [r7, #12]

		if(rx->SrcID == data->DestID && rx->DestID == data->SrcID)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	781a      	ldrb	r2, [r3, #0]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	785b      	ldrb	r3, [r3, #1]
 8002136:	429a      	cmp	r2, r3
 8002138:	d1ec      	bne.n	8002114 <SRXL2_doHandshake+0x20>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	785a      	ldrb	r2, [r3, #1]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d004      	beq.n	8002150 <SRXL2_doHandshake+0x5c>
 8002146:	e7e5      	b.n	8002114 <SRXL2_doHandshake+0x20>
		if(SRXL2_isReceived()!=0) continue;
 8002148:	bf00      	nop
 800214a:	e7e3      	b.n	8002114 <SRXL2_doHandshake+0x20>
		if(packet.header.pType != SRXL_HANDSHAKE_ID) continue;
 800214c:	bf00      	nop
		if(SRXL2_isReceived()!=0) continue;
 800214e:	e7e1      	b.n	8002114 <SRXL2_doHandshake+0x20>
		{
			break;
 8002150:	bf00      	nop
		}
	}

	insert_crc((uint8_t*)tx_packet, len);
 8002152:	7cfb      	ldrb	r3, [r7, #19]
 8002154:	4619      	mov	r1, r3
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f94f 	bl	80023fa <insert_crc>
	return RC_halfDuplex_Transmit((uint8_t*)tx_packet, len);
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	4619      	mov	r1, r3
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 fb5f 	bl	8002824 <RC_halfDuplex_Transmit>
 8002166:	4603      	mov	r3, r0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	2000041c 	.word	0x2000041c
 8002174:	20000450 	.word	0x20000450

08002178 <SRXL2_readByteIRQ2>:
 * @retval 1 : 1byte  
 * @retval -1 :  
 * @retval -2 :   
 */
int SRXL2_readByteIRQ2(const uint8_t data)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
	static uint8_t cnt = 0;
	static uint8_t maxLen = 0;

	if(RC_isBufferInit()!=0) return -2;
 8002182:	f000 fac9 	bl	8002718 <RC_isBufferInit>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <SRXL2_readByteIRQ2+0x1a>
 800218c:	f06f 0301 	mvn.w	r3, #1
 8002190:	e089      	b.n	80022a6 <SRXL2_readByteIRQ2+0x12e>
	if(cnt>=SRXL_MAX_BUFFER_SIZE) return -2;
 8002192:	4b47      	ldr	r3, [pc, #284]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b4f      	cmp	r3, #79	@ 0x4f
 8002198:	d902      	bls.n	80021a0 <SRXL2_readByteIRQ2+0x28>
 800219a:	f06f 0301 	mvn.w	r3, #1
 800219e:	e082      	b.n	80022a6 <SRXL2_readByteIRQ2+0x12e>

	switch(cnt)
 80021a0:	4b43      	ldr	r3, [pc, #268]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <SRXL2_readByteIRQ2+0x36>
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d011      	beq.n	80021d0 <SRXL2_readByteIRQ2+0x58>
 80021ac:	e052      	b.n	8002254 <SRXL2_readByteIRQ2+0xdc>
	{
	case 0:
		if(data == SPEKTRUM_SRXL_ID){
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2ba6      	cmp	r3, #166	@ 0xa6
 80021b2:	d176      	bne.n	80022a2 <SRXL2_readByteIRQ2+0x12a>
			RC_Buffer[cnt] = data;
 80021b4:	4b3f      	ldr	r3, [pc, #252]	@ (80022b4 <SRXL2_readByteIRQ2+0x13c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3d      	ldr	r2, [pc, #244]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 80021ba:	7812      	ldrb	r2, [r2, #0]
 80021bc:	4413      	add	r3, r2
 80021be:	79fa      	ldrb	r2, [r7, #7]
 80021c0:	701a      	strb	r2, [r3, #0]
			cnt++;
 80021c2:	4b3b      	ldr	r3, [pc, #236]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	3301      	adds	r3, #1
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4b39      	ldr	r3, [pc, #228]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 80021cc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80021ce:	e068      	b.n	80022a2 <SRXL2_readByteIRQ2+0x12a>
	case 1:
		switch(data){
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	2bcd      	cmp	r3, #205	@ 0xcd
 80021d4:	d026      	beq.n	8002224 <SRXL2_readByteIRQ2+0xac>
 80021d6:	2bcd      	cmp	r3, #205	@ 0xcd
 80021d8:	dc28      	bgt.n	800222c <SRXL2_readByteIRQ2+0xb4>
 80021da:	2b80      	cmp	r3, #128	@ 0x80
 80021dc:	d01e      	beq.n	800221c <SRXL2_readByteIRQ2+0xa4>
 80021de:	2b80      	cmp	r3, #128	@ 0x80
 80021e0:	dc24      	bgt.n	800222c <SRXL2_readByteIRQ2+0xb4>
 80021e2:	2b55      	cmp	r3, #85	@ 0x55
 80021e4:	d016      	beq.n	8002214 <SRXL2_readByteIRQ2+0x9c>
 80021e6:	2b55      	cmp	r3, #85	@ 0x55
 80021e8:	dc20      	bgt.n	800222c <SRXL2_readByteIRQ2+0xb4>
 80021ea:	2b50      	cmp	r3, #80	@ 0x50
 80021ec:	d00e      	beq.n	800220c <SRXL2_readByteIRQ2+0x94>
 80021ee:	2b50      	cmp	r3, #80	@ 0x50
 80021f0:	dc1c      	bgt.n	800222c <SRXL2_readByteIRQ2+0xb4>
 80021f2:	2b21      	cmp	r3, #33	@ 0x21
 80021f4:	d002      	beq.n	80021fc <SRXL2_readByteIRQ2+0x84>
 80021f6:	2b41      	cmp	r3, #65	@ 0x41
 80021f8:	d004      	beq.n	8002204 <SRXL2_readByteIRQ2+0x8c>
 80021fa:	e017      	b.n	800222c <SRXL2_readByteIRQ2+0xb4>
		case SRXL_HANDSHAKE_ID:
			maxLen = 14;
 80021fc:	4b2e      	ldr	r3, [pc, #184]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 80021fe:	220e      	movs	r2, #14
 8002200:	701a      	strb	r2, [r3, #0]
			break;
 8002202:	e019      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		case SRXL_BIND_ID:
			maxLen = 21;
 8002204:	4b2c      	ldr	r3, [pc, #176]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002206:	2215      	movs	r2, #21
 8002208:	701a      	strb	r2, [r3, #0]
			break;
 800220a:	e015      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		case SRXL_PARAM_ID:
			maxLen = 14;
 800220c:	4b2a      	ldr	r3, [pc, #168]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 800220e:	220e      	movs	r2, #14
 8002210:	701a      	strb	r2, [r3, #0]
			break;
 8002212:	e011      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		case SRXL_RSSI_ID:
			maxLen = 10;
 8002214:	4b28      	ldr	r3, [pc, #160]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002216:	220a      	movs	r2, #10
 8002218:	701a      	strb	r2, [r3, #0]
			break;
 800221a:	e00d      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		case SRXL_TELEM_ID:
			maxLen = 22;
 800221c:	4b26      	ldr	r3, [pc, #152]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 800221e:	2216      	movs	r2, #22
 8002220:	701a      	strb	r2, [r3, #0]
			break;
 8002222:	e009      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		case SRXL_CTRL_ID:
			maxLen = 80;
 8002224:	4b24      	ldr	r3, [pc, #144]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002226:	2250      	movs	r2, #80	@ 0x50
 8002228:	701a      	strb	r2, [r3, #0]
			break;
 800222a:	e005      	b.n	8002238 <SRXL2_readByteIRQ2+0xc0>
		default :
			cnt = 0;
 800222c:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800222e:	2200      	movs	r2, #0
 8002230:	701a      	strb	r2, [r3, #0]
			return -1;
 8002232:	f04f 33ff 	mov.w	r3, #4294967295
 8002236:	e036      	b.n	80022a6 <SRXL2_readByteIRQ2+0x12e>
		}
		RC_Buffer[cnt] = data;
 8002238:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <SRXL2_readByteIRQ2+0x13c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a1c      	ldr	r2, [pc, #112]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800223e:	7812      	ldrb	r2, [r2, #0]
 8002240:	4413      	add	r3, r2
 8002242:	79fa      	ldrb	r2, [r7, #7]
 8002244:	701a      	strb	r2, [r3, #0]
		cnt++;
 8002246:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 8002250:	701a      	strb	r2, [r3, #0]
		break;
 8002252:	e027      	b.n	80022a4 <SRXL2_readByteIRQ2+0x12c>
	default :
		RC_Buffer[cnt] = data;
 8002254:	4b17      	ldr	r3, [pc, #92]	@ (80022b4 <SRXL2_readByteIRQ2+0x13c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a15      	ldr	r2, [pc, #84]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800225a:	7812      	ldrb	r2, [r2, #0]
 800225c:	4413      	add	r3, r2
 800225e:	79fa      	ldrb	r2, [r7, #7]
 8002260:	701a      	strb	r2, [r3, #0]

		/*
		 * Control Packet  
		 * 3    
		 */
		if(maxLen == 80) maxLen = RC_Buffer[cnt];
 8002262:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b50      	cmp	r3, #80	@ 0x50
 8002268:	d107      	bne.n	800227a <SRXL2_readByteIRQ2+0x102>
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <SRXL2_readByteIRQ2+0x13c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a10      	ldr	r2, [pc, #64]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	4413      	add	r3, r2
 8002274:	781a      	ldrb	r2, [r3, #0]
 8002276:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002278:	701a      	strb	r2, [r3, #0]

		if(cnt == maxLen-1){
 800227a:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	461a      	mov	r2, r3
 8002280:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <SRXL2_readByteIRQ2+0x140>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	3b01      	subs	r3, #1
 8002286:	429a      	cmp	r2, r3
 8002288:	d104      	bne.n	8002294 <SRXL2_readByteIRQ2+0x11c>
			cnt=0;
 800228a:	4b09      	ldr	r3, [pc, #36]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
			return 0;
 8002290:	2300      	movs	r3, #0
 8002292:	e008      	b.n	80022a6 <SRXL2_readByteIRQ2+0x12e>
		}
		else{
			cnt++;
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	3301      	adds	r3, #1
 800229a:	b2da      	uxtb	r2, r3
 800229c:	4b04      	ldr	r3, [pc, #16]	@ (80022b0 <SRXL2_readByteIRQ2+0x138>)
 800229e:	701a      	strb	r2, [r3, #0]
		}
		break;
 80022a0:	e000      	b.n	80022a4 <SRXL2_readByteIRQ2+0x12c>
		break;
 80022a2:	bf00      	nop
	}
	return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000448 	.word	0x20000448
 80022b4:	20000450 	.word	0x20000450
 80022b8:	20000449 	.word	0x20000449

080022bc <SRXL2_isReceived>:
 * @detail IRQ2  
 * @retval 0 :  
 * @retval -1 :   
 * @retval -2 : CRC 
 */
int SRXL2_isReceived(void){
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
	SRXL2_Packet *rx = &packet;
 80022c2:	4b2a      	ldr	r3, [pc, #168]	@ (800236c <SRXL2_isReceived+0xb0>)
 80022c4:	607b      	str	r3, [r7, #4]
	SRXL2_Header *header = &rx->header;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	603b      	str	r3, [r7, #0]

	if(RC_rxFlag.uart == 0)
 80022ca:	4b29      	ldr	r3, [pc, #164]	@ (8002370 <SRXL2_isReceived+0xb4>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <SRXL2_isReceived+0x22>
	{
		return -1;
 80022d8:	f04f 33ff 	mov.w	r3, #4294967295
 80022dc:	e042      	b.n	8002364 <SRXL2_isReceived+0xa8>
	}

	// flag clear
	RC_rxFlag.uart = 0;
 80022de:	4a24      	ldr	r2, [pc, #144]	@ (8002370 <SRXL2_isReceived+0xb4>)
 80022e0:	7813      	ldrb	r3, [r2, #0]
 80022e2:	f023 0304 	bic.w	r3, r3, #4
 80022e6:	7013      	strb	r3, [r2, #0]

	header->speckrum_id = SPEKTRUM_SRXL_ID;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	22a6      	movs	r2, #166	@ 0xa6
 80022ec:	701a      	strb	r2, [r3, #0]
	header->pType = RC_Buffer[1];
 80022ee:	4b21      	ldr	r3, [pc, #132]	@ (8002374 <SRXL2_isReceived+0xb8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	785a      	ldrb	r2, [r3, #1]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	705a      	strb	r2, [r3, #1]
	header->len = RC_Buffer[2];
 80022f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <SRXL2_isReceived+0xb8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	789a      	ldrb	r2, [r3, #2]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	709a      	strb	r2, [r3, #2]

	rx->Data = RC_Buffer;
 8002302:	4b1c      	ldr	r3, [pc, #112]	@ (8002374 <SRXL2_isReceived+0xb8>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f8c3 2003 	str.w	r2, [r3, #3]
	rx->crc = ((uint16_t)RC_Buffer[header->len -2] << 8 | RC_Buffer[header->len -1]);
 800230c:	4b19      	ldr	r3, [pc, #100]	@ (8002374 <SRXL2_isReceived+0xb8>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	789b      	ldrb	r3, [r3, #2]
 8002314:	3b02      	subs	r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	b21b      	sxth	r3, r3
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	b21a      	sxth	r2, r3
 8002320:	4b14      	ldr	r3, [pc, #80]	@ (8002374 <SRXL2_isReceived+0xb8>)
 8002322:	6819      	ldr	r1, [r3, #0]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	789b      	ldrb	r3, [r3, #2]
 8002328:	3b01      	subs	r3, #1
 800232a:	440b      	add	r3, r1
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	b21b      	sxth	r3, r3
 8002330:	4313      	orrs	r3, r2
 8002332:	b21b      	sxth	r3, r3
 8002334:	b29a      	uxth	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f8a3 2013 	strh.w	r2, [r3, #19]

	if(calculate_crc(RC_Buffer, header->len) != rx->crc){
 800233c:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <SRXL2_isReceived+0xb8>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	789b      	ldrb	r3, [r3, #2]
 8002344:	4619      	mov	r1, r3
 8002346:	4610      	mov	r0, r2
 8002348:	f000 f816 	bl	8002378 <calculate_crc>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8002356:	b29b      	uxth	r3, r3
 8002358:	429a      	cmp	r2, r3
 800235a:	d002      	beq.n	8002362 <SRXL2_isReceived+0xa6>
		return -2;
 800235c:	f06f 0301 	mvn.w	r3, #1
 8002360:	e000      	b.n	8002364 <SRXL2_isReceived+0xa8>
	}

	return 0;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	2000041c 	.word	0x2000041c
 8002370:	2000044c 	.word	0x2000044c
 8002374:	20000450 	.word	0x20000450

08002378 <calculate_crc>:
 * @parm const uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t calculate_crc(const uint8_t *data, uint8_t len)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0x0000;
 8002384:	2300      	movs	r3, #0
 8002386:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len-2; i++) {
 8002388:	2300      	movs	r3, #0
 800238a:	737b      	strb	r3, [r7, #13]
 800238c:	e029      	b.n	80023e2 <calculate_crc+0x6a>
		crc ^= ((uint16_t)data[i] << 8);
 800238e:	7b7b      	ldrb	r3, [r7, #13]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4413      	add	r3, r2
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	b21b      	sxth	r3, r3
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b21a      	sxth	r2, r3
 800239c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023a0:	4053      	eors	r3, r2
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 80023a6:	2300      	movs	r3, #0
 80023a8:	733b      	strb	r3, [r7, #12]
 80023aa:	e014      	b.n	80023d6 <calculate_crc+0x5e>
			if (crc & 0x8000)
 80023ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	da0a      	bge.n	80023ca <calculate_crc+0x52>
				crc = (crc << 1) ^ 0x1021;
 80023b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80023c0:	f083 0301 	eor.w	r3, r3, #1
 80023c4:	b21b      	sxth	r3, r3
 80023c6:	81fb      	strh	r3, [r7, #14]
 80023c8:	e002      	b.n	80023d0 <calculate_crc+0x58>
			else
				crc = (crc << 1);
 80023ca:	89fb      	ldrh	r3, [r7, #14]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 80023d0:	7b3b      	ldrb	r3, [r7, #12]
 80023d2:	3301      	adds	r3, #1
 80023d4:	733b      	strb	r3, [r7, #12]
 80023d6:	7b3b      	ldrb	r3, [r7, #12]
 80023d8:	2b07      	cmp	r3, #7
 80023da:	d9e7      	bls.n	80023ac <calculate_crc+0x34>
	for (uint8_t i = 0; i < len-2; i++) {
 80023dc:	7b7b      	ldrb	r3, [r7, #13]
 80023de:	3301      	adds	r3, #1
 80023e0:	737b      	strb	r3, [r7, #13]
 80023e2:	7b7a      	ldrb	r2, [r7, #13]
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	3b02      	subs	r3, #2
 80023e8:	429a      	cmp	r2, r3
 80023ea:	dbd0      	blt.n	800238e <calculate_crc+0x16>
		}
	}

	return crc;
 80023ec:	89fb      	ldrh	r3, [r7, #14]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <insert_crc>:
 * @parm uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t insert_crc(uint8_t *data, uint8_t len)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	460b      	mov	r3, r1
 8002404:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = calculate_crc(data, len);
 8002406:	78fb      	ldrb	r3, [r7, #3]
 8002408:	4619      	mov	r1, r3
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ffb4 	bl	8002378 <calculate_crc>
 8002410:	4603      	mov	r3, r0
 8002412:	81fb      	strh	r3, [r7, #14]

	data[len -2] = (uint8_t)(crc >> 8);
 8002414:	89fb      	ldrh	r3, [r7, #14]
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	b299      	uxth	r1, r3
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	3b02      	subs	r3, #2
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	b2ca      	uxtb	r2, r1
 8002424:	701a      	strb	r2, [r3, #0]
	data[len -1] = (uint8_t)(crc & 0xFF);
 8002426:	78fb      	ldrb	r3, [r7, #3]
 8002428:	3b01      	subs	r3, #1
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	89fa      	ldrh	r2, [r7, #14]
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	701a      	strb	r2, [r3, #0]

	return crc;
 8002434:	89fb      	ldrh	r3, [r7, #14]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <countSetBits>:
 *	Set bit(1)   
 *	@parm uint32_t i : bits
 *	@retval uint8_t num of set bits
 */
uint8_t countSetBits(uint32_t i)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
     // C or C++: use uint32_t
     i = i - ((i >> 1) & 0x55555555);        // add pairs of bits
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	085b      	lsrs	r3, r3, #1
 800244a:	f003 3355 	and.w	r3, r3, #1431655765	@ 0x55555555
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	607b      	str	r3, [r7, #4]
     i = (i & 0x33333333) + ((i >> 2) & 0x33333333);  // quads
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 3233 	and.w	r2, r3, #858993459	@ 0x33333333
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	089b      	lsrs	r3, r3, #2
 800245e:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 8002462:	4413      	add	r3, r2
 8002464:	607b      	str	r3, [r7, #4]
     i = (i + (i >> 4)) & 0x0F0F0F0F;        // groups of 8
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	091a      	lsrs	r2, r3, #4
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 8002472:	607b      	str	r3, [r7, #4]
     return (uint8_t)((i * 0x01010101) >> 24);          // horizontal sum of bytes
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	021b      	lsls	r3, r3, #8
 800247a:	4413      	add	r3, r2
 800247c:	041a      	lsls	r2, r3, #16
 800247e:	4413      	add	r3, r2
 8002480:	0e1b      	lsrs	r3, r3, #24
 8002482:	b2db      	uxtb	r3, r3
}
 8002484:	4618      	mov	r0, r3
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <LL_USART_IsActiveFlag_TXE>:
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a0:	2b80      	cmp	r3, #128	@ 0x80
 80024a2:	bf0c      	ite	eq
 80024a4:	2301      	moveq	r3, #1
 80024a6:	2300      	movne	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <LL_USART_TransmitData8>:
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	460b      	mov	r3, r1
 80024c0:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	605a      	str	r2, [r3, #4]
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_GPIO_SetOutputPin>:
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	619a      	str	r2, [r3, #24]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <LL_GPIO_ResetOutputPin>:
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	041a      	lsls	r2, r3, #16
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	619a      	str	r2, [r3, #24]
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <RC_Initialization>:
/* Functions -----------------------------------------------------------------*/
/*
 * @brief RC  
 */
int RC_Initialization(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8002516:	2101      	movs	r1, #1
 8002518:	482b      	ldr	r0, [pc, #172]	@ (80025c8 <RC_Initialization+0xb8>)
 800251a:	f7ff ffdb 	bl	80024d4 <LL_GPIO_SetOutputPin>

	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 800251e:	2300      	movs	r3, #0
 8002520:	607b      	str	r3, [r7, #4]
 8002522:	e031      	b.n	8002588 <RC_Initialization+0x78>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8002524:	4b29      	ldr	r3, [pc, #164]	@ (80025cc <RC_Initialization+0xbc>)
 8002526:	88db      	ldrh	r3, [r3, #6]
 8002528:	b29b      	uxth	r3, r3
 800252a:	461a      	mov	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	fa42 f303 	asr.w	r3, r2, r3
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d022      	beq.n	8002580 <RC_Initialization+0x70>

		switch(i){
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d003      	beq.n	8002548 <RC_Initialization+0x38>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d00a      	beq.n	800255c <RC_Initialization+0x4c>
 8002546:	e013      	b.n	8002570 <RC_Initialization+0x60>
		case PPM:
			RC_Buffer = malloc(PPM_MAX_BUFFER_SIZE*sizeof(uint16_t));
 8002548:	2010      	movs	r0, #16
 800254a:	f009 ffb5 	bl	800c4b8 <malloc>
 800254e:	4603      	mov	r3, r0
 8002550:	461a      	mov	r2, r3
 8002552:	4b1f      	ldr	r3, [pc, #124]	@ (80025d0 <RC_Initialization+0xc0>)
 8002554:	601a      	str	r2, [r3, #0]
			PPM_init();
 8002556:	f7ff fae7 	bl	8001b28 <PPM_init>
			break;
 800255a:	e009      	b.n	8002570 <RC_Initialization+0x60>
		case SRXL2:
			RC_Buffer = malloc(SRXL_MAX_BUFFER_SIZE*sizeof(uint8_t));
 800255c:	2050      	movs	r0, #80	@ 0x50
 800255e:	f009 ffab 	bl	800c4b8 <malloc>
 8002562:	4603      	mov	r3, r0
 8002564:	461a      	mov	r2, r3
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <RC_Initialization+0xc0>)
 8002568:	601a      	str	r2, [r3, #0]
			SRXL2_connect();
 800256a:	f7ff fc09 	bl	8001d80 <SRXL2_connect>
			break;
 800256e:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 8002570:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <RC_Initialization+0xbc>)
 8002572:	889b      	ldrh	r3, [r3, #4]
 8002574:	b29b      	uxth	r3, r3
 8002576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257a:	2b00      	cmp	r3, #0
 800257c:	d008      	beq.n	8002590 <RC_Initialization+0x80>
 800257e:	e000      	b.n	8002582 <RC_Initialization+0x72>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8002580:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3301      	adds	r3, #1
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b0f      	cmp	r3, #15
 800258c:	d9ca      	bls.n	8002524 <RC_Initialization+0x14>
 800258e:	e008      	b.n	80025a2 <RC_Initialization+0x92>
		else break;
 8002590:	bf00      	nop
	}

	while(RC_checkThrottle()){
 8002592:	e006      	b.n	80025a2 <RC_Initialization+0x92>
		BuzzerEnableThrottleHigh();
 8002594:	f7fe fd68 	bl	8001068 <BuzzerEnableThrottleHigh>

		// ESC Calibration
		if(RC_enterESCcalibration()==0) break;
 8002598:	f000 f8ee 	bl	8002778 <RC_enterESCcalibration>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d005      	beq.n	80025ae <RC_Initialization+0x9e>
	while(RC_checkThrottle()){
 80025a2:	f000 f8cb 	bl	800273c <RC_checkThrottle>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f3      	bne.n	8002594 <RC_Initialization+0x84>
 80025ac:	e000      	b.n	80025b0 <RC_Initialization+0xa0>
		if(RC_enterESCcalibration()==0) break;
 80025ae:	bf00      	nop
	}

	BuzzerDisableThrottleHigh();
 80025b0:	f7fe fd72 	bl	8001098 <BuzzerDisableThrottleHigh>
	LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 80025b4:	2101      	movs	r1, #1
 80025b6:	4804      	ldr	r0, [pc, #16]	@ (80025c8 <RC_Initialization+0xb8>)
 80025b8:	f7ff ff9a 	bl	80024f0 <LL_GPIO_ResetOutputPin>

	return 0;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	20000360 	.word	0x20000360
 80025d0:	20000450 	.word	0x20000450

080025d4 <RC_GetData>:
 * @retval -1 :   
 * @retval -2 :   
 * @retval 0xf2 : FailSafe
 */
int RC_GetData(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
	int retVal = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]

	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 80025de:	2300      	movs	r3, #0
 80025e0:	603b      	str	r3, [r7, #0]
 80025e2:	e025      	b.n	8002630 <RC_GetData+0x5c>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 80025e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002664 <RC_GetData+0x90>)
 80025e6:	88db      	ldrh	r3, [r3, #6]
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	461a      	mov	r2, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	fa42 f303 	asr.w	r3, r2, r3
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d016      	beq.n	8002628 <RC_GetData+0x54>

		switch(i){
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d003      	beq.n	8002608 <RC_GetData+0x34>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	2b08      	cmp	r3, #8
 8002604:	d004      	beq.n	8002610 <RC_GetData+0x3c>
 8002606:	e007      	b.n	8002618 <RC_GetData+0x44>
		case PPM:
			retVal = PPM_getControlData();
 8002608:	f7ff faf6 	bl	8001bf8 <PPM_getControlData>
 800260c:	6078      	str	r0, [r7, #4]
			break;
 800260e:	e003      	b.n	8002618 <RC_GetData+0x44>
		case SRXL2:
			retVal = SRXL2_getControlData();
 8002610:	f7ff fc12 	bl	8001e38 <SRXL2_getControlData>
 8002614:	6078      	str	r0, [r7, #4]
			break;
 8002616:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 8002618:	4b12      	ldr	r3, [pc, #72]	@ (8002664 <RC_GetData+0x90>)
 800261a:	889b      	ldrh	r3, [r3, #4]
 800261c:	b29b      	uxth	r3, r3
 800261e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002622:	2b00      	cmp	r3, #0
 8002624:	d008      	beq.n	8002638 <RC_GetData+0x64>
 8002626:	e000      	b.n	800262a <RC_GetData+0x56>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 8002628:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	3301      	adds	r3, #1
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	2b0f      	cmp	r3, #15
 8002634:	d9d6      	bls.n	80025e4 <RC_GetData+0x10>
 8002636:	e000      	b.n	800263a <RC_GetData+0x66>
		else break;
 8002638:	bf00      	nop
	}

	if(retVal == -1 || retVal ==-2) return retVal;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d003      	beq.n	800264a <RC_GetData+0x76>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f113 0f02 	cmn.w	r3, #2
 8002648:	d101      	bne.n	800264e <RC_GetData+0x7a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	e006      	b.n	800265c <RC_GetData+0x88>
	if(retVal!=0xf2) fsFlag = 0;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2bf2      	cmp	r3, #242	@ 0xf2
 8002652:	d002      	beq.n	800265a <RC_GetData+0x86>
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <RC_GetData+0x94>)
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]

	return 0;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20000360 	.word	0x20000360
 8002668:	200002e0 	.word	0x200002e0

0800266c <RC_receiveIRQ2>:
 * @retval 0 : IRQ2  
 *
 *     RC_rxFlag 1 .
 */
int RC_receiveIRQ2(const uint16_t data)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	80fb      	strh	r3, [r7, #6]

	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	e03e      	b.n	80026fa <RC_receiveIRQ2+0x8e>
	{
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 800267c:	4b24      	ldr	r3, [pc, #144]	@ (8002710 <RC_receiveIRQ2+0xa4>)
 800267e:	88db      	ldrh	r3, [r3, #6]
 8002680:	b29b      	uxth	r3, r3
 8002682:	461a      	mov	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	fa42 f303 	asr.w	r3, r2, r3
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d02f      	beq.n	80026f2 <RC_receiveIRQ2+0x86>

		switch(i){
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d003      	beq.n	80026a0 <RC_receiveIRQ2+0x34>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2b08      	cmp	r3, #8
 800269c:	d005      	beq.n	80026aa <RC_receiveIRQ2+0x3e>
 800269e:	e020      	b.n	80026e2 <RC_receiveIRQ2+0x76>
		case PPM:
			PPM_readData(data);
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fa64 	bl	8001b70 <PPM_readData>
			break;
 80026a8:	e01b      	b.n	80026e2 <RC_receiveIRQ2+0x76>
		case SRXL2:
			// Half-Duplex   
			if(RC_rxFlag.half_tx == 1) return 1;
 80026aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002714 <RC_receiveIRQ2+0xa8>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <RC_receiveIRQ2+0x50>
 80026b8:	2301      	movs	r3, #1
 80026ba:	e024      	b.n	8002706 <RC_receiveIRQ2+0x9a>

			//    
			if(SRXL2_readByteIRQ2(data) == 0){
 80026bc:	88fb      	ldrh	r3, [r7, #6]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fd59 	bl	8002178 <SRXL2_readByteIRQ2>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d109      	bne.n	80026e0 <RC_receiveIRQ2+0x74>
				RC_rxFlag.uart = 1;
 80026cc:	4a11      	ldr	r2, [pc, #68]	@ (8002714 <RC_receiveIRQ2+0xa8>)
 80026ce:	7813      	ldrb	r3, [r2, #0]
 80026d0:	f043 0304 	orr.w	r3, r3, #4
 80026d4:	7013      	strb	r3, [r2, #0]
				RC_rxFlag.half_using = 0;
 80026d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002714 <RC_receiveIRQ2+0xa8>)
 80026d8:	7813      	ldrb	r3, [r2, #0]
 80026da:	f023 0302 	bic.w	r3, r3, #2
 80026de:	7013      	strb	r3, [r2, #0]
			}
			break;
 80026e0:	bf00      	nop
		}

		/*
		 * Enable multiple receiver support
		 */
		if(paramRc.OPTIONS&(0x1<<10)) continue;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <RC_receiveIRQ2+0xa4>)
 80026e4:	889b      	ldrh	r3, [r3, #4]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <RC_receiveIRQ2+0x96>
 80026f0:	e000      	b.n	80026f4 <RC_receiveIRQ2+0x88>
		if(!(paramRc.PROTOCOLS&(0x1<<i))) continue;
 80026f2:	bf00      	nop
	for(int i=0; i<8*sizeof(paramRc.PROTOCOLS); i++)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	3301      	adds	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2b0f      	cmp	r3, #15
 80026fe:	d9bd      	bls.n	800267c <RC_receiveIRQ2+0x10>
 8002700:	e000      	b.n	8002704 <RC_receiveIRQ2+0x98>
		else break;
 8002702:	bf00      	nop
	}



	return 0;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000360 	.word	0x20000360
 8002714:	2000044c 	.word	0x2000044c

08002718 <RC_isBufferInit>:
 *
 * @parm None
 * @retval 0 : 
 * @retval -1 :  
 */
int RC_isBufferInit(void){
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
	if(RC_Buffer == 0) return -1;
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <RC_isBufferInit+0x20>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d102      	bne.n	800272a <RC_isBufferInit+0x12>
 8002724:	f04f 33ff 	mov.w	r3, #4294967295
 8002728:	e000      	b.n	800272c <RC_isBufferInit+0x14>
	return 0;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	20000450 	.word	0x20000450

0800273c <RC_checkThrottle>:
 * @parm None
 * @retval 0 :  
 * @retval -1 :  
 */
int RC_checkThrottle(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	while(RC_GetData()){}
 8002740:	bf00      	nop
 8002742:	f7ff ff47 	bl	80025d4 <RC_GetData>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1fa      	bne.n	8002742 <RC_checkThrottle+0x6>
	if(RC_channels.value[paramRcMap.THR]>1050) return -1;
 800274c:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <RC_checkThrottle+0x34>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	4a08      	ldr	r2, [pc, #32]	@ (8002774 <RC_checkThrottle+0x38>)
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	4413      	add	r3, r2
 8002756:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800275a:	b29b      	uxth	r3, r3
 800275c:	f240 421a 	movw	r2, #1050	@ 0x41a
 8002760:	4293      	cmp	r3, r2
 8002762:	d902      	bls.n	800276a <RC_checkThrottle+0x2e>
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
 8002768:	e000      	b.n	800276c <RC_checkThrottle+0x30>

	return 0;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20000414 	.word	0x20000414
 8002774:	200004c4 	.word	0x200004c4

08002778 <RC_enterESCcalibration>:
 * @parm None
 * @retval 1 : 5  .
 * @retval 0 :  
 */
int RC_enterESCcalibration()
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	static uint32_t previous_time = 0;

	if(!(system_time.time_boot_ms - previous_time > 5000)) return 1;
 800277c:	4b17      	ldr	r3, [pc, #92]	@ (80027dc <RC_enterESCcalibration+0x64>)
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <RC_enterESCcalibration+0x68>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d801      	bhi.n	8002792 <RC_enterESCcalibration+0x1a>
 800278e:	2301      	movs	r3, #1
 8002790:	e021      	b.n	80027d6 <RC_enterESCcalibration+0x5e>
	previous_time = system_time.time_boot_ms;
 8002792:	4b12      	ldr	r3, [pc, #72]	@ (80027dc <RC_enterESCcalibration+0x64>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	4a12      	ldr	r2, [pc, #72]	@ (80027e0 <RC_enterESCcalibration+0x68>)
 8002798:	6013      	str	r3, [r2, #0]
	BuzzerDisableThrottleHigh();
 800279a:	f7fe fc7d 	bl	8001098 <BuzzerDisableThrottleHigh>

	while(1)
	{
		while(RC_GetData()){}
 800279e:	bf00      	nop
 80027a0:	f7ff ff18 	bl	80025d4 <RC_GetData>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1fa      	bne.n	80027a0 <RC_enterESCcalibration+0x28>
		if(RC_channels.value[paramRcMap.THR] > 1800){
 80027aa:	4b0e      	ldr	r3, [pc, #56]	@ (80027e4 <RC_enterESCcalibration+0x6c>)
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	4a0e      	ldr	r2, [pc, #56]	@ (80027e8 <RC_enterESCcalibration+0x70>)
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	4413      	add	r3, r2
 80027b4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80027be:	d903      	bls.n	80027c8 <RC_enterESCcalibration+0x50>
			SERVO_doCalibrate(1);
 80027c0:	2001      	movs	r0, #1
 80027c2:	f000 faa5 	bl	8002d10 <SERVO_doCalibrate>
			continue;
 80027c6:	e005      	b.n	80027d4 <RC_enterESCcalibration+0x5c>
		}
		SERVO_doCalibrate(0);
 80027c8:	2000      	movs	r0, #0
 80027ca:	f000 faa1 	bl	8002d10 <SERVO_doCalibrate>
		break;
 80027ce:	bf00      	nop
	}
	return 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	e000      	b.n	80027d6 <RC_enterESCcalibration+0x5e>
		while(RC_GetData()){}
 80027d4:	e7e3      	b.n	800279e <RC_enterESCcalibration+0x26>
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000458 	.word	0x20000458
 80027e0:	20000454 	.word	0x20000454
 80027e4:	20000414 	.word	0x20000414
 80027e8:	200004c4 	.word	0x200004c4

080027ec <RC_setFailsafe>:
 * @brief Failsafe  
 *
 * @retval 0 : Failsafe 
 */
int RC_setFailsafe(uint16_t protocol)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	80fb      	strh	r3, [r7, #6]
	if(paramRc.OPTIONS&(0x1<<10)){
 80027f6:	4b09      	ldr	r3, [pc, #36]	@ (800281c <RC_setFailsafe+0x30>)
 80027f8:	889b      	ldrh	r3, [r3, #4]
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <RC_setFailsafe+0x1c>
		//   FS  
		return 0;
 8002804:	2300      	movs	r3, #0
 8002806:	e003      	b.n	8002810 <RC_setFailsafe+0x24>
	}

	fsFlag = 1;
 8002808:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <RC_setFailsafe+0x34>)
 800280a:	2201      	movs	r2, #1
 800280c:	701a      	strb	r2, [r3, #0]

	return 0xf2;
 800280e:	23f2      	movs	r3, #242	@ 0xf2
}
 8002810:	4618      	mov	r0, r3
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	20000360 	.word	0x20000360
 8002820:	200002e0 	.word	0x200002e0

08002824 <RC_halfDuplex_Transmit>:
 * @parm uint8_t len : sizeof(data)
 * @retval 0 :  .
 * @retval -1 :  .
 */
int RC_halfDuplex_Transmit(uint8_t *data, uint8_t len)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	460b      	mov	r3, r1
 800282e:	70fb      	strb	r3, [r7, #3]
	if(RC_rxFlag.half_using == 1) return -1;
 8002830:	4b1b      	ldr	r3, [pc, #108]	@ (80028a0 <RC_halfDuplex_Transmit+0x7c>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <RC_halfDuplex_Transmit+0x20>
 800283e:	f04f 33ff 	mov.w	r3, #4294967295
 8002842:	e028      	b.n	8002896 <RC_halfDuplex_Transmit+0x72>

	RC_rxFlag.half_using = 1;
 8002844:	4a16      	ldr	r2, [pc, #88]	@ (80028a0 <RC_halfDuplex_Transmit+0x7c>)
 8002846:	7813      	ldrb	r3, [r2, #0]
 8002848:	f043 0302 	orr.w	r3, r3, #2
 800284c:	7013      	strb	r3, [r2, #0]
	RC_rxFlag.half_tx = 1;
 800284e:	4a14      	ldr	r2, [pc, #80]	@ (80028a0 <RC_halfDuplex_Transmit+0x7c>)
 8002850:	7813      	ldrb	r3, [r2, #0]
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	7013      	strb	r3, [r2, #0]

	for(int i=0; i<len; i++){
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e011      	b.n	8002882 <RC_halfDuplex_Transmit+0x5e>
		while(!LL_USART_IsActiveFlag_TXE(USART1));
 800285e:	bf00      	nop
 8002860:	4810      	ldr	r0, [pc, #64]	@ (80028a4 <RC_halfDuplex_Transmit+0x80>)
 8002862:	f7ff fe15 	bl	8002490 <LL_USART_IsActiveFlag_TXE>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f9      	beq.n	8002860 <RC_halfDuplex_Transmit+0x3c>
		LL_USART_TransmitData8(USART1, data[i]);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	4619      	mov	r1, r3
 8002876:	480b      	ldr	r0, [pc, #44]	@ (80028a4 <RC_halfDuplex_Transmit+0x80>)
 8002878:	f7ff fe1d 	bl	80024b6 <LL_USART_TransmitData8>
	for(int i=0; i<len; i++){
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	3301      	adds	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	78fb      	ldrb	r3, [r7, #3]
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	429a      	cmp	r2, r3
 8002888:	dbe9      	blt.n	800285e <RC_halfDuplex_Transmit+0x3a>
	}

	RC_rxFlag.half_tx = 0;
 800288a:	4a05      	ldr	r2, [pc, #20]	@ (80028a0 <RC_halfDuplex_Transmit+0x7c>)
 800288c:	7813      	ldrb	r3, [r2, #0]
 800288e:	f023 0301 	bic.w	r3, r3, #1
 8002892:	7013      	strb	r3, [r2, #0]
	return 0;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	2000044c 	.word	0x2000044c
 80028a4:	40011000 	.word	0x40011000

080028a8 <map>:
 * @parm uint16_t in_max : x 
 * @parm uint16_t out_min : x 
 * @parm uint16_t out_max : x 
 * @retVal uint16_t :  
 */
uint16_t map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 80028a8:	b490      	push	{r4, r7}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4604      	mov	r4, r0
 80028b0:	4608      	mov	r0, r1
 80028b2:	4611      	mov	r1, r2
 80028b4:	461a      	mov	r2, r3
 80028b6:	4623      	mov	r3, r4
 80028b8:	80fb      	strh	r3, [r7, #6]
 80028ba:	4603      	mov	r3, r0
 80028bc:	80bb      	strh	r3, [r7, #4]
 80028be:	460b      	mov	r3, r1
 80028c0:	807b      	strh	r3, [r7, #2]
 80028c2:	4613      	mov	r3, r2
 80028c4:	803b      	strh	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80028c6:	88fa      	ldrh	r2, [r7, #6]
 80028c8:	88bb      	ldrh	r3, [r7, #4]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	8a39      	ldrh	r1, [r7, #16]
 80028ce:	883a      	ldrh	r2, [r7, #0]
 80028d0:	1a8a      	subs	r2, r1, r2
 80028d2:	fb03 f202 	mul.w	r2, r3, r2
 80028d6:	8879      	ldrh	r1, [r7, #2]
 80028d8:	88bb      	ldrh	r3, [r7, #4]
 80028da:	1acb      	subs	r3, r1, r3
 80028dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	883b      	ldrh	r3, [r7, #0]
 80028e4:	4413      	add	r3, r2
 80028e6:	b29b      	uxth	r3, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc90      	pop	{r4, r7}
 80028f0:	4770      	bx	lr

080028f2 <LL_TIM_EnableCounter>:
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f043 0201 	orr.w	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	601a      	str	r2, [r3, #0]
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <LL_TIM_CC_EnableChannel>:
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a1a      	ldr	r2, [r3, #32]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	621a      	str	r2, [r3, #32]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <LL_TIM_DisableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <SERVO_Initialization>:
 * @detail  ,  
 * @parm none
 * @retval none
 */
void SERVO_Initialization(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
	// PARAM_SERVO* servo = &paramServo;

	LL_TIM_EnableCounter(TIM1);
 8002958:	4807      	ldr	r0, [pc, #28]	@ (8002978 <SERVO_Initialization+0x24>)
 800295a:	f7ff ffca 	bl	80028f2 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM3);
 800295e:	4807      	ldr	r0, [pc, #28]	@ (800297c <SERVO_Initialization+0x28>)
 8002960:	f7ff ffc7 	bl	80028f2 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM4);
 8002964:	4806      	ldr	r0, [pc, #24]	@ (8002980 <SERVO_Initialization+0x2c>)
 8002966:	f7ff ffc4 	bl	80028f2 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM5);
 800296a:	4806      	ldr	r0, [pc, #24]	@ (8002984 <SERVO_Initialization+0x30>)
 800296c:	f7ff ffc1 	bl	80028f2 <LL_TIM_EnableCounter>

	SERVO_doDisarm();
 8002970:	f000 f8ca 	bl	8002b08 <SERVO_doDisarm>

	return;
 8002974:	bf00      	nop
}
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40010000 	.word	0x40010000
 800297c:	40000400 	.word	0x40000400
 8002980:	40000800 	.word	0x40000800
 8002984:	40000c00 	.word	0x40000c00

08002988 <configurePWM>:
 * @parm uint16_t hz 50-490
 * @retval 0 : 
 * @retval 1 :   
 */
uint8_t configurePWM(uint16_t hz)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
	if(hz>490 || hz<50) return 1;
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	f5b3 7ff5 	cmp.w	r3, #490	@ 0x1ea
 8002998:	d802      	bhi.n	80029a0 <configurePWM+0x18>
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	2b31      	cmp	r3, #49	@ 0x31
 800299e:	d801      	bhi.n	80029a4 <configurePWM+0x1c>
 80029a0:	2301      	movs	r3, #1
 80029a2:	e028      	b.n	80029f6 <configurePWM+0x6e>

	// PPM     50Hz 
	TIM1->ARR = 1000000/hz-1;
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	4a17      	ldr	r2, [pc, #92]	@ (8002a04 <configurePWM+0x7c>)
 80029a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80029ac:	1e5a      	subs	r2, r3, #1
 80029ae:	4b16      	ldr	r3, [pc, #88]	@ (8002a08 <configurePWM+0x80>)
 80029b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->PSC = 84-1;
 80029b2:	4b15      	ldr	r3, [pc, #84]	@ (8002a08 <configurePWM+0x80>)
 80029b4:	2253      	movs	r2, #83	@ 0x53
 80029b6:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM3->ARR = 1000000/hz-1;
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	4a12      	ldr	r2, [pc, #72]	@ (8002a04 <configurePWM+0x7c>)
 80029bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80029c0:	1e5a      	subs	r2, r3, #1
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <configurePWM+0x84>)
 80029c4:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->PSC = 84-1;
 80029c6:	4b11      	ldr	r3, [pc, #68]	@ (8002a0c <configurePWM+0x84>)
 80029c8:	2253      	movs	r2, #83	@ 0x53
 80029ca:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM4->ARR = 1000000/hz-1;
 80029cc:	88fb      	ldrh	r3, [r7, #6]
 80029ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002a04 <configurePWM+0x7c>)
 80029d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80029d4:	1e5a      	subs	r2, r3, #1
 80029d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a10 <configurePWM+0x88>)
 80029d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->PSC = 84-1;
 80029da:	4b0d      	ldr	r3, [pc, #52]	@ (8002a10 <configurePWM+0x88>)
 80029dc:	2253      	movs	r2, #83	@ 0x53
 80029de:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM5->ARR = 1000000/hz-1;
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	4a08      	ldr	r2, [pc, #32]	@ (8002a04 <configurePWM+0x7c>)
 80029e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80029e8:	1e5a      	subs	r2, r3, #1
 80029ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <configurePWM+0x8c>)
 80029ec:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM5->PSC = 84-1;
 80029ee:	4b09      	ldr	r3, [pc, #36]	@ (8002a14 <configurePWM+0x8c>)
 80029f0:	2253      	movs	r2, #83	@ 0x53
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28

	return 0;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	000f4240 	.word	0x000f4240
 8002a08:	40010000 	.word	0x40010000
 8002a0c:	40000400 	.word	0x40000400
 8002a10:	40000800 	.word	0x40000800
 8002a14:	40000c00 	.word	0x40000c00

08002a18 <SERVO_doArm>:


void SERVO_doArm(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 8002a1e:	4b34      	ldr	r3, [pc, #208]	@ (8002af0 <SERVO_doArm+0xd8>)
 8002a20:	603b      	str	r3, [r7, #0]
	configurePWM(servo->RATE);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ffac 	bl	8002988 <configurePWM>

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e055      	b.n	8002ae2 <SERVO_doArm+0xca>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	7bfa      	ldrb	r2, [r7, #15]
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a42:	4013      	ands	r3, r2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d048      	beq.n	8002ada <SERVO_doArm+0xc2>

		TIM_TypeDef* timer;
		uint32_t ch;
		switch(SERVO_TIMER_MAP[i]>>4){
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002af4 <SERVO_doArm+0xdc>)
 8002a4c:	5cd3      	ldrb	r3, [r2, r3]
 8002a4e:	091b      	lsrs	r3, r3, #4
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d819      	bhi.n	8002a8c <SERVO_doArm+0x74>
 8002a58:	a201      	add	r2, pc, #4	@ (adr r2, 8002a60 <SERVO_doArm+0x48>)
 8002a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5e:	bf00      	nop
 8002a60:	08002a75 	.word	0x08002a75
 8002a64:	08002a8d 	.word	0x08002a8d
 8002a68:	08002a7b 	.word	0x08002a7b
 8002a6c:	08002a81 	.word	0x08002a81
 8002a70:	08002a87 	.word	0x08002a87
		case 1:
			timer = TIM1;
 8002a74:	4b20      	ldr	r3, [pc, #128]	@ (8002af8 <SERVO_doArm+0xe0>)
 8002a76:	60bb      	str	r3, [r7, #8]
			break;
 8002a78:	e008      	b.n	8002a8c <SERVO_doArm+0x74>
		case 3:
			timer = TIM3;
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <SERVO_doArm+0xe4>)
 8002a7c:	60bb      	str	r3, [r7, #8]
			break;
 8002a7e:	e005      	b.n	8002a8c <SERVO_doArm+0x74>
		case 4:
			timer = TIM4;
 8002a80:	4b1f      	ldr	r3, [pc, #124]	@ (8002b00 <SERVO_doArm+0xe8>)
 8002a82:	60bb      	str	r3, [r7, #8]
			break;
 8002a84:	e002      	b.n	8002a8c <SERVO_doArm+0x74>
		case 5:
			timer = TIM5;
 8002a86:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <SERVO_doArm+0xec>)
 8002a88:	60bb      	str	r3, [r7, #8]
			break;
 8002a8a:	bf00      	nop
		}
		switch(SERVO_TIMER_MAP[i]&0x0F){
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
 8002a8e:	4a19      	ldr	r2, [pc, #100]	@ (8002af4 <SERVO_doArm+0xdc>)
 8002a90:	5cd3      	ldrb	r3, [r2, r3]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3b01      	subs	r3, #1
 8002a98:	2b03      	cmp	r3, #3
 8002a9a:	d819      	bhi.n	8002ad0 <SERVO_doArm+0xb8>
 8002a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa4 <SERVO_doArm+0x8c>)
 8002a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa2:	bf00      	nop
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002abb 	.word	0x08002abb
 8002aac:	08002ac1 	.word	0x08002ac1
 8002ab0:	08002ac9 	.word	0x08002ac9
		case 1:
			ch = LL_TIM_CHANNEL_CH1;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	607b      	str	r3, [r7, #4]
			break;
 8002ab8:	e00a      	b.n	8002ad0 <SERVO_doArm+0xb8>
		case 2:
			ch = LL_TIM_CHANNEL_CH2;
 8002aba:	2310      	movs	r3, #16
 8002abc:	607b      	str	r3, [r7, #4]
			break;
 8002abe:	e007      	b.n	8002ad0 <SERVO_doArm+0xb8>
		case 3:
			ch = LL_TIM_CHANNEL_CH3;
 8002ac0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ac4:	607b      	str	r3, [r7, #4]
			break;
 8002ac6:	e003      	b.n	8002ad0 <SERVO_doArm+0xb8>
		case 4:
			ch = LL_TIM_CHANNEL_CH4;
 8002ac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002acc:	607b      	str	r3, [r7, #4]
			break;
 8002ace:	bf00      	nop
		}

		LL_TIM_CC_EnableChannel(timer, ch);
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	68b8      	ldr	r0, [r7, #8]
 8002ad4:	f7ff ff1d 	bl	8002912 <LL_TIM_CC_EnableChannel>
 8002ad8:	e000      	b.n	8002adc <SERVO_doArm+0xc4>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002ada:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002adc:	7bfb      	ldrb	r3, [r7, #15]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	73fb      	strb	r3, [r7, #15]
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
 8002ae4:	2b0b      	cmp	r3, #11
 8002ae6:	d9a6      	bls.n	8002a36 <SERVO_doArm+0x1e>
	}

	return;
 8002ae8:	bf00      	nop
}
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	200002e8 	.word	0x200002e8
 8002af4:	0800ee30 	.word	0x0800ee30
 8002af8:	40010000 	.word	0x40010000
 8002afc:	40000400 	.word	0x40000400
 8002b00:	40000800 	.word	0x40000800
 8002b04:	40000c00 	.word	0x40000c00

08002b08 <SERVO_doDisarm>:


void SERVO_doDisarm(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
	LL_TIM_DisableAllOutputs(TIM1);
 8002b0c:	4806      	ldr	r0, [pc, #24]	@ (8002b28 <SERVO_doDisarm+0x20>)
 8002b0e:	f7ff ff11 	bl	8002934 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM3);
 8002b12:	4806      	ldr	r0, [pc, #24]	@ (8002b2c <SERVO_doDisarm+0x24>)
 8002b14:	f7ff ff0e 	bl	8002934 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM4);
 8002b18:	4805      	ldr	r0, [pc, #20]	@ (8002b30 <SERVO_doDisarm+0x28>)
 8002b1a:	f7ff ff0b 	bl	8002934 <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM5);
 8002b1e:	4805      	ldr	r0, [pc, #20]	@ (8002b34 <SERVO_doDisarm+0x2c>)
 8002b20:	f7ff ff08 	bl	8002934 <LL_TIM_DisableAllOutputs>

	return;
 8002b24:	bf00      	nop
}
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000800 	.word	0x40000800
 8002b34:	40000c00 	.word	0x40000c00

08002b38 <SERVO_control>:
 * @detail    
 * @parm none
 * @retval none
 */
void SERVO_control(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
	calculateServoOutput();
 8002b3c:	f000 f804 	bl	8002b48 <calculateServoOutput>

	controlPWM();
 8002b40:	f000 f83c 	bl	8002bbc <controlPWM>
	return;
 8002b44:	bf00      	nop
}
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <calculateServoOutput>:
 * @detail
 * @parm none
 * @retval none
 */
void calculateServoOutput(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 8002b4e:	4b17      	ldr	r3, [pc, #92]	@ (8002bac <calculateServoOutput+0x64>)
 8002b50:	603b      	str	r3, [r7, #0]

	servo_output_raw.time_usec = system_time.time_boot_ms;
 8002b52:	4b17      	ldr	r3, [pc, #92]	@ (8002bb0 <calculateServoOutput+0x68>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	4a17      	ldr	r2, [pc, #92]	@ (8002bb4 <calculateServoOutput+0x6c>)
 8002b58:	6013      	str	r3, [r2, #0]

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	71fb      	strb	r3, [r7, #7]
 8002b5e:	e01b      	b.n	8002b98 <calculateServoOutput+0x50>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	79fa      	ldrb	r2, [r7, #7]
 8002b66:	2101      	movs	r1, #1
 8002b68:	fa01 f202 	lsl.w	r2, r1, r2
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00e      	beq.n	8002b90 <calculateServoOutput+0x48>

		servo_output_raw.servo_raw[i] = RC_channels.value[i];
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	79fa      	ldrb	r2, [r7, #7]
 8002b76:	4910      	ldr	r1, [pc, #64]	@ (8002bb8 <calculateServoOutput+0x70>)
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002b80:	b298      	uxth	r0, r3
 8002b82:	490c      	ldr	r1, [pc, #48]	@ (8002bb4 <calculateServoOutput+0x6c>)
 8002b84:	0053      	lsls	r3, r2, #1
 8002b86:	440b      	add	r3, r1
 8002b88:	4602      	mov	r2, r0
 8002b8a:	f8a3 2005 	strh.w	r2, [r3, #5]
 8002b8e:	e000      	b.n	8002b92 <calculateServoOutput+0x4a>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002b90:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	3301      	adds	r3, #1
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	2b0b      	cmp	r3, #11
 8002b9c:	d9e0      	bls.n	8002b60 <calculateServoOutput+0x18>
		// servo_output_raw.servo_raw[i] = scaled_imu + RC_channels     .
	}

	return;
 8002b9e:	bf00      	nop
}
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	200002e8 	.word	0x200002e8
 8002bb0:	20000458 	.word	0x20000458
 8002bb4:	2000049c 	.word	0x2000049c
 8002bb8:	200004c4 	.word	0x200004c4

08002bbc <controlPWM>:
 * @detail
 * @parm none
 * @retval none
 */
void controlPWM(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
	PARAM_SERVO* servo = &paramServo;
 8002bc2:	4b3e      	ldr	r3, [pc, #248]	@ (8002cbc <controlPWM+0x100>)
 8002bc4:	607b      	str	r3, [r7, #4]

	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	73fb      	strb	r3, [r7, #15]
 8002bca:	e06d      	b.n	8002ca8 <controlPWM+0xec>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	7bfa      	ldrb	r2, [r7, #15]
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd8:	4013      	ands	r3, r2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d060      	beq.n	8002ca0 <controlPWM+0xe4>

		TIM_TypeDef* timer;
		switch(SERVO_TIMER_MAP[i]>>4){
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	4a37      	ldr	r2, [pc, #220]	@ (8002cc0 <controlPWM+0x104>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	091b      	lsrs	r3, r3, #4
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	3b01      	subs	r3, #1
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d818      	bhi.n	8002c20 <controlPWM+0x64>
 8002bee:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf4 <controlPWM+0x38>)
 8002bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf4:	08002c09 	.word	0x08002c09
 8002bf8:	08002c21 	.word	0x08002c21
 8002bfc:	08002c0f 	.word	0x08002c0f
 8002c00:	08002c15 	.word	0x08002c15
 8002c04:	08002c1b 	.word	0x08002c1b
		case 1:
			timer = TIM1;
 8002c08:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc4 <controlPWM+0x108>)
 8002c0a:	60bb      	str	r3, [r7, #8]
			break;
 8002c0c:	e008      	b.n	8002c20 <controlPWM+0x64>
		case 3:
			timer = TIM3;
 8002c0e:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc8 <controlPWM+0x10c>)
 8002c10:	60bb      	str	r3, [r7, #8]
			break;
 8002c12:	e005      	b.n	8002c20 <controlPWM+0x64>
		case 4:
			timer = TIM4;
 8002c14:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <controlPWM+0x110>)
 8002c16:	60bb      	str	r3, [r7, #8]
			break;
 8002c18:	e002      	b.n	8002c20 <controlPWM+0x64>
		case 5:
			timer = TIM5;
 8002c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <controlPWM+0x114>)
 8002c1c:	60bb      	str	r3, [r7, #8]
			break;
 8002c1e:	bf00      	nop
		}
		switch(SERVO_TIMER_MAP[i]&0x0F){
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
 8002c22:	4a27      	ldr	r2, [pc, #156]	@ (8002cc0 <controlPWM+0x104>)
 8002c24:	5cd3      	ldrb	r3, [r2, r3]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d838      	bhi.n	8002ca2 <controlPWM+0xe6>
 8002c30:	a201      	add	r2, pc, #4	@ (adr r2, 8002c38 <controlPWM+0x7c>)
 8002c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c36:	bf00      	nop
 8002c38:	08002c49 	.word	0x08002c49
 8002c3c:	08002c5f 	.word	0x08002c5f
 8002c40:	08002c75 	.word	0x08002c75
 8002c44:	08002c8b 	.word	0x08002c8b
		case 1:
			timer->CCR1 = servo_output_raw.servo_raw[i];
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	4a22      	ldr	r2, [pc, #136]	@ (8002cd4 <controlPWM+0x118>)
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	4413      	add	r3, r2
 8002c50:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	461a      	mov	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8002c5c:	e021      	b.n	8002ca2 <controlPWM+0xe6>
		case 2:
			timer->CCR2 = servo_output_raw.servo_raw[i];
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd4 <controlPWM+0x118>)
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	4413      	add	r3, r2
 8002c66:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8002c72:	e016      	b.n	8002ca2 <controlPWM+0xe6>
		case 3:
			timer->CCR3 = servo_output_raw.servo_raw[i];
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
 8002c76:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <controlPWM+0x118>)
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8002c88:	e00b      	b.n	8002ca2 <controlPWM+0xe6>
		case 4:
			timer->CCR4 = servo_output_raw.servo_raw[i];
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	4a11      	ldr	r2, [pc, #68]	@ (8002cd4 <controlPWM+0x118>)
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	4413      	add	r3, r2
 8002c92:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	461a      	mov	r2, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8002c9e:	e000      	b.n	8002ca2 <controlPWM+0xe6>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002ca0:	bf00      	nop
	for(uint8_t i=0; i<SERVO_CHANNEL_MAX; i++)
 8002ca2:	7bfb      	ldrb	r3, [r7, #15]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	73fb      	strb	r3, [r7, #15]
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
 8002caa:	2b0b      	cmp	r3, #11
 8002cac:	d98e      	bls.n	8002bcc <controlPWM+0x10>
		}
	}

	return;
 8002cae:	bf00      	nop
}
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	200002e8 	.word	0x200002e8
 8002cc0:	0800ee30 	.word	0x0800ee30
 8002cc4:	40010000 	.word	0x40010000
 8002cc8:	40000400 	.word	0x40000400
 8002ccc:	40000800 	.word	0x40000800
 8002cd0:	40000c00 	.word	0x40000c00
 8002cd4:	2000049c 	.word	0x2000049c

08002cd8 <SERVO_setFailsafe>:


void SERVO_setFailsafe(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
	TIM4->CCR2 = 1000;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <SERVO_setFailsafe+0x30>)
 8002cde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ce2:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = 1500;
 8002ce4:	4b09      	ldr	r3, [pc, #36]	@ (8002d0c <SERVO_setFailsafe+0x34>)
 8002ce6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002cea:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = 1500;
 8002cec:	4b07      	ldr	r3, [pc, #28]	@ (8002d0c <SERVO_setFailsafe+0x34>)
 8002cee:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002cf2:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM4->CCR4 = 1500;
 8002cf4:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <SERVO_setFailsafe+0x30>)
 8002cf6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40
	return;
 8002cfc:	bf00      	nop
}
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40000800 	.word	0x40000800
 8002d0c:	40000400 	.word	0x40000400

08002d10 <SERVO_doCalibrate>:


void SERVO_doCalibrate(uint8_t mode)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
	if(mode)
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d024      	beq.n	8002d6a <SERVO_doCalibrate+0x5a>
	{
		configurePWM(50);
 8002d20:	2032      	movs	r0, #50	@ 0x32
 8002d22:	f7ff fe31 	bl	8002988 <configurePWM>

		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH2);
 8002d26:	2110      	movs	r1, #16
 8002d28:	481a      	ldr	r0, [pc, #104]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d2a:	f7ff fdf2 	bl	8002912 <LL_TIM_CC_EnableChannel>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4819      	ldr	r0, [pc, #100]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d32:	f7ff fdee 	bl	8002912 <LL_TIM_CC_EnableChannel>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8002d36:	2110      	movs	r1, #16
 8002d38:	4817      	ldr	r0, [pc, #92]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d3a:	f7ff fdea 	bl	8002912 <LL_TIM_CC_EnableChannel>
		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH4);
 8002d3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d42:	4814      	ldr	r0, [pc, #80]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d44:	f7ff fde5 	bl	8002912 <LL_TIM_CC_EnableChannel>

		TIM4->CCR2 = 2000;
 8002d48:	4b12      	ldr	r3, [pc, #72]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d4a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d4e:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = 2000;
 8002d50:	4b11      	ldr	r3, [pc, #68]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d52:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d56:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = 2000;
 8002d58:	4b0f      	ldr	r3, [pc, #60]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d5a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d5e:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM4->CCR4 = 2000;
 8002d60:	4b0c      	ldr	r3, [pc, #48]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d62:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d66:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM4->CCR2 = 1000;
		TIM3->CCR1 = 1000;
		TIM3->CCR2 = 1000;
		TIM4->CCR4 = 1000;
	}
	return;
 8002d68:	e010      	b.n	8002d8c <SERVO_doCalibrate+0x7c>
		TIM4->CCR2 = 1000;
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d70:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = 1000;
 8002d72:	4b09      	ldr	r3, [pc, #36]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d78:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = 1000;
 8002d7a:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <SERVO_doCalibrate+0x88>)
 8002d7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d80:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM4->CCR4 = 1000;
 8002d82:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <SERVO_doCalibrate+0x84>)
 8002d84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d88:	641a      	str	r2, [r3, #64]	@ 0x40
	return;
 8002d8a:	bf00      	nop
}
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40000800 	.word	0x40000800
 8002d98:	40000400 	.word	0x40000400

08002d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da0:	4b04      	ldr	r3, [pc, #16]	@ (8002db4 <__NVIC_GetPriorityGrouping+0x18>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	0a1b      	lsrs	r3, r3, #8
 8002da6:	f003 0307 	and.w	r3, r3, #7
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr
 8002db4:	e000ed00 	.word	0xe000ed00

08002db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	db0b      	blt.n	8002de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	f003 021f 	and.w	r2, r3, #31
 8002dd0:	4907      	ldr	r1, [pc, #28]	@ (8002df0 <__NVIC_EnableIRQ+0x38>)
 8002dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	2001      	movs	r0, #1
 8002dda:	fa00 f202 	lsl.w	r2, r0, r2
 8002dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	e000e100 	.word	0xe000e100

08002df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	db0a      	blt.n	8002e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	490c      	ldr	r1, [pc, #48]	@ (8002e40 <__NVIC_SetPriority+0x4c>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	440b      	add	r3, r1
 8002e18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e1c:	e00a      	b.n	8002e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	4908      	ldr	r1, [pc, #32]	@ (8002e44 <__NVIC_SetPriority+0x50>)
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	3b04      	subs	r3, #4
 8002e2c:	0112      	lsls	r2, r2, #4
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	440b      	add	r3, r1
 8002e32:	761a      	strb	r2, [r3, #24]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	e000e100 	.word	0xe000e100
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f1c3 0307 	rsb	r3, r3, #7
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	bf28      	it	cs
 8002e66:	2304      	movcs	r3, #4
 8002e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	2b06      	cmp	r3, #6
 8002e70:	d902      	bls.n	8002e78 <NVIC_EncodePriority+0x30>
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	3b03      	subs	r3, #3
 8002e76:	e000      	b.n	8002e7a <NVIC_EncodePriority+0x32>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43da      	mvns	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e90:	f04f 31ff 	mov.w	r1, #4294967295
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9a:	43d9      	mvns	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	4313      	orrs	r3, r2
         );
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3724      	adds	r7, #36	@ 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b089      	sub	sp, #36	@ 0x24
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	60f8      	str	r0, [r7, #12]
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	332c      	adds	r3, #44	@ 0x2c
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ec6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002eca:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	fa92 f2a2 	rbit	r2, r2
 8002ed2:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	2a00      	cmp	r2, #0
 8002edc:	d101      	bne.n	8002ee2 <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 8002ede:	2220      	movs	r2, #32
 8002ee0:	e003      	b.n	8002eea <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	fab2 f282 	clz	r2, r2
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	40d3      	lsrs	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	f003 031f 	and.w	r3, r3, #31
 8002efc:	211f      	movs	r1, #31
 8002efe:	fa01 f303 	lsl.w	r3, r1, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	401a      	ands	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f003 011f 	and.w	r1, r3, #31
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	fa01 f303 	lsl.w	r3, r1, r3
 8002f16:	431a      	orrs	r2, r3
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f1c:	bf00      	nop
 8002f1e:	3724      	adds	r7, #36	@ 0x24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	609a      	str	r2, [r3, #8]
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b08f      	sub	sp, #60	@ 0x3c
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	330c      	adds	r3, #12
 8002f5e:	4619      	mov	r1, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f6a:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	fa92 f2a2 	rbit	r2, r2
 8002f72:	613a      	str	r2, [r7, #16]
  return result;
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	2a00      	cmp	r2, #0
 8002f7c:	d101      	bne.n	8002f82 <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 8002f7e:	2220      	movs	r2, #32
 8002f80:	e003      	b.n	8002f8a <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	fab2 f282 	clz	r2, r2
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	40d3      	lsrs	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 8002f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002f9c:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8002fa0:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa2:	6a39      	ldr	r1, [r7, #32]
 8002fa4:	fa91 f1a1 	rbit	r1, r1
 8002fa8:	61f9      	str	r1, [r7, #28]
  return result;
 8002faa:	69f9      	ldr	r1, [r7, #28]
 8002fac:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 8002fae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fb0:	2900      	cmp	r1, #0
 8002fb2:	d101      	bne.n	8002fb8 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8002fb4:	2120      	movs	r1, #32
 8002fb6:	e003      	b.n	8002fc0 <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8002fb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fba:	fab1 f181 	clz	r1, r1
 8002fbe:	b2c9      	uxtb	r1, r1
 8002fc0:	40cb      	lsrs	r3, r1
 8002fc2:	2107      	movs	r1, #7
 8002fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	401a      	ands	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002fd2:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8002fd6:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fda:	fa91 f1a1 	rbit	r1, r1
 8002fde:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 8002fe0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe2:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8002fe4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fe6:	2900      	cmp	r1, #0
 8002fe8:	d101      	bne.n	8002fee <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8002fea:	2120      	movs	r1, #32
 8002fec:	e003      	b.n	8002ff6 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 8002fee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002ff0:	fab1 f181 	clz	r1, r1
 8002ff4:	b2c9      	uxtb	r1, r1
 8002ff6:	40cb      	lsrs	r3, r1
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffe:	431a      	orrs	r2, r3
 8003000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003002:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8003004:	bf00      	nop
 8003006:	373c      	adds	r7, #60	@ 0x3c
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_SPI_SetStandard>:
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f023 0210 	bic.w	r2, r3, #16
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	605a      	str	r2, [r3, #4]
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <LL_TIM_EnableCounter>:
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f043 0201 	orr.w	r2, r3, #1
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <LL_TIM_DisableARRPreload>:
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	601a      	str	r2, [r3, #0]
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <LL_TIM_OC_DisableFast>:
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d01c      	beq.n	80030c2 <LL_TIM_OC_DisableFast+0x4a>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	2b04      	cmp	r3, #4
 800308c:	d017      	beq.n	80030be <LL_TIM_OC_DisableFast+0x46>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	2b10      	cmp	r3, #16
 8003092:	d012      	beq.n	80030ba <LL_TIM_OC_DisableFast+0x42>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	2b40      	cmp	r3, #64	@ 0x40
 8003098:	d00d      	beq.n	80030b6 <LL_TIM_OC_DisableFast+0x3e>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030a0:	d007      	beq.n	80030b2 <LL_TIM_OC_DisableFast+0x3a>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a8:	d101      	bne.n	80030ae <LL_TIM_OC_DisableFast+0x36>
 80030aa:	2305      	movs	r3, #5
 80030ac:	e00a      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030ae:	2306      	movs	r3, #6
 80030b0:	e008      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030b2:	2304      	movs	r3, #4
 80030b4:	e006      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030b6:	2303      	movs	r3, #3
 80030b8:	e004      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e002      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <LL_TIM_OC_DisableFast+0x4c>
 80030c2:	2300      	movs	r3, #0
 80030c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	3318      	adds	r3, #24
 80030ca:	4619      	mov	r1, r3
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	4a0b      	ldr	r2, [pc, #44]	@ (80030fc <LL_TIM_OC_DisableFast+0x84>)
 80030d0:	5cd3      	ldrb	r3, [r2, r3]
 80030d2:	440b      	add	r3, r1
 80030d4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	4908      	ldr	r1, [pc, #32]	@ (8003100 <LL_TIM_OC_DisableFast+0x88>)
 80030de:	5ccb      	ldrb	r3, [r1, r3]
 80030e0:	4619      	mov	r1, r3
 80030e2:	2304      	movs	r3, #4
 80030e4:	408b      	lsls	r3, r1
 80030e6:	43db      	mvns	r3, r3
 80030e8:	401a      	ands	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	601a      	str	r2, [r3, #0]
}
 80030ee:	bf00      	nop
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	0800ee3c 	.word	0x0800ee3c
 8003100:	0800ee44 	.word	0x0800ee44

08003104 <LL_TIM_OC_EnablePreload>:
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d01c      	beq.n	800314e <LL_TIM_OC_EnablePreload+0x4a>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b04      	cmp	r3, #4
 8003118:	d017      	beq.n	800314a <LL_TIM_OC_EnablePreload+0x46>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b10      	cmp	r3, #16
 800311e:	d012      	beq.n	8003146 <LL_TIM_OC_EnablePreload+0x42>
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	2b40      	cmp	r3, #64	@ 0x40
 8003124:	d00d      	beq.n	8003142 <LL_TIM_OC_EnablePreload+0x3e>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800312c:	d007      	beq.n	800313e <LL_TIM_OC_EnablePreload+0x3a>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003134:	d101      	bne.n	800313a <LL_TIM_OC_EnablePreload+0x36>
 8003136:	2305      	movs	r3, #5
 8003138:	e00a      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 800313a:	2306      	movs	r3, #6
 800313c:	e008      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 800313e:	2304      	movs	r3, #4
 8003140:	e006      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 8003142:	2303      	movs	r3, #3
 8003144:	e004      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 8003146:	2302      	movs	r3, #2
 8003148:	e002      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <LL_TIM_OC_EnablePreload+0x4c>
 800314e:	2300      	movs	r3, #0
 8003150:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3318      	adds	r3, #24
 8003156:	4619      	mov	r1, r3
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <LL_TIM_OC_EnablePreload+0x80>)
 800315c:	5cd3      	ldrb	r3, [r2, r3]
 800315e:	440b      	add	r3, r1
 8003160:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	4907      	ldr	r1, [pc, #28]	@ (8003188 <LL_TIM_OC_EnablePreload+0x84>)
 800316a:	5ccb      	ldrb	r3, [r1, r3]
 800316c:	4619      	mov	r1, r3
 800316e:	2308      	movs	r3, #8
 8003170:	408b      	lsls	r3, r1
 8003172:	431a      	orrs	r2, r3
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	601a      	str	r2, [r3, #0]
}
 8003178:	bf00      	nop
 800317a:	3714      	adds	r7, #20
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	0800ee3c 	.word	0x0800ee3c
 8003188:	0800ee44 	.word	0x0800ee44

0800318c <LL_TIM_SetClockSource>:
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800319e:	f023 0307 	bic.w	r3, r3, #7
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	609a      	str	r2, [r3, #8]
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_TIM_SetTriggerOutput>:
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	605a      	str	r2, [r3, #4]
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <LL_TIM_DisableMasterSlaveMode>:
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	609a      	str	r2, [r3, #8]
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f043 0201 	orr.w	r2, r3, #1
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	60da      	str	r2, [r3, #12]
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_USART_Enable>:
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	60da      	str	r2, [r3, #12]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_USART_ConfigAsyncMode>:
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	615a      	str	r2, [r3, #20]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_USART_ConfigHalfDuplexMode>:
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f023 0222 	bic.w	r2, r3, #34	@ 0x22
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	615a      	str	r2, [r3, #20]
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	f043 0208 	orr.w	r2, r3, #8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	615a      	str	r2, [r3, #20]
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <LL_USART_EnableIT_RXNE>:
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	@ 0x24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	330c      	adds	r3, #12
 80032ac:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	e853 3f00 	ldrex	r3, [r3]
 80032b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	f043 0320 	orr.w	r3, r3, #32
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	330c      	adds	r3, #12
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	61ba      	str	r2, [r7, #24]
 80032c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c8:	6979      	ldr	r1, [r7, #20]
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	e841 2300 	strex	r3, r2, [r1]
 80032d0:	613b      	str	r3, [r7, #16]
   return(result);
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1e7      	bne.n	80032a8 <LL_USART_EnableIT_RXNE+0x8>
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	3724      	adds	r7, #36	@ 0x24
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80032f2:	4a17      	ldr	r2, [pc, #92]	@ (8003350 <LL_SYSCFG_SetEXTISource+0x68>)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	3302      	adds	r3, #2
 80032fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	0c1b      	lsrs	r3, r3, #16
 8003302:	43db      	mvns	r3, r3
 8003304:	ea02 0103 	and.w	r1, r2, r3
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	0c1b      	lsrs	r3, r3, #16
 800330c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	fa93 f3a3 	rbit	r3, r3
 8003314:	60fb      	str	r3, [r7, #12]
  return result;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8003320:	2320      	movs	r3, #32
 8003322:	e003      	b.n	800332c <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	fab3 f383 	clz	r3, r3
 800332a:	b2db      	uxtb	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	fa03 f202 	lsl.w	r2, r3, r2
 8003334:	4806      	ldr	r0, [pc, #24]	@ (8003350 <LL_SYSCFG_SetEXTISource+0x68>)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	b2db      	uxtb	r3, r3
 800333a:	430a      	orrs	r2, r1
 800333c:	3302      	adds	r3, #2
 800333e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8003342:	bf00      	nop
 8003344:	371c      	adds	r7, #28
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40013800 	.word	0x40013800

08003354 <LL_GPIO_SetPinMode>:
{
 8003354:	b480      	push	{r7}
 8003356:	b08b      	sub	sp, #44	@ 0x2c
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	613b      	str	r3, [r7, #16]
  return result;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800337a:	2320      	movs	r3, #32
 800337c:	e003      	b.n	8003386 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	fab3 f383 	clz	r3, r3
 8003384:	b2db      	uxtb	r3, r3
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	2103      	movs	r1, #3
 800338a:	fa01 f303 	lsl.w	r3, r1, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	401a      	ands	r2, r3
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	fa93 f3a3 	rbit	r3, r3
 800339c:	61fb      	str	r3, [r7, #28]
  return result;
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80033a8:	2320      	movs	r3, #32
 80033aa:	e003      	b.n	80033b4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	fab3 f383 	clz	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	fa01 f303 	lsl.w	r3, r1, r3
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	601a      	str	r2, [r3, #0]
}
 80033c2:	bf00      	nop
 80033c4:	372c      	adds	r7, #44	@ 0x2c
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <LL_GPIO_SetPinPull>:
{
 80033ce:	b480      	push	{r7}
 80033d0:	b08b      	sub	sp, #44	@ 0x2c
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	613b      	str	r3, [r7, #16]
  return result;
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80033f4:	2320      	movs	r3, #32
 80033f6:	e003      	b.n	8003400 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2103      	movs	r1, #3
 8003404:	fa01 f303 	lsl.w	r3, r1, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	401a      	ands	r2, r3
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	fa93 f3a3 	rbit	r3, r3
 8003416:	61fb      	str	r3, [r7, #28]
  return result;
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003422:	2320      	movs	r3, #32
 8003424:	e003      	b.n	800342e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	fab3 f383 	clz	r3, r3
 800342c:	b2db      	uxtb	r3, r3
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	fa01 f303 	lsl.w	r3, r1, r3
 8003436:	431a      	orrs	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	60da      	str	r2, [r3, #12]
}
 800343c:	bf00      	nop
 800343e:	372c      	adds	r7, #44	@ 0x2c
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_GPIO_ResetOutputPin>:
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	041a      	lsls	r2, r3, #16
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	619a      	str	r2, [r3, #24]
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003470:	4b05      	ldr	r3, [pc, #20]	@ (8003488 <LL_EXTI_EnableIT_0_31+0x20>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4904      	ldr	r1, [pc, #16]	@ (8003488 <LL_EXTI_EnableIT_0_31+0x20>)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4313      	orrs	r3, r2
 800347a:	600b      	str	r3, [r1, #0]
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	40013c00 	.word	0x40013c00

0800348c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003494:	4b05      	ldr	r3, [pc, #20]	@ (80034ac <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	4904      	ldr	r1, [pc, #16]	@ (80034ac <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4313      	orrs	r3, r2
 800349e:	60cb      	str	r3, [r1, #12]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40013c00 	.word	0x40013c00

080034b0 <LL_AHB1_GRP1_EnableClock>:
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80034b8:	4b08      	ldr	r3, [pc, #32]	@ (80034dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034bc:	4907      	ldr	r1, [pc, #28]	@ (80034dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80034c4:	4b05      	ldr	r3, [pc, #20]	@ (80034dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80034c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4013      	ands	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034ce:	68fb      	ldr	r3, [r7, #12]
}
 80034d0:	bf00      	nop
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	40023800 	.word	0x40023800

080034e0 <LL_APB1_GRP1_EnableClock>:
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80034e8:	4b08      	ldr	r3, [pc, #32]	@ (800350c <LL_APB1_GRP1_EnableClock+0x2c>)
 80034ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034ec:	4907      	ldr	r1, [pc, #28]	@ (800350c <LL_APB1_GRP1_EnableClock+0x2c>)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <LL_APB1_GRP1_EnableClock+0x2c>)
 80034f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4013      	ands	r3, r2
 80034fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034fe:	68fb      	ldr	r3, [r7, #12]
}
 8003500:	bf00      	nop
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	40023800 	.word	0x40023800

08003510 <LL_APB2_GRP1_EnableClock>:
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003518:	4b08      	ldr	r3, [pc, #32]	@ (800353c <LL_APB2_GRP1_EnableClock+0x2c>)
 800351a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800351c:	4907      	ldr	r1, [pc, #28]	@ (800353c <LL_APB2_GRP1_EnableClock+0x2c>)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4313      	orrs	r3, r2
 8003522:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003526:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4013      	ands	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800352e:	68fb      	ldr	r3, [r7, #12]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	40023800 	.word	0x40023800

08003540 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
	{
		while(!LL_USART_IsActiveFlag_TXE(USART2));
		LL_USART_TransmitData8(USART2, *(p+i));
	}
#else
	while(USBD_BUSY == CDC_Transmit_FS((uint8_t*)p, len)) {}
 800354c:	bf00      	nop
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	b29b      	uxth	r3, r3
 8003552:	4619      	mov	r1, r3
 8003554:	68b8      	ldr	r0, [r7, #8]
 8003556:	f008 fb35 	bl	800bbc4 <CDC_Transmit_FS>
 800355a:	4603      	mov	r3, r0
 800355c:	2b01      	cmp	r3, #1
 800355e:	d0f6      	beq.n	800354e <_write+0xe>
	return len;
 8003560:	687b      	ldr	r3, [r7, #4]
#endif
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003570:	f001 f9b6 	bl	80048e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003574:	f000 f862 	bl	800363c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003578:	f000 fed2 	bl	8004320 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800357c:	f000 fdc0 	bl	8004100 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8003580:	f000 f98e 	bl	80038a0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003584:	f000 fa3e 	bl	8003a04 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003588:	f000 faf6 	bl	8003b78 <MX_TIM4_Init>
  MX_TIM5_Init();
 800358c:	f000 fba0 	bl	8003cd0 <MX_TIM5_Init>
  MX_TIM13_Init();
 8003590:	f000 fc42 	bl	8003e18 <MX_TIM13_Init>
  MX_TIM14_Init();
 8003594:	f000 fc94 	bl	8003ec0 <MX_TIM14_Init>
  MX_SPI1_Init();
 8003598:	f000 f930 	bl	80037fc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800359c:	f000 fe0e 	bl	80041bc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80035a0:	f000 fe6c 	bl	800427c <MX_USART3_UART_Init>
  MX_UART4_Init();
 80035a4:	f000 fce2 	bl	8003f6c <MX_UART4_Init>
  MX_UART5_Init();
 80035a8:	f000 fd32 	bl	8004010 <MX_UART5_Init>
  MX_USB_DEVICE_Init();
 80035ac:	f008 fa3e 	bl	800ba2c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80035b0:	f000 f8ae 	bl	8003710 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_EnableCounter(TIM4);
 80035b4:	4819      	ldr	r0, [pc, #100]	@ (800361c <main+0xb0>)
 80035b6:	f7ff fd3e 	bl	8003036 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM13);
 80035ba:	4819      	ldr	r0, [pc, #100]	@ (8003620 <main+0xb4>)
 80035bc:	f7ff fd3b 	bl	8003036 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM14);
 80035c0:	4818      	ldr	r0, [pc, #96]	@ (8003624 <main+0xb8>)
 80035c2:	f7ff fd38 	bl	8003036 <LL_TIM_EnableCounter>

  PARM_load();
 80035c6:	f7fe f999 	bl	80018fc <PARM_load>

  SERVO_Initialization();
 80035ca:	f7ff f9c3 	bl	8002954 <SERVO_Initialization>
  BuzzerPlayInit();
 80035ce:	f7fd fd07 	bl	8000fe0 <BuzzerPlayInit>

  // interrupt when finished receiving
  LL_USART_EnableIT_RXNE(USART1);
 80035d2:	4815      	ldr	r0, [pc, #84]	@ (8003628 <main+0xbc>)
 80035d4:	f7ff fe64 	bl	80032a0 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART2);
 80035d8:	4814      	ldr	r0, [pc, #80]	@ (800362c <main+0xc0>)
 80035da:	f7ff fe61 	bl	80032a0 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART3);
 80035de:	4814      	ldr	r0, [pc, #80]	@ (8003630 <main+0xc4>)
 80035e0:	f7ff fe5e 	bl	80032a0 <LL_USART_EnableIT_RXNE>

  //   
  RC_Initialization();
 80035e4:	f7fe ff94 	bl	8002510 <RC_Initialization>
  IMU_Initialization();
 80035e8:	f7fe f886 	bl	80016f8 <IMU_Initialization>
  BuzzerPlayOneCycle();
 80035ec:	f7fd fd26 	bl	800103c <BuzzerPlayOneCycle>
  SERVO_doArm();
 80035f0:	f7ff fa12 	bl	8002a18 <SERVO_doArm>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  RC_GetData();
 80035f4:	f7fe ffee 	bl	80025d4 <RC_GetData>

	  IMU_GetData();
 80035f8:	f7fe f885 	bl	8001706 <IMU_GetData>

	  if(fsFlag == 1){
 80035fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003634 <main+0xc8>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d102      	bne.n	800360a <main+0x9e>
		  FS_mannualMode();
 8003604:	f7fd fd62 	bl	80010cc <FS_mannualMode>
 8003608:	e005      	b.n	8003616 <main+0xaa>
	  }
	  else{
		  LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 800360a:	2101      	movs	r1, #1
 800360c:	480a      	ldr	r0, [pc, #40]	@ (8003638 <main+0xcc>)
 800360e:	f7ff ff1b 	bl	8003448 <LL_GPIO_ResetOutputPin>
		  SERVO_control();
 8003612:	f7ff fa91 	bl	8002b38 <SERVO_control>
	  }

	  Log_Send();
 8003616:	f7fe f89f 	bl	8001758 <Log_Send>
	  RC_GetData();
 800361a:	e7eb      	b.n	80035f4 <main+0x88>
 800361c:	40000800 	.word	0x40000800
 8003620:	40001c00 	.word	0x40001c00
 8003624:	40002000 	.word	0x40002000
 8003628:	40011000 	.word	0x40011000
 800362c:	40004400 	.word	0x40004400
 8003630:	40004800 	.word	0x40004800
 8003634:	200002e0 	.word	0x200002e0
 8003638:	40021000 	.word	0x40021000

0800363c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b094      	sub	sp, #80	@ 0x50
 8003640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003642:	f107 0320 	add.w	r3, r7, #32
 8003646:	2230      	movs	r2, #48	@ 0x30
 8003648:	2100      	movs	r1, #0
 800364a:	4618      	mov	r0, r3
 800364c:	f009 fd5f 	bl	800d10e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003650:	f107 030c 	add.w	r3, r7, #12
 8003654:	2200      	movs	r2, #0
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	605a      	str	r2, [r3, #4]
 800365a:	609a      	str	r2, [r3, #8]
 800365c:	60da      	str	r2, [r3, #12]
 800365e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003660:	2300      	movs	r3, #0
 8003662:	60bb      	str	r3, [r7, #8]
 8003664:	4b28      	ldr	r3, [pc, #160]	@ (8003708 <SystemClock_Config+0xcc>)
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	4a27      	ldr	r2, [pc, #156]	@ (8003708 <SystemClock_Config+0xcc>)
 800366a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800366e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003670:	4b25      	ldr	r3, [pc, #148]	@ (8003708 <SystemClock_Config+0xcc>)
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800367c:	2300      	movs	r3, #0
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	4b22      	ldr	r3, [pc, #136]	@ (800370c <SystemClock_Config+0xd0>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a21      	ldr	r2, [pc, #132]	@ (800370c <SystemClock_Config+0xd0>)
 8003686:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800368a:	6013      	str	r3, [r2, #0]
 800368c:	4b1f      	ldr	r3, [pc, #124]	@ (800370c <SystemClock_Config+0xd0>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003694:	607b      	str	r3, [r7, #4]
 8003696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003698:	2301      	movs	r3, #1
 800369a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800369c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036a2:	2302      	movs	r3, #2
 80036a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80036a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80036aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80036ac:	2308      	movs	r3, #8
 80036ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80036b0:	23a8      	movs	r3, #168	@ 0xa8
 80036b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80036b4:	2302      	movs	r3, #2
 80036b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80036b8:	2307      	movs	r3, #7
 80036ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036bc:	f107 0320 	add.w	r3, r7, #32
 80036c0:	4618      	mov	r0, r3
 80036c2:	f002 fea3 	bl	800640c <HAL_RCC_OscConfig>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80036cc:	f000 feb2 	bl	8004434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036d0:	230f      	movs	r3, #15
 80036d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036d4:	2302      	movs	r3, #2
 80036d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80036dc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80036e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80036e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80036e8:	f107 030c 	add.w	r3, r7, #12
 80036ec:	2105      	movs	r1, #5
 80036ee:	4618      	mov	r0, r3
 80036f0:	f003 f904 	bl	80068fc <HAL_RCC_ClockConfig>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80036fa:	f000 fe9b 	bl	8004434 <Error_Handler>
  }
}
 80036fe:	bf00      	nop
 8003700:	3750      	adds	r7, #80	@ 0x50
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	40023800 	.word	0x40023800
 800370c:	40007000 	.word	0x40007000

08003710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b092      	sub	sp, #72	@ 0x48
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8003716:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8003722:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	605a      	str	r2, [r3, #4]
 800372c:	609a      	str	r2, [r3, #8]
 800372e:	60da      	str	r2, [r3, #12]
 8003730:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8003732:	f107 0318 	add.w	r3, r7, #24
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	609a      	str	r2, [r3, #8]
 800373e:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003740:	463b      	mov	r3, r7
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	605a      	str	r2, [r3, #4]
 8003748:	609a      	str	r2, [r3, #8]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	611a      	str	r2, [r3, #16]
 800374e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8003750:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003754:	f7ff fedc 	bl	8003510 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003758:	2004      	movs	r0, #4
 800375a:	f7ff fea9 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC1   ------> ADC1_IN11
  */
  GPIO_InitStruct.Pin = RSSI_Pin;
 800375e:	2302      	movs	r3, #2
 8003760:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003762:	2303      	movs	r3, #3
 8003764:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003766:	2300      	movs	r3, #0
 8003768:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RSSI_GPIO_Port, &GPIO_InitStruct);
 800376a:	463b      	mov	r3, r7
 800376c:	4619      	mov	r1, r3
 800376e:	481f      	ldr	r0, [pc, #124]	@ (80037ec <MX_ADC1_Init+0xdc>)
 8003770:	f003 fdf8 	bl	8007364 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8003774:	2300      	movs	r3, #0
 8003776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8003778:	2300      	movs	r3, #0
 800377a:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 800377c:	2300      	movs	r3, #0
 800377e:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8003780:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003784:	4619      	mov	r1, r3
 8003786:	481a      	ldr	r0, [pc, #104]	@ (80037f0 <MX_ADC1_Init+0xe0>)
 8003788:	f003 fb1c 	bl	8006dc4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800378c:	2300      	movs	r3, #0
 800378e:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8003790:	2300      	movs	r3, #0
 8003792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8003794:	2300      	movs	r3, #0
 8003796:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8003798:	2300      	movs	r3, #0
 800379a:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800379c:	2300      	movs	r3, #0
 800379e:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80037a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037a4:	4619      	mov	r1, r3
 80037a6:	4812      	ldr	r0, [pc, #72]	@ (80037f0 <MX_ADC1_Init+0xe0>)
 80037a8:	f003 fb38 	bl	8006e1c <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 80037ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037b0:	480f      	ldr	r0, [pc, #60]	@ (80037f0 <MX_ADC1_Init+0xe0>)
 80037b2:	f7ff fbb9 	bl	8002f28 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 80037b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037ba:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80037bc:	2300      	movs	r3, #0
 80037be:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80037c0:	f107 0318 	add.w	r3, r7, #24
 80037c4:	4619      	mov	r1, r3
 80037c6:	480b      	ldr	r0, [pc, #44]	@ (80037f4 <MX_ADC1_Init+0xe4>)
 80037c8:	f003 fab4 	bl	8006d34 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_11);
 80037cc:	4a0a      	ldr	r2, [pc, #40]	@ (80037f8 <MX_ADC1_Init+0xe8>)
 80037ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80037d2:	4807      	ldr	r0, [pc, #28]	@ (80037f0 <MX_ADC1_Init+0xe0>)
 80037d4:	f7ff fb6b 	bl	8002eae <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 80037d8:	2200      	movs	r2, #0
 80037da:	4907      	ldr	r1, [pc, #28]	@ (80037f8 <MX_ADC1_Init+0xe8>)
 80037dc:	4804      	ldr	r0, [pc, #16]	@ (80037f0 <MX_ADC1_Init+0xe0>)
 80037de:	f7ff fbb6 	bl	8002f4e <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037e2:	bf00      	nop
 80037e4:	3748      	adds	r7, #72	@ 0x48
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40020800 	.word	0x40020800
 80037f0:	40012000 	.word	0x40012000
 80037f4:	40012300 	.word	0x40012300
 80037f8:	0030000b 	.word	0x0030000b

080037fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b090      	sub	sp, #64	@ 0x40
 8003800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003802:	f107 0318 	add.w	r3, r7, #24
 8003806:	2228      	movs	r2, #40	@ 0x28
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f009 fc7f 	bl	800d10e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	463b      	mov	r3, r7
 8003812:	2200      	movs	r2, #0
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	605a      	str	r2, [r3, #4]
 8003818:	609a      	str	r2, [r3, #8]
 800381a:	60da      	str	r2, [r3, #12]
 800381c:	611a      	str	r2, [r3, #16]
 800381e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003820:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003824:	f7ff fe74 	bl	8003510 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003828:	2001      	movs	r0, #1
 800382a:	f7ff fe41 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800382e:	23e0      	movs	r3, #224	@ 0xe0
 8003830:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003832:	2302      	movs	r3, #2
 8003834:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003836:	2303      	movs	r3, #3
 8003838:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800383a:	2300      	movs	r3, #0
 800383c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003842:	2305      	movs	r3, #5
 8003844:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003846:	463b      	mov	r3, r7
 8003848:	4619      	mov	r1, r3
 800384a:	4813      	ldr	r0, [pc, #76]	@ (8003898 <MX_SPI1_Init+0x9c>)
 800384c:	f003 fd8a 	bl	8007364 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003854:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003858:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800385a:	2300      	movs	r3, #0
 800385c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800385e:	2302      	movs	r3, #2
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003862:	2301      	movs	r3, #1
 8003864:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003866:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800386a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800386c:	2318      	movs	r3, #24
 800386e:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003870:	2300      	movs	r3, #0
 8003872:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003874:	2300      	movs	r3, #0
 8003876:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003878:	230a      	movs	r3, #10
 800387a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800387c:	f107 0318 	add.w	r3, r7, #24
 8003880:	4619      	mov	r1, r3
 8003882:	4806      	ldr	r0, [pc, #24]	@ (800389c <MX_SPI1_Init+0xa0>)
 8003884:	f003 ff49 	bl	800771a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003888:	2100      	movs	r1, #0
 800388a:	4804      	ldr	r0, [pc, #16]	@ (800389c <MX_SPI1_Init+0xa0>)
 800388c:	f7ff fbc0 	bl	8003010 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003890:	bf00      	nop
 8003892:	3740      	adds	r7, #64	@ 0x40
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40020000 	.word	0x40020000
 800389c:	40013000 	.word	0x40013000

080038a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b09a      	sub	sp, #104	@ 0x68
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80038a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	609a      	str	r2, [r3, #8]
 80038b2:	60da      	str	r2, [r3, #12]
 80038b4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80038b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80038ba:	2220      	movs	r2, #32
 80038bc:	2100      	movs	r1, #0
 80038be:	4618      	mov	r0, r3
 80038c0:	f009 fc25 	bl	800d10e <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80038c4:	f107 031c 	add.w	r3, r7, #28
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	609a      	str	r2, [r3, #8]
 80038d0:	60da      	str	r2, [r3, #12]
 80038d2:	611a      	str	r2, [r3, #16]
 80038d4:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	611a      	str	r2, [r3, #16]
 80038e4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80038e6:	2001      	movs	r0, #1
 80038e8:	f7ff fe12 	bl	8003510 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_CC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80038ec:	f7ff fa56 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2200      	movs	r2, #0
 80038f4:	2100      	movs	r1, #0
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff faa6 	bl	8002e48 <NVIC_EncodePriority>
 80038fc:	4603      	mov	r3, r0
 80038fe:	4619      	mov	r1, r3
 8003900:	201b      	movs	r0, #27
 8003902:	f7ff fa77 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003906:	201b      	movs	r0, #27
 8003908:	f7ff fa56 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800390c:	2300      	movs	r3, #0
 800390e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003912:	2300      	movs	r3, #0
 8003914:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 65535;
 8003916:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800391a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800391c:	2300      	movs	r3, #0
 800391e:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 8003920:	2300      	movs	r3, #0
 8003922:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8003924:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003928:	4619      	mov	r1, r3
 800392a:	4834      	ldr	r0, [pc, #208]	@ (80039fc <MX_TIM1_Init+0x15c>)
 800392c:	f003 ffba 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8003930:	4832      	ldr	r0, [pc, #200]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003932:	f7ff fb90 	bl	8003056 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003936:	2100      	movs	r1, #0
 8003938:	4830      	ldr	r0, [pc, #192]	@ (80039fc <MX_TIM1_Init+0x15c>)
 800393a:	f7ff fc27 	bl	800318c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 800393e:	2300      	movs	r3, #0
 8003940:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003942:	2300      	movs	r3, #0
 8003944:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003946:	2300      	movs	r3, #0
 8003948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 800394a:	2300      	movs	r3, #0
 800394c:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800394e:	2300      	movs	r3, #0
 8003950:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003952:	2300      	movs	r3, #0
 8003954:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8003956:	2300      	movs	r3, #0
 8003958:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800395a:	2300      	movs	r3, #0
 800395c:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800395e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003962:	461a      	mov	r2, r3
 8003964:	2110      	movs	r1, #16
 8003966:	4825      	ldr	r0, [pc, #148]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003968:	f004 f836 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 800396c:	2110      	movs	r1, #16
 800396e:	4823      	ldr	r0, [pc, #140]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003970:	f7ff fb82 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003974:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003978:	461a      	mov	r2, r3
 800397a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800397e:	481f      	ldr	r0, [pc, #124]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003980:	f004 f82a 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8003984:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003988:	481c      	ldr	r0, [pc, #112]	@ (80039fc <MX_TIM1_Init+0x15c>)
 800398a:	f7ff fb75 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800398e:	2100      	movs	r1, #0
 8003990:	481a      	ldr	r0, [pc, #104]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003992:	f7ff fc10 	bl	80031b6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8003996:	4819      	ldr	r0, [pc, #100]	@ (80039fc <MX_TIM1_Init+0x15c>)
 8003998:	f7ff fc20 	bl	80031dc <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 800399c:	2300      	movs	r3, #0
 800399e:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 80039a4:	2300      	movs	r3, #0
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 80039a8:	2300      	movs	r3, #0
 80039aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 80039ae:	2300      	movs	r3, #0
 80039b0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80039b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 80039b8:	2300      	movs	r3, #0
 80039ba:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80039bc:	f107 031c 	add.w	r3, r7, #28
 80039c0:	4619      	mov	r1, r3
 80039c2:	480e      	ldr	r0, [pc, #56]	@ (80039fc <MX_TIM1_Init+0x15c>)
 80039c4:	f004 f849 	bl	8007a5a <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80039c8:	2010      	movs	r0, #16
 80039ca:	f7ff fd71 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PE11   ------> TIM1_CH2
  PE13   ------> TIM1_CH3
  */
  GPIO_InitStruct.Pin = MAIN_CH11_Pin|MAIN_CH12_Pin;
 80039ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80039d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039d4:	2302      	movs	r3, #2
 80039d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039d8:	2300      	movs	r3, #0
 80039da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80039e4:	2301      	movs	r3, #1
 80039e6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039e8:	1d3b      	adds	r3, r7, #4
 80039ea:	4619      	mov	r1, r3
 80039ec:	4804      	ldr	r0, [pc, #16]	@ (8003a00 <MX_TIM1_Init+0x160>)
 80039ee:	f003 fcb9 	bl	8007364 <LL_GPIO_Init>

}
 80039f2:	bf00      	nop
 80039f4:	3768      	adds	r7, #104	@ 0x68
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40010000 	.word	0x40010000
 8003a00:	40021000 	.word	0x40021000

08003a04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b094      	sub	sp, #80	@ 0x50
 8003a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003a0a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	609a      	str	r2, [r3, #8]
 8003a16:	60da      	str	r2, [r3, #12]
 8003a18:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003a1a:	f107 031c 	add.w	r3, r7, #28
 8003a1e:	2220      	movs	r2, #32
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f009 fb73 	bl	800d10e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a28:	1d3b      	adds	r3, r7, #4
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	60da      	str	r2, [r3, #12]
 8003a34:	611a      	str	r2, [r3, #16]
 8003a36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003a38:	2002      	movs	r0, #2
 8003a3a:	f7ff fd51 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8003a3e:	2353      	movs	r3, #83	@ 0x53
 8003a40:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003a42:	2300      	movs	r3, #0
 8003a44:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 8003a46:	4b48      	ldr	r3, [pc, #288]	@ (8003b68 <MX_TIM3_Init+0x164>)
 8003a48:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003a4e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003a52:	4619      	mov	r1, r3
 8003a54:	4845      	ldr	r0, [pc, #276]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a56:	f003 ff25 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8003a5a:	4844      	ldr	r0, [pc, #272]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a5c:	f7ff fafb 	bl	8003056 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003a60:	2100      	movs	r1, #0
 8003a62:	4842      	ldr	r0, [pc, #264]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a64:	f7ff fb92 	bl	800318c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8003a68:	2101      	movs	r1, #1
 8003a6a:	4840      	ldr	r0, [pc, #256]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a6c:	f7ff fb4a 	bl	8003104 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003a70:	2360      	movs	r3, #96	@ 0x60
 8003a72:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003a80:	2300      	movs	r3, #0
 8003a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003a84:	f107 031c 	add.w	r3, r7, #28
 8003a88:	461a      	mov	r2, r3
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	4837      	ldr	r0, [pc, #220]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a8e:	f003 ffa3 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8003a92:	2101      	movs	r1, #1
 8003a94:	4835      	ldr	r0, [pc, #212]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a96:	f7ff faef 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	4833      	ldr	r0, [pc, #204]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003a9e:	f7ff fb31 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003aa2:	f107 031c 	add.w	r3, r7, #28
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	2110      	movs	r1, #16
 8003aaa:	4830      	ldr	r0, [pc, #192]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003aac:	f003 ff94 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8003ab0:	2110      	movs	r1, #16
 8003ab2:	482e      	ldr	r0, [pc, #184]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003ab4:	f7ff fae0 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 8003ab8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003abc:	482b      	ldr	r0, [pc, #172]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003abe:	f7ff fb21 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003ac2:	f107 031c 	add.w	r3, r7, #28
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003acc:	4827      	ldr	r0, [pc, #156]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003ace:	f003 ff83 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 8003ad2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ad6:	4825      	ldr	r0, [pc, #148]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003ad8:	f7ff face 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8003adc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003ae0:	4822      	ldr	r0, [pc, #136]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003ae2:	f7ff fb0f 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003ae6:	f107 031c 	add.w	r3, r7, #28
 8003aea:	461a      	mov	r2, r3
 8003aec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003af0:	481e      	ldr	r0, [pc, #120]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003af2:	f003 ff71 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8003af6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003afa:	481c      	ldr	r0, [pc, #112]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003afc:	f7ff fabc 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003b00:	2100      	movs	r1, #0
 8003b02:	481a      	ldr	r0, [pc, #104]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003b04:	f7ff fb57 	bl	80031b6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8003b08:	4818      	ldr	r0, [pc, #96]	@ (8003b6c <MX_TIM3_Init+0x168>)
 8003b0a:	f7ff fb67 	bl	80031dc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003b0e:	2002      	movs	r0, #2
 8003b10:	f7ff fcce 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003b14:	2004      	movs	r0, #4
 8003b16:	f7ff fccb 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  PB0   ------> TIM3_CH3
  PB1   ------> TIM3_CH4
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = MAIN_CH9_Pin|MAIN_CH10_Pin;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003b1e:	2302      	movs	r3, #2
 8003b20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003b26:	2300      	movs	r3, #0
 8003b28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b32:	1d3b      	adds	r3, r7, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	480e      	ldr	r0, [pc, #56]	@ (8003b70 <MX_TIM3_Init+0x16c>)
 8003b38:	f003 fc14 	bl	8007364 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH2_Pin|MAIN_CH3_Pin;
 8003b3c:	23c0      	movs	r3, #192	@ 0xc0
 8003b3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003b40:	2302      	movs	r3, #2
 8003b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003b50:	2302      	movs	r3, #2
 8003b52:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b54:	1d3b      	adds	r3, r7, #4
 8003b56:	4619      	mov	r1, r3
 8003b58:	4806      	ldr	r0, [pc, #24]	@ (8003b74 <MX_TIM3_Init+0x170>)
 8003b5a:	f003 fc03 	bl	8007364 <LL_GPIO_Init>

}
 8003b5e:	bf00      	nop
 8003b60:	3750      	adds	r7, #80	@ 0x50
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	fff04e20 	.word	0xfff04e20
 8003b6c:	40000400 	.word	0x40000400
 8003b70:	40020400 	.word	0x40020400
 8003b74:	40020800 	.word	0x40020800

08003b78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b094      	sub	sp, #80	@ 0x50
 8003b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003b7e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	605a      	str	r2, [r3, #4]
 8003b88:	609a      	str	r2, [r3, #8]
 8003b8a:	60da      	str	r2, [r3, #12]
 8003b8c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003b8e:	f107 031c 	add.w	r3, r7, #28
 8003b92:	2220      	movs	r2, #32
 8003b94:	2100      	movs	r1, #0
 8003b96:	4618      	mov	r0, r3
 8003b98:	f009 fab9 	bl	800d10e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b9c:	1d3b      	adds	r3, r7, #4
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	609a      	str	r2, [r3, #8]
 8003ba6:	60da      	str	r2, [r3, #12]
 8003ba8:	611a      	str	r2, [r3, #16]
 8003baa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8003bac:	2004      	movs	r0, #4
 8003bae:	f7ff fc97 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 64220-LL_TIM_IC_FILTER_FDIV1_N2;
 8003bba:	4b41      	ldr	r3, [pc, #260]	@ (8003cc0 <MX_TIM4_Init+0x148>)
 8003bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003bc2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	483e      	ldr	r0, [pc, #248]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003bca:	f003 fe6b 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8003bce:	483d      	ldr	r0, [pc, #244]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003bd0:	f7ff fa41 	bl	8003056 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	483b      	ldr	r0, [pc, #236]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003bd8:	f7ff fad8 	bl	800318c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8003bdc:	2110      	movs	r1, #16
 8003bde:	4839      	ldr	r0, [pc, #228]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003be0:	f7ff fa90 	bl	8003104 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003be4:	2360      	movs	r3, #96	@ 0x60
 8003be6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003be8:	2300      	movs	r3, #0
 8003bea:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003bec:	2300      	movs	r3, #0
 8003bee:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003bf8:	f107 031c 	add.w	r3, r7, #28
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	2110      	movs	r1, #16
 8003c00:	4830      	ldr	r0, [pc, #192]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c02:	f003 fee9 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 8003c06:	2110      	movs	r1, #16
 8003c08:	482e      	ldr	r0, [pc, #184]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c0a:	f7ff fa35 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 8003c0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c12:	482c      	ldr	r0, [pc, #176]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c14:	f7ff fa76 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003c18:	f107 031c 	add.w	r3, r7, #28
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c22:	4828      	ldr	r0, [pc, #160]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c24:	f003 fed8 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 8003c28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c2c:	4825      	ldr	r0, [pc, #148]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c2e:	f7ff fa23 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH4);
 8003c32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c36:	4823      	ldr	r0, [pc, #140]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c38:	f7ff fa64 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003c3c:	f107 031c 	add.w	r3, r7, #28
 8003c40:	461a      	mov	r2, r3
 8003c42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c46:	481f      	ldr	r0, [pc, #124]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c48:	f003 fec6 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH4);
 8003c4c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c50:	481c      	ldr	r0, [pc, #112]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c52:	f7ff fa11 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003c56:	2100      	movs	r1, #0
 8003c58:	481a      	ldr	r0, [pc, #104]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c5a:	f7ff faac 	bl	80031b6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8003c5e:	4819      	ldr	r0, [pc, #100]	@ (8003cc4 <MX_TIM4_Init+0x14c>)
 8003c60:	f7ff fabc 	bl	80031dc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8003c64:	2008      	movs	r0, #8
 8003c66:	f7ff fc23 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003c6a:	2002      	movs	r0, #2
 8003c6c:	f7ff fc20 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PD14   ------> TIM4_CH3
  PD15   ------> TIM4_CH4
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = Buzzer_Pin|MAIN_CH4_Pin;
 8003c70:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003c74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003c76:	2302      	movs	r3, #2
 8003c78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003c82:	2300      	movs	r3, #0
 8003c84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003c86:	2302      	movs	r3, #2
 8003c88:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c8a:	1d3b      	adds	r3, r7, #4
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	480e      	ldr	r0, [pc, #56]	@ (8003cc8 <MX_TIM4_Init+0x150>)
 8003c90:	f003 fb68 	bl	8007364 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH1_Pin;
 8003c94:	2380      	movs	r3, #128	@ 0x80
 8003c96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MAIN_CH1_GPIO_Port, &GPIO_InitStruct);
 8003cac:	1d3b      	adds	r3, r7, #4
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4806      	ldr	r0, [pc, #24]	@ (8003ccc <MX_TIM4_Init+0x154>)
 8003cb2:	f003 fb57 	bl	8007364 <LL_GPIO_Init>

}
 8003cb6:	bf00      	nop
 8003cb8:	3750      	adds	r7, #80	@ 0x50
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	fff0fadc 	.word	0xfff0fadc
 8003cc4:	40000800 	.word	0x40000800
 8003cc8:	40020c00 	.word	0x40020c00
 8003ccc:	40020400 	.word	0x40020400

08003cd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b094      	sub	sp, #80	@ 0x50
 8003cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003cd6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	605a      	str	r2, [r3, #4]
 8003ce0:	609a      	str	r2, [r3, #8]
 8003ce2:	60da      	str	r2, [r3, #12]
 8003ce4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003ce6:	f107 031c 	add.w	r3, r7, #28
 8003cea:	2220      	movs	r2, #32
 8003cec:	2100      	movs	r1, #0
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f009 fa0d 	bl	800d10e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf4:	1d3b      	adds	r3, r7, #4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	605a      	str	r2, [r3, #4]
 8003cfc:	609a      	str	r2, [r3, #8]
 8003cfe:	60da      	str	r2, [r3, #12]
 8003d00:	611a      	str	r2, [r3, #16]
 8003d02:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8003d04:	2008      	movs	r0, #8
 8003d06:	f7ff fbeb 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8003d0a:	2353      	movs	r3, #83	@ 0x53
 8003d0c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 8003d12:	4b3e      	ldr	r3, [pc, #248]	@ (8003e0c <MX_TIM5_Init+0x13c>)
 8003d14:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003d16:	2300      	movs	r3, #0
 8003d18:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8003d1a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003d1e:	4619      	mov	r1, r3
 8003d20:	483b      	ldr	r0, [pc, #236]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d22:	f003 fdbf 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8003d26:	483a      	ldr	r0, [pc, #232]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d28:	f7ff f995 	bl	8003056 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	4838      	ldr	r0, [pc, #224]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d30:	f7ff fa2c 	bl	800318c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8003d34:	2101      	movs	r1, #1
 8003d36:	4836      	ldr	r0, [pc, #216]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d38:	f7ff f9e4 	bl	8003104 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003d3c:	2360      	movs	r3, #96	@ 0x60
 8003d3e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003d40:	2300      	movs	r3, #0
 8003d42:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003d44:	2300      	movs	r3, #0
 8003d46:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003d50:	f107 031c 	add.w	r3, r7, #28
 8003d54:	461a      	mov	r2, r3
 8003d56:	2101      	movs	r1, #1
 8003d58:	482d      	ldr	r0, [pc, #180]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d5a:	f003 fe3d 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8003d5e:	2101      	movs	r1, #1
 8003d60:	482b      	ldr	r0, [pc, #172]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d62:	f7ff f989 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8003d66:	2110      	movs	r1, #16
 8003d68:	4829      	ldr	r0, [pc, #164]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d6a:	f7ff f9cb 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003d6e:	f107 031c 	add.w	r3, r7, #28
 8003d72:	461a      	mov	r2, r3
 8003d74:	2110      	movs	r1, #16
 8003d76:	4826      	ldr	r0, [pc, #152]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d78:	f003 fe2e 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH2);
 8003d7c:	2110      	movs	r1, #16
 8003d7e:	4824      	ldr	r0, [pc, #144]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d80:	f7ff f97a 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8003d84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d88:	4821      	ldr	r0, [pc, #132]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d8a:	f7ff f9bb 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003d8e:	f107 031c 	add.w	r3, r7, #28
 8003d92:	461a      	mov	r2, r3
 8003d94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d98:	481d      	ldr	r0, [pc, #116]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003d9a:	f003 fe1d 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8003d9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003da2:	481b      	ldr	r0, [pc, #108]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003da4:	f7ff f968 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8003da8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003dac:	4818      	ldr	r0, [pc, #96]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003dae:	f7ff f9a9 	bl	8003104 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003db2:	f107 031c 	add.w	r3, r7, #28
 8003db6:	461a      	mov	r2, r3
 8003db8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003dbc:	4814      	ldr	r0, [pc, #80]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003dbe:	f003 fe0b 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH4);
 8003dc2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003dc6:	4812      	ldr	r0, [pc, #72]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003dc8:	f7ff f956 	bl	8003078 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4810      	ldr	r0, [pc, #64]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003dd0:	f7ff f9f1 	bl	80031b6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8003dd4:	480e      	ldr	r0, [pc, #56]	@ (8003e10 <MX_TIM5_Init+0x140>)
 8003dd6:	f7ff fa01 	bl	80031dc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003dda:	2001      	movs	r0, #1
 8003ddc:	f7ff fb68 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  PA0-WKUP   ------> TIM5_CH1
  PA1   ------> TIM5_CH2
  PA2   ------> TIM5_CH3
  PA3   ------> TIM5_CH4
  */
  GPIO_InitStruct.Pin = MAIN_CH5_Pin|MAIN_CH6_Pin|MAIN_CH7_Pin|MAIN_CH8_Pin;
 8003de0:	230f      	movs	r3, #15
 8003de2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003de4:	2302      	movs	r3, #2
 8003de6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003dec:	2300      	movs	r3, #0
 8003dee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003df0:	2300      	movs	r3, #0
 8003df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003df4:	2302      	movs	r3, #2
 8003df6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df8:	1d3b      	adds	r3, r7, #4
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4805      	ldr	r0, [pc, #20]	@ (8003e14 <MX_TIM5_Init+0x144>)
 8003dfe:	f003 fab1 	bl	8007364 <LL_GPIO_Init>

}
 8003e02:	bf00      	nop
 8003e04:	3750      	adds	r7, #80	@ 0x50
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	fff04e20 	.word	0xfff04e20
 8003e10:	40000c00 	.word	0x40000c00
 8003e14:	40020000 	.word	0x40020000

08003e18 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08e      	sub	sp, #56	@ 0x38
 8003e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	609a      	str	r2, [r3, #8]
 8003e2a:	60da      	str	r2, [r3, #12]
 8003e2c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003e2e:	1d3b      	adds	r3, r7, #4
 8003e30:	2220      	movs	r2, #32
 8003e32:	2100      	movs	r1, #0
 8003e34:	4618      	mov	r0, r3
 8003e36:	f009 f96a 	bl	800d10e <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM13);
 8003e3a:	2080      	movs	r0, #128	@ 0x80
 8003e3c:	f7ff fb50 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  /* TIM13 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003e40:	f7fe ffac 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2200      	movs	r2, #0
 8003e48:	2100      	movs	r1, #0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe fffc 	bl	8002e48 <NVIC_EncodePriority>
 8003e50:	4603      	mov	r3, r0
 8003e52:	4619      	mov	r1, r3
 8003e54:	202c      	movs	r0, #44	@ 0x2c
 8003e56:	f7fe ffcd 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003e5a:	202c      	movs	r0, #44	@ 0x2c
 8003e5c:	f7fe ffac 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8003e60:	2301      	movs	r3, #1
 8003e62:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003e64:	2300      	movs	r3, #0
 8003e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 42000-LL_TIM_IC_FILTER_FDIV1_N2;
 8003e68:	4b13      	ldr	r3, [pc, #76]	@ (8003eb8 <MX_TIM13_Init+0xa0>)
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM13, &TIM_InitStruct);
 8003e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e74:	4619      	mov	r1, r3
 8003e76:	4811      	ldr	r0, [pc, #68]	@ (8003ebc <MX_TIM13_Init+0xa4>)
 8003e78:	f003 fd14 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM13);
 8003e7c:	480f      	ldr	r0, [pc, #60]	@ (8003ebc <MX_TIM13_Init+0xa4>)
 8003e7e:	f7ff f8ea 	bl	8003056 <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003e82:	2300      	movs	r3, #0
 8003e84:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003e86:	2300      	movs	r3, #0
 8003e88:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM13, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003e96:	1d3b      	adds	r3, r7, #4
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	4807      	ldr	r0, [pc, #28]	@ (8003ebc <MX_TIM13_Init+0xa4>)
 8003e9e:	f003 fd9b 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM13, LL_TIM_CHANNEL_CH1);
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	4805      	ldr	r0, [pc, #20]	@ (8003ebc <MX_TIM13_Init+0xa4>)
 8003ea6:	f7ff f8e7 	bl	8003078 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM13_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM13);
 8003eaa:	4804      	ldr	r0, [pc, #16]	@ (8003ebc <MX_TIM13_Init+0xa4>)
 8003eac:	f7ff f9a6 	bl	80031fc <LL_TIM_EnableIT_UPDATE>
//  TIM13->ARR = 42000;
//  TIM13->PSC = 2;

  /* USER CODE END TIM13_Init 2 */

}
 8003eb0:	bf00      	nop
 8003eb2:	3738      	adds	r7, #56	@ 0x38
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	fff0a410 	.word	0xfff0a410
 8003ebc:	40001c00 	.word	0x40001c00

08003ec0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b08e      	sub	sp, #56	@ 0x38
 8003ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003eca:	2200      	movs	r2, #0
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	609a      	str	r2, [r3, #8]
 8003ed2:	60da      	str	r2, [r3, #12]
 8003ed4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003ed6:	1d3b      	adds	r3, r7, #4
 8003ed8:	2220      	movs	r2, #32
 8003eda:	2100      	movs	r1, #0
 8003edc:	4618      	mov	r0, r3
 8003ede:	f009 f916 	bl	800d10e <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 8003ee2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003ee6:	f7ff fafb 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003eea:	f7fe ff57 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fe ffa7 	bl	8002e48 <NVIC_EncodePriority>
 8003efa:	4603      	mov	r3, r0
 8003efc:	4619      	mov	r1, r3
 8003efe:	202d      	movs	r0, #45	@ 0x2d
 8003f00:	f7fe ff78 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003f04:	202d      	movs	r0, #45	@ 0x2d
 8003f06:	f7fe ff57 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 84-LL_TIM_IC_FILTER_FDIV1_N2;
 8003f12:	4b14      	ldr	r3, [pc, #80]	@ (8003f64 <MX_TIM14_Init+0xa4>)
 8003f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003f16:	2300      	movs	r3, #0
 8003f18:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8003f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4811      	ldr	r0, [pc, #68]	@ (8003f68 <MX_TIM14_Init+0xa8>)
 8003f22:	f003 fcbf 	bl	80078a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 8003f26:	4810      	ldr	r0, [pc, #64]	@ (8003f68 <MX_TIM14_Init+0xa8>)
 8003f28:	f7ff f895 	bl	8003056 <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003f40:	1d3b      	adds	r3, r7, #4
 8003f42:	461a      	mov	r2, r3
 8003f44:	2101      	movs	r1, #1
 8003f46:	4808      	ldr	r0, [pc, #32]	@ (8003f68 <MX_TIM14_Init+0xa8>)
 8003f48:	f003 fd46 	bl	80079d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 8003f4c:	2101      	movs	r1, #1
 8003f4e:	4806      	ldr	r0, [pc, #24]	@ (8003f68 <MX_TIM14_Init+0xa8>)
 8003f50:	f7ff f892 	bl	8003078 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM14);
 8003f54:	4804      	ldr	r0, [pc, #16]	@ (8003f68 <MX_TIM14_Init+0xa8>)
 8003f56:	f7ff f951 	bl	80031fc <LL_TIM_EnableIT_UPDATE>

  /* USER CODE END TIM14_Init 2 */

}
 8003f5a:	bf00      	nop
 8003f5c:	3738      	adds	r7, #56	@ 0x38
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	fff00054 	.word	0xfff00054
 8003f68:	40002000 	.word	0x40002000

08003f6c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b08e      	sub	sp, #56	@ 0x38
 8003f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003f72:	f107 031c 	add.w	r3, r7, #28
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	605a      	str	r2, [r3, #4]
 8003f7c:	609a      	str	r2, [r3, #8]
 8003f7e:	60da      	str	r2, [r3, #12]
 8003f80:	611a      	str	r2, [r3, #16]
 8003f82:	615a      	str	r2, [r3, #20]
 8003f84:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f86:	1d3b      	adds	r3, r7, #4
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	609a      	str	r2, [r3, #8]
 8003f90:	60da      	str	r2, [r3, #12]
 8003f92:	611a      	str	r2, [r3, #16]
 8003f94:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8003f96:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003f9a:	f7ff faa1 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003f9e:	2004      	movs	r0, #4
 8003fa0:	f7ff fa86 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS1_TX_Pin|GPS2_RX_Pin;
 8003fa4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003fa8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003faa:	2302      	movs	r3, #2
 8003fac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003fba:	2308      	movs	r3, #8
 8003fbc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fbe:	1d3b      	adds	r3, r7, #4
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4811      	ldr	r0, [pc, #68]	@ (8004008 <MX_UART4_Init+0x9c>)
 8003fc4:	f003 f9ce 	bl	8007364 <LL_GPIO_Init>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003fc8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003fcc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003fda:	230c      	movs	r3, #12
 8003fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8003fe6:	f107 031c 	add.w	r3, r7, #28
 8003fea:	4619      	mov	r1, r3
 8003fec:	4807      	ldr	r0, [pc, #28]	@ (800400c <MX_UART4_Init+0xa0>)
 8003fee:	f004 f983 	bl	80082f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8003ff2:	4806      	ldr	r0, [pc, #24]	@ (800400c <MX_UART4_Init+0xa0>)
 8003ff4:	f7ff f922 	bl	800323c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8003ff8:	4804      	ldr	r0, [pc, #16]	@ (800400c <MX_UART4_Init+0xa0>)
 8003ffa:	f7ff f90f 	bl	800321c <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003ffe:	bf00      	nop
 8004000:	3738      	adds	r7, #56	@ 0x38
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40020800 	.word	0x40020800
 800400c:	40004c00 	.word	0x40004c00

08004010 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08e      	sub	sp, #56	@ 0x38
 8004014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004016:	f107 031c 	add.w	r3, r7, #28
 800401a:	2200      	movs	r2, #0
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	605a      	str	r2, [r3, #4]
 8004020:	609a      	str	r2, [r3, #8]
 8004022:	60da      	str	r2, [r3, #12]
 8004024:	611a      	str	r2, [r3, #16]
 8004026:	615a      	str	r2, [r3, #20]
 8004028:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800402a:	1d3b      	adds	r3, r7, #4
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	611a      	str	r2, [r3, #16]
 8004038:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 800403a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800403e:	f7ff fa4f 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004042:	2004      	movs	r0, #4
 8004044:	f7ff fa34 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8004048:	2008      	movs	r0, #8
 800404a:	f7ff fa31 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = GPS2_TX_Pin;
 800404e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004052:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004054:	2302      	movs	r3, #2
 8004056:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004058:	2303      	movs	r3, #3
 800405a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800405c:	2300      	movs	r3, #0
 800405e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004064:	2308      	movs	r3, #8
 8004066:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_TX_GPIO_Port, &GPIO_InitStruct);
 8004068:	1d3b      	adds	r3, r7, #4
 800406a:	4619      	mov	r1, r3
 800406c:	4821      	ldr	r0, [pc, #132]	@ (80040f4 <MX_UART5_Init+0xe4>)
 800406e:	f003 f979 	bl	8007364 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = GPS2_RXD2_Pin;
 8004072:	2304      	movs	r3, #4
 8004074:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004076:	2302      	movs	r3, #2
 8004078:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800407a:	2303      	movs	r3, #3
 800407c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004086:	2308      	movs	r3, #8
 8004088:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_RXD2_GPIO_Port, &GPIO_InitStruct);
 800408a:	1d3b      	adds	r3, r7, #4
 800408c:	4619      	mov	r1, r3
 800408e:	481a      	ldr	r0, [pc, #104]	@ (80040f8 <MX_UART5_Init+0xe8>)
 8004090:	f003 f968 	bl	8007364 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004094:	f7fe fe82 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 8004098:	4603      	mov	r3, r0
 800409a:	2200      	movs	r2, #0
 800409c:	2100      	movs	r1, #0
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fed2 	bl	8002e48 <NVIC_EncodePriority>
 80040a4:	4603      	mov	r3, r0
 80040a6:	4619      	mov	r1, r3
 80040a8:	2035      	movs	r0, #53	@ 0x35
 80040aa:	f7fe fea3 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80040ae:	2035      	movs	r0, #53	@ 0x35
 80040b0:	f7fe fe82 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80040b4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80040b8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80040ba:	2300      	movs	r3, #0
 80040bc:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80040be:	2300      	movs	r3, #0
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80040c2:	2300      	movs	r3, #0
 80040c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80040c6:	230c      	movs	r3, #12
 80040c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80040ca:	2300      	movs	r3, #0
 80040cc:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80040ce:	2300      	movs	r3, #0
 80040d0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 80040d2:	f107 031c 	add.w	r3, r7, #28
 80040d6:	4619      	mov	r1, r3
 80040d8:	4808      	ldr	r0, [pc, #32]	@ (80040fc <MX_UART5_Init+0xec>)
 80040da:	f004 f90d 	bl	80082f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 80040de:	4807      	ldr	r0, [pc, #28]	@ (80040fc <MX_UART5_Init+0xec>)
 80040e0:	f7ff f8ac 	bl	800323c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80040e4:	4805      	ldr	r0, [pc, #20]	@ (80040fc <MX_UART5_Init+0xec>)
 80040e6:	f7ff f899 	bl	800321c <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80040ea:	bf00      	nop
 80040ec:	3738      	adds	r7, #56	@ 0x38
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40020800 	.word	0x40020800
 80040f8:	40020c00 	.word	0x40020c00
 80040fc:	40005000 	.word	0x40005000

08004100 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08e      	sub	sp, #56	@ 0x38
 8004104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004106:	f107 031c 	add.w	r3, r7, #28
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	609a      	str	r2, [r3, #8]
 8004112:	60da      	str	r2, [r3, #12]
 8004114:	611a      	str	r2, [r3, #16]
 8004116:	615a      	str	r2, [r3, #20]
 8004118:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800411a:	1d3b      	adds	r3, r7, #4
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	605a      	str	r2, [r3, #4]
 8004122:	609a      	str	r2, [r3, #8]
 8004124:	60da      	str	r2, [r3, #12]
 8004126:	611a      	str	r2, [r3, #16]
 8004128:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800412a:	2010      	movs	r0, #16
 800412c:	f7ff f9f0 	bl	8003510 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004130:	2001      	movs	r0, #1
 8004132:	f7ff f9bd 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = RC_SRXL2_Pin;
 8004136:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800413a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800413c:	2302      	movs	r3, #2
 800413e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004140:	2303      	movs	r3, #3
 8004142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004144:	2300      	movs	r3, #0
 8004146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004148:	2301      	movs	r3, #1
 800414a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800414c:	2307      	movs	r3, #7
 800414e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RC_SRXL2_GPIO_Port, &GPIO_InitStruct);
 8004150:	1d3b      	adds	r3, r7, #4
 8004152:	4619      	mov	r1, r3
 8004154:	4817      	ldr	r0, [pc, #92]	@ (80041b4 <MX_USART1_UART_Init+0xb4>)
 8004156:	f003 f905 	bl	8007364 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800415a:	f7fe fe1f 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 800415e:	4603      	mov	r3, r0
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	4618      	mov	r0, r3
 8004166:	f7fe fe6f 	bl	8002e48 <NVIC_EncodePriority>
 800416a:	4603      	mov	r3, r0
 800416c:	4619      	mov	r1, r3
 800416e:	2025      	movs	r0, #37	@ 0x25
 8004170:	f7fe fe40 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8004174:	2025      	movs	r0, #37	@ 0x25
 8004176:	f7fe fe1f 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800417a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800417e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004180:	2300      	movs	r3, #0
 8004182:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004184:	2300      	movs	r3, #0
 8004186:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004188:	2300      	movs	r3, #0
 800418a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800418c:	230c      	movs	r3, #12
 800418e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004190:	2300      	movs	r3, #0
 8004192:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8004194:	f107 031c 	add.w	r3, r7, #28
 8004198:	4619      	mov	r1, r3
 800419a:	4807      	ldr	r0, [pc, #28]	@ (80041b8 <MX_USART1_UART_Init+0xb8>)
 800419c:	f004 f8ac 	bl	80082f8 <LL_USART_Init>
  LL_USART_Enable(USART1);
 80041a0:	4805      	ldr	r0, [pc, #20]	@ (80041b8 <MX_USART1_UART_Init+0xb8>)
 80041a2:	f7ff f83b 	bl	800321c <LL_USART_Enable>
  LL_USART_ConfigHalfDuplexMode(USART1);
 80041a6:	4804      	ldr	r0, [pc, #16]	@ (80041b8 <MX_USART1_UART_Init+0xb8>)
 80041a8:	f7ff f85e 	bl	8003268 <LL_USART_ConfigHalfDuplexMode>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80041ac:	bf00      	nop
 80041ae:	3738      	adds	r7, #56	@ 0x38
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40020000 	.word	0x40020000
 80041b8:	40011000 	.word	0x40011000

080041bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08e      	sub	sp, #56	@ 0x38
 80041c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80041c2:	f107 031c 	add.w	r3, r7, #28
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	605a      	str	r2, [r3, #4]
 80041cc:	609a      	str	r2, [r3, #8]
 80041ce:	60da      	str	r2, [r3, #12]
 80041d0:	611a      	str	r2, [r3, #16]
 80041d2:	615a      	str	r2, [r3, #20]
 80041d4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d6:	1d3b      	adds	r3, r7, #4
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	609a      	str	r2, [r3, #8]
 80041e0:	60da      	str	r2, [r3, #12]
 80041e2:	611a      	str	r2, [r3, #16]
 80041e4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80041e6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80041ea:	f7ff f979 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80041ee:	2008      	movs	r0, #8
 80041f0:	f7ff f95e 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  PD3   ------> USART2_CTS
  PD4   ------> USART2_RTS
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|Telm1_TX_Pin|Telm1_RX_Pin;
 80041f4:	2378      	movs	r3, #120	@ 0x78
 80041f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80041f8:	2302      	movs	r3, #2
 80041fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80041fc:	2303      	movs	r3, #3
 80041fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004200:	2300      	movs	r3, #0
 8004202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004204:	2300      	movs	r3, #0
 8004206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8004208:	2307      	movs	r3, #7
 800420a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800420c:	1d3b      	adds	r3, r7, #4
 800420e:	4619      	mov	r1, r3
 8004210:	4818      	ldr	r0, [pc, #96]	@ (8004274 <MX_USART2_UART_Init+0xb8>)
 8004212:	f003 f8a7 	bl	8007364 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004216:	f7fe fdc1 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 800421a:	4603      	mov	r3, r0
 800421c:	2200      	movs	r2, #0
 800421e:	2100      	movs	r1, #0
 8004220:	4618      	mov	r0, r3
 8004222:	f7fe fe11 	bl	8002e48 <NVIC_EncodePriority>
 8004226:	4603      	mov	r3, r0
 8004228:	4619      	mov	r1, r3
 800422a:	2026      	movs	r0, #38	@ 0x26
 800422c:	f7fe fde2 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8004230:	2026      	movs	r0, #38	@ 0x26
 8004232:	f7fe fdc1 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 8004236:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 800423a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800423c:	2300      	movs	r3, #0
 800423e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004240:	2300      	movs	r3, #0
 8004242:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004244:	2300      	movs	r3, #0
 8004246:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004248:	230c      	movs	r3, #12
 800424a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800424c:	2300      	movs	r3, #0
 800424e:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004250:	2300      	movs	r3, #0
 8004252:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8004254:	f107 031c 	add.w	r3, r7, #28
 8004258:	4619      	mov	r1, r3
 800425a:	4807      	ldr	r0, [pc, #28]	@ (8004278 <MX_USART2_UART_Init+0xbc>)
 800425c:	f004 f84c 	bl	80082f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8004260:	4805      	ldr	r0, [pc, #20]	@ (8004278 <MX_USART2_UART_Init+0xbc>)
 8004262:	f7fe ffeb 	bl	800323c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8004266:	4804      	ldr	r0, [pc, #16]	@ (8004278 <MX_USART2_UART_Init+0xbc>)
 8004268:	f7fe ffd8 	bl	800321c <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800426c:	bf00      	nop
 800426e:	3738      	adds	r7, #56	@ 0x38
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	40020c00 	.word	0x40020c00
 8004278:	40004400 	.word	0x40004400

0800427c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b08e      	sub	sp, #56	@ 0x38
 8004280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004282:	f107 031c 	add.w	r3, r7, #28
 8004286:	2200      	movs	r2, #0
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	609a      	str	r2, [r3, #8]
 800428e:	60da      	str	r2, [r3, #12]
 8004290:	611a      	str	r2, [r3, #16]
 8004292:	615a      	str	r2, [r3, #20]
 8004294:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	605a      	str	r2, [r3, #4]
 800429e:	609a      	str	r2, [r3, #8]
 80042a0:	60da      	str	r2, [r3, #12]
 80042a2:	611a      	str	r2, [r3, #16]
 80042a4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 80042a6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80042aa:	f7ff f919 	bl	80034e0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80042ae:	2008      	movs	r0, #8
 80042b0:	f7ff f8fe 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  PD11   ------> USART3_CTS
  PD12   ------> USART3_RTS
  */
  GPIO_InitStruct.Pin = Telm2_TX_Pin|Telm2_RX_Pin|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80042b4:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
 80042b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80042ba:	2302      	movs	r3, #2
 80042bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80042be:	2303      	movs	r3, #3
 80042c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80042c2:	2300      	movs	r3, #0
 80042c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80042c6:	2300      	movs	r3, #0
 80042c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80042ca:	2307      	movs	r3, #7
 80042cc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042ce:	1d3b      	adds	r3, r7, #4
 80042d0:	4619      	mov	r1, r3
 80042d2:	4811      	ldr	r0, [pc, #68]	@ (8004318 <MX_USART3_UART_Init+0x9c>)
 80042d4:	f003 f846 	bl	8007364 <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80042d8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80042dc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80042de:	2300      	movs	r3, #0
 80042e0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80042e2:	2300      	movs	r3, #0
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80042e6:	2300      	movs	r3, #0
 80042e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80042ea:	230c      	movs	r3, #12
 80042ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80042ee:	2300      	movs	r3, #0
 80042f0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80042f2:	2300      	movs	r3, #0
 80042f4:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 80042f6:	f107 031c 	add.w	r3, r7, #28
 80042fa:	4619      	mov	r1, r3
 80042fc:	4807      	ldr	r0, [pc, #28]	@ (800431c <MX_USART3_UART_Init+0xa0>)
 80042fe:	f003 fffb 	bl	80082f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8004302:	4806      	ldr	r0, [pc, #24]	@ (800431c <MX_USART3_UART_Init+0xa0>)
 8004304:	f7fe ff9a 	bl	800323c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8004308:	4804      	ldr	r0, [pc, #16]	@ (800431c <MX_USART3_UART_Init+0xa0>)
 800430a:	f7fe ff87 	bl	800321c <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800430e:	bf00      	nop
 8004310:	3738      	adds	r7, #56	@ 0x38
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40020c00 	.word	0x40020c00
 800431c:	40004800 	.word	0x40004800

08004320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b088      	sub	sp, #32
 8004324:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8004326:	f107 0318 	add.w	r3, r7, #24
 800432a:	2200      	movs	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004330:	463b      	mov	r3, r7
 8004332:	2200      	movs	r2, #0
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	605a      	str	r2, [r3, #4]
 8004338:	609a      	str	r2, [r3, #8]
 800433a:	60da      	str	r2, [r3, #12]
 800433c:	611a      	str	r2, [r3, #16]
 800433e:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8004340:	2010      	movs	r0, #16
 8004342:	f7ff f8b5 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8004346:	2080      	movs	r0, #128	@ 0x80
 8004348:	f7ff f8b2 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800434c:	2004      	movs	r0, #4
 800434e:	f7ff f8af 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004352:	2001      	movs	r0, #1
 8004354:	f7ff f8ac 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8004358:	2002      	movs	r0, #2
 800435a:	f7ff f8a9 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800435e:	2008      	movs	r0, #8
 8004360:	f7ff f8a6 	bl	80034b0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin);
 8004364:	2127      	movs	r1, #39	@ 0x27
 8004366:	4830      	ldr	r0, [pc, #192]	@ (8004428 <MX_GPIO_Init+0x108>)
 8004368:	f7ff f86e 	bl	8003448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPS1_SW_LED_GPIO_Port, GPS1_SW_LED_Pin);
 800436c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004370:	482e      	ldr	r0, [pc, #184]	@ (800442c <MX_GPIO_Init+0x10c>)
 8004372:	f7ff f869 	bl	8003448 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin;
 8004376:	2327      	movs	r3, #39	@ 0x27
 8004378:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800437a:	2301      	movs	r3, #1
 800437c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800437e:	2300      	movs	r3, #0
 8004380:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004382:	2300      	movs	r3, #0
 8004384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004386:	2300      	movs	r3, #0
 8004388:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800438a:	463b      	mov	r3, r7
 800438c:	4619      	mov	r1, r3
 800438e:	4826      	ldr	r0, [pc, #152]	@ (8004428 <MX_GPIO_Init+0x108>)
 8004390:	f002 ffe8 	bl	8007364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GPS1_SW_LED_Pin;
 8004394:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004398:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800439a:	2301      	movs	r3, #1
 800439c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800439e:	2300      	movs	r3, #0
 80043a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPS1_SW_LED_GPIO_Port, &GPIO_InitStruct);
 80043aa:	463b      	mov	r3, r7
 80043ac:	4619      	mov	r1, r3
 80043ae:	481f      	ldr	r0, [pc, #124]	@ (800442c <MX_GPIO_Init+0x10c>)
 80043b0:	f002 ffd8 	bl	8007364 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE14);
 80043b4:	491e      	ldr	r1, [pc, #120]	@ (8004430 <MX_GPIO_Init+0x110>)
 80043b6:	2004      	movs	r0, #4
 80043b8:	f7fe ff96 	bl	80032e8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80043bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043c0:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80043c2:	2301      	movs	r3, #1
 80043c4:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80043c6:	2300      	movs	r3, #0
 80043c8:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80043ca:	2302      	movs	r3, #2
 80043cc:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80043ce:	f107 0318 	add.w	r3, r7, #24
 80043d2:	4618      	mov	r0, r3
 80043d4:	f002 fdfc 	bl	8006fd0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(PPM_IN_GPIO_Port, PPM_IN_Pin, LL_GPIO_PULL_NO);
 80043d8:	2200      	movs	r2, #0
 80043da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80043de:	4812      	ldr	r0, [pc, #72]	@ (8004428 <MX_GPIO_Init+0x108>)
 80043e0:	f7fe fff5 	bl	80033ce <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(PPM_IN_GPIO_Port, PPM_IN_Pin, LL_GPIO_MODE_INPUT);
 80043e4:	2200      	movs	r2, #0
 80043e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80043ea:	480f      	ldr	r0, [pc, #60]	@ (8004428 <MX_GPIO_Init+0x108>)
 80043ec:	f7fe ffb2 	bl	8003354 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80043f0:	f7fe fcd4 	bl	8002d9c <__NVIC_GetPriorityGrouping>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2200      	movs	r2, #0
 80043f8:	2100      	movs	r1, #0
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fe fd24 	bl	8002e48 <NVIC_EncodePriority>
 8004400:	4603      	mov	r3, r0
 8004402:	4619      	mov	r1, r3
 8004404:	2028      	movs	r0, #40	@ 0x28
 8004406:	f7fe fcf5 	bl	8002df4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800440a:	2028      	movs	r0, #40	@ 0x28
 800440c:	f7fe fcd4 	bl	8002db8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_14);
 8004410:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004414:	f7ff f828 	bl	8003468 <LL_EXTI_EnableIT_0_31>
  LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_14);
 8004418:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800441c:	f7ff f836 	bl	800348c <LL_EXTI_EnableFallingTrig_0_31>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8004420:	bf00      	nop
 8004422:	3720      	adds	r7, #32
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40021000 	.word	0x40021000
 800442c:	40020c00 	.word	0x40020c00
 8004430:	0f000003 	.word	0x0f000003

08004434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004438:	b672      	cpsid	i
}
 800443a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <Error_Handler+0x8>

08004440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004446:	2300      	movs	r3, #0
 8004448:	607b      	str	r3, [r7, #4]
 800444a:	4b10      	ldr	r3, [pc, #64]	@ (800448c <HAL_MspInit+0x4c>)
 800444c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800444e:	4a0f      	ldr	r2, [pc, #60]	@ (800448c <HAL_MspInit+0x4c>)
 8004450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004454:	6453      	str	r3, [r2, #68]	@ 0x44
 8004456:	4b0d      	ldr	r3, [pc, #52]	@ (800448c <HAL_MspInit+0x4c>)
 8004458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800445e:	607b      	str	r3, [r7, #4]
 8004460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004462:	2300      	movs	r3, #0
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	4b09      	ldr	r3, [pc, #36]	@ (800448c <HAL_MspInit+0x4c>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	4a08      	ldr	r2, [pc, #32]	@ (800448c <HAL_MspInit+0x4c>)
 800446c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004470:	6413      	str	r3, [r2, #64]	@ 0x40
 8004472:	4b06      	ldr	r3, [pc, #24]	@ (800448c <HAL_MspInit+0x4c>)
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800447e:	bf00      	nop
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40023800 	.word	0x40023800

08004490 <LL_TIM_ClearFlag_UPDATE>:
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f06f 0201 	mvn.w	r2, #1
 800449e:	611a      	str	r2, [r3, #16]
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <LL_TIM_IsActiveFlag_UPDATE>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d101      	bne.n	80044c4 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80044c0:	2301      	movs	r3, #1
 80044c2:	e000      	b.n	80044c6 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <LL_USART_IsActiveFlag_RXNE>:
{
 80044d2:	b480      	push	{r7}
 80044d4:	b083      	sub	sp, #12
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0320 	and.w	r3, r3, #32
 80044e2:	2b20      	cmp	r3, #32
 80044e4:	bf0c      	ite	eq
 80044e6:	2301      	moveq	r3, #1
 80044e8:	2300      	movne	r3, #0
 80044ea:	b2db      	uxtb	r3, r3
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_USART_ClearFlag_RXNE>:
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f06f 0220 	mvn.w	r2, #32
 8004506:	601a      	str	r2, [r3, #0]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_USART_ReceiveData8>:
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	b2db      	uxtb	r3, r3
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8004538:	4b07      	ldr	r3, [pc, #28]	@ (8004558 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800453a:	695a      	ldr	r2, [r3, #20]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4013      	ands	r3, r2
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	429a      	cmp	r2, r3
 8004544:	bf0c      	ite	eq
 8004546:	2301      	moveq	r3, #1
 8004548:	2300      	movne	r3, #0
 800454a:	b2db      	uxtb	r3, r3
}
 800454c:	4618      	mov	r0, r3
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	40013c00 	.word	0x40013c00

0800455c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8004564:	4a04      	ldr	r2, [pc, #16]	@ (8004578 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6153      	str	r3, [r2, #20]
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40013c00 	.word	0x40013c00

0800457c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004580:	bf00      	nop
 8004582:	e7fd      	b.n	8004580 <NMI_Handler+0x4>

08004584 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004588:	bf00      	nop
 800458a:	e7fd      	b.n	8004588 <HardFault_Handler+0x4>

0800458c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004590:	bf00      	nop
 8004592:	e7fd      	b.n	8004590 <MemManage_Handler+0x4>

08004594 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004598:	bf00      	nop
 800459a:	e7fd      	b.n	8004598 <BusFault_Handler+0x4>

0800459c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045a0:	bf00      	nop
 80045a2:	e7fd      	b.n	80045a0 <UsageFault_Handler+0x4>

080045a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045a8:	bf00      	nop
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045b2:	b480      	push	{r7}
 80045b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045b6:	bf00      	nop
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045c4:	bf00      	nop
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045d2:	f000 f9d7 	bl	8004984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}

080045da <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80045da:	b480      	push	{r7}
 80045dc:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_CC_IRQn 0 */
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80045de:	bf00      	nop
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART1))
 80045ee:	480e      	ldr	r0, [pc, #56]	@ (8004628 <USART1_IRQHandler+0x40>)
 80045f0:	f7ff ff6f 	bl	80044d2 <LL_USART_IsActiveFlag_RXNE>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d011      	beq.n	800461e <USART1_IRQHandler+0x36>
	{
		LL_USART_ClearFlag_RXNE(USART1);
 80045fa:	480b      	ldr	r0, [pc, #44]	@ (8004628 <USART1_IRQHandler+0x40>)
 80045fc:	f7ff ff7c 	bl	80044f8 <LL_USART_ClearFlag_RXNE>
		uint8_t uart1_rx_data = LL_USART_ReceiveData8(USART1);
 8004600:	4809      	ldr	r0, [pc, #36]	@ (8004628 <USART1_IRQHandler+0x40>)
 8004602:	f7ff ff87 	bl	8004514 <LL_USART_ReceiveData8>
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]

		RC_rxFlag.half_using = 1;
 800460a:	4a08      	ldr	r2, [pc, #32]	@ (800462c <USART1_IRQHandler+0x44>)
 800460c:	7813      	ldrb	r3, [r2, #0]
 800460e:	f043 0302 	orr.w	r3, r3, #2
 8004612:	7013      	strb	r3, [r2, #0]

		// IRQ2 
		RC_receiveIRQ2(uart1_rx_data);
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	b29b      	uxth	r3, r3
 8004618:	4618      	mov	r0, r3
 800461a:	f7fe f827 	bl	800266c <RC_receiveIRQ2>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40011000 	.word	0x40011000
 800462c:	2000044c 	.word	0x2000044c

08004630 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART2))
 8004634:	480a      	ldr	r0, [pc, #40]	@ (8004660 <USART2_IRQHandler+0x30>)
 8004636:	f7ff ff4c 	bl	80044d2 <LL_USART_IsActiveFlag_RXNE>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00c      	beq.n	800465a <USART2_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART2);
 8004640:	4807      	ldr	r0, [pc, #28]	@ (8004660 <USART2_IRQHandler+0x30>)
 8004642:	f7ff ff59 	bl	80044f8 <LL_USART_ClearFlag_RXNE>

		uart2_rx_data = LL_USART_ReceiveData8(USART2);
 8004646:	4806      	ldr	r0, [pc, #24]	@ (8004660 <USART2_IRQHandler+0x30>)
 8004648:	f7ff ff64 	bl	8004514 <LL_USART_ReceiveData8>
 800464c:	4603      	mov	r3, r0
 800464e:	461a      	mov	r2, r3
 8004650:	4b04      	ldr	r3, [pc, #16]	@ (8004664 <USART2_IRQHandler+0x34>)
 8004652:	701a      	strb	r2, [r3, #0]
		uart2_rx_flag = 1;
 8004654:	4b04      	ldr	r3, [pc, #16]	@ (8004668 <USART2_IRQHandler+0x38>)
 8004656:	2201      	movs	r2, #1
 8004658:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40004400 	.word	0x40004400
 8004664:	200004ef 	.word	0x200004ef
 8004668:	200004ee 	.word	0x200004ee

0800466c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8004670:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004674:	f7ff ff5c 	bl	8004530 <LL_EXTI_IsActiveFlag_0_31>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d006      	beq.n	800468c <EXTI15_10_IRQHandler+0x20>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800467e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004682:	f7ff ff6b 	bl	800455c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
		// IRQ2 
	RC_receiveIRQ2(0);
 8004686:	2000      	movs	r0, #0
 8004688:	f7fd fff0 	bl	800266c <RC_receiveIRQ2>
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800468c:	bf00      	nop
 800468e:	bd80      	pop	{r7, pc}

08004690 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM13))
 8004694:	4807      	ldr	r0, [pc, #28]	@ (80046b4 <TIM8_UP_TIM13_IRQHandler+0x24>)
 8004696:	f7ff ff09 	bl	80044ac <LL_TIM_IsActiveFlag_UPDATE>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <TIM8_UP_TIM13_IRQHandler+0x20>
	{
		LL_TIM_ClearFlag_UPDATE(TIM13);
 80046a0:	4804      	ldr	r0, [pc, #16]	@ (80046b4 <TIM8_UP_TIM13_IRQHandler+0x24>)
 80046a2:	f7ff fef5 	bl	8004490 <LL_TIM_ClearFlag_UPDATE>
		system_time.time_boot_ms++;
 80046a6:	4b04      	ldr	r3, [pc, #16]	@ (80046b8 <TIM8_UP_TIM13_IRQHandler+0x28>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	4a02      	ldr	r2, [pc, #8]	@ (80046b8 <TIM8_UP_TIM13_IRQHandler+0x28>)
 80046ae:	6093      	str	r3, [r2, #8]

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80046b0:	bf00      	nop
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40001c00 	.word	0x40001c00
 80046b8:	20000458 	.word	0x20000458

080046bc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80046bc:	b5b0      	push	{r4, r5, r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM14))
 80046c0:	4809      	ldr	r0, [pc, #36]	@ (80046e8 <TIM8_TRG_COM_TIM14_IRQHandler+0x2c>)
 80046c2:	f7ff fef3 	bl	80044ac <LL_TIM_IsActiveFlag_UPDATE>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00b      	beq.n	80046e4 <TIM8_TRG_COM_TIM14_IRQHandler+0x28>
	{
		LL_TIM_ClearFlag_UPDATE(TIM14);
 80046cc:	4806      	ldr	r0, [pc, #24]	@ (80046e8 <TIM8_TRG_COM_TIM14_IRQHandler+0x2c>)
 80046ce:	f7ff fedf 	bl	8004490 <LL_TIM_ClearFlag_UPDATE>
		system_time.time_unix_usec++;
 80046d2:	4906      	ldr	r1, [pc, #24]	@ (80046ec <TIM8_TRG_COM_TIM14_IRQHandler+0x30>)
 80046d4:	680a      	ldr	r2, [r1, #0]
 80046d6:	684b      	ldr	r3, [r1, #4]
 80046d8:	1c54      	adds	r4, r2, #1
 80046da:	f143 0500 	adc.w	r5, r3, #0
 80046de:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <TIM8_TRG_COM_TIM14_IRQHandler+0x30>)
 80046e0:	601c      	str	r4, [r3, #0]
 80046e2:	605d      	str	r5, [r3, #4]

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80046e4:	bf00      	nop
 80046e6:	bdb0      	pop	{r4, r5, r7, pc}
 80046e8:	40002000 	.word	0x40002000
 80046ec:	20000458 	.word	0x20000458

080046f0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80046f4:	bf00      	nop
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
	...

08004700 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004704:	4802      	ldr	r0, [pc, #8]	@ (8004710 <OTG_FS_IRQHandler+0x10>)
 8004706:	f000 fd73 	bl	80051f0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800470a:	bf00      	nop
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	200019d8 	.word	0x200019d8

08004714 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  return 1;
 8004718:	2301      	movs	r3, #1
}
 800471a:	4618      	mov	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <_kill>:

int _kill(int pid, int sig)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800472e:	f008 fd51 	bl	800d1d4 <__errno>
 8004732:	4603      	mov	r3, r0
 8004734:	2216      	movs	r2, #22
 8004736:	601a      	str	r2, [r3, #0]
  return -1;
 8004738:	f04f 33ff 	mov.w	r3, #4294967295
}
 800473c:	4618      	mov	r0, r3
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <_exit>:

void _exit (int status)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800474c:	f04f 31ff 	mov.w	r1, #4294967295
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff ffe7 	bl	8004724 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004756:	bf00      	nop
 8004758:	e7fd      	b.n	8004756 <_exit+0x12>

0800475a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b086      	sub	sp, #24
 800475e:	af00      	add	r7, sp, #0
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e00a      	b.n	8004782 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800476c:	f3af 8000 	nop.w
 8004770:	4601      	mov	r1, r0
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	60ba      	str	r2, [r7, #8]
 8004778:	b2ca      	uxtb	r2, r1
 800477a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	3301      	adds	r3, #1
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	429a      	cmp	r2, r3
 8004788:	dbf0      	blt.n	800476c <_read+0x12>
  }

  return len;
 800478a:	687b      	ldr	r3, [r7, #4]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800479c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047bc:	605a      	str	r2, [r3, #4]
  return 0;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <_isatty>:

int _isatty(int file)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047d4:	2301      	movs	r3, #1
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b085      	sub	sp, #20
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	60f8      	str	r0, [r7, #12]
 80047ea:	60b9      	str	r1, [r7, #8]
 80047ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004804:	4a14      	ldr	r2, [pc, #80]	@ (8004858 <_sbrk+0x5c>)
 8004806:	4b15      	ldr	r3, [pc, #84]	@ (800485c <_sbrk+0x60>)
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004810:	4b13      	ldr	r3, [pc, #76]	@ (8004860 <_sbrk+0x64>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d102      	bne.n	800481e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004818:	4b11      	ldr	r3, [pc, #68]	@ (8004860 <_sbrk+0x64>)
 800481a:	4a12      	ldr	r2, [pc, #72]	@ (8004864 <_sbrk+0x68>)
 800481c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800481e:	4b10      	ldr	r3, [pc, #64]	@ (8004860 <_sbrk+0x64>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4413      	add	r3, r2
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	429a      	cmp	r2, r3
 800482a:	d207      	bcs.n	800483c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800482c:	f008 fcd2 	bl	800d1d4 <__errno>
 8004830:	4603      	mov	r3, r0
 8004832:	220c      	movs	r2, #12
 8004834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004836:	f04f 33ff 	mov.w	r3, #4294967295
 800483a:	e009      	b.n	8004850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800483c:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <_sbrk+0x64>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004842:	4b07      	ldr	r3, [pc, #28]	@ (8004860 <_sbrk+0x64>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4413      	add	r3, r2
 800484a:	4a05      	ldr	r2, [pc, #20]	@ (8004860 <_sbrk+0x64>)
 800484c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800484e:	68fb      	ldr	r3, [r7, #12]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20020000 	.word	0x20020000
 800485c:	00000400 	.word	0x00000400
 8004860:	200004f0 	.word	0x200004f0
 8004864:	20002228 	.word	0x20002228

08004868 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800486c:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <SystemInit+0x20>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	4a05      	ldr	r2, [pc, #20]	@ (8004888 <SystemInit+0x20>)
 8004874:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004878:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	e000ed00 	.word	0xe000ed00

0800488c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800488c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80048c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004890:	f7ff ffea 	bl	8004868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004894:	480c      	ldr	r0, [pc, #48]	@ (80048c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004896:	490d      	ldr	r1, [pc, #52]	@ (80048cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004898:	4a0d      	ldr	r2, [pc, #52]	@ (80048d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800489a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800489c:	e002      	b.n	80048a4 <LoopCopyDataInit>

0800489e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800489e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048a2:	3304      	adds	r3, #4

080048a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048a8:	d3f9      	bcc.n	800489e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048aa:	4a0a      	ldr	r2, [pc, #40]	@ (80048d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048ac:	4c0a      	ldr	r4, [pc, #40]	@ (80048d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80048ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048b0:	e001      	b.n	80048b6 <LoopFillZerobss>

080048b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048b4:	3204      	adds	r2, #4

080048b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048b8:	d3fb      	bcc.n	80048b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048ba:	f008 fc91 	bl	800d1e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048be:	f7fe fe55 	bl	800356c <main>
  bx  lr    
 80048c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048cc:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 80048d0:	0800f1ec 	.word	0x0800f1ec
  ldr r2, =_sbss
 80048d4:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 80048d8:	20002228 	.word	0x20002228

080048dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048dc:	e7fe      	b.n	80048dc <ADC_IRQHandler>
	...

080048e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004920 <HAL_Init+0x40>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <HAL_Init+0x40>)
 80048ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004920 <HAL_Init+0x40>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004920 <HAL_Init+0x40>)
 80048f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048fc:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <HAL_Init+0x40>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a07      	ldr	r2, [pc, #28]	@ (8004920 <HAL_Init+0x40>)
 8004902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004906:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004908:	2003      	movs	r0, #3
 800490a:	f000 f94f 	bl	8004bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800490e:	200f      	movs	r0, #15
 8004910:	f000 f808 	bl	8004924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004914:	f7ff fd94 	bl	8004440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40023c00 	.word	0x40023c00

08004924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800492c:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_InitTick+0x54>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <HAL_InitTick+0x58>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	4619      	mov	r1, r3
 8004936:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800493a:	fbb3 f3f1 	udiv	r3, r3, r1
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f967 	bl	8004c16 <HAL_SYSTICK_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e00e      	b.n	8004970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b0f      	cmp	r3, #15
 8004956:	d80a      	bhi.n	800496e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004958:	2200      	movs	r2, #0
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	f000 f92f 	bl	8004bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004964:	4a06      	ldr	r2, [pc, #24]	@ (8004980 <HAL_InitTick+0x5c>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	e000      	b.n	8004970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000000 	.word	0x20000000
 800497c:	20000008 	.word	0x20000008
 8004980:	20000004 	.word	0x20000004

08004984 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004988:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <HAL_IncTick+0x20>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <HAL_IncTick+0x24>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4413      	add	r3, r2
 8004994:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <HAL_IncTick+0x24>)
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000008 	.word	0x20000008
 80049a8:	200004f4 	.word	0x200004f4

080049ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  return uwTick;
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_GetTick+0x14>)
 80049b2:	681b      	ldr	r3, [r3, #0]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	200004f4 	.word	0x200004f4

080049c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049cc:	f7ff ffee 	bl	80049ac <HAL_GetTick>
 80049d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049dc:	d005      	beq.n	80049ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_Delay+0x44>)
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4413      	add	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049ea:	bf00      	nop
 80049ec:	f7ff ffde 	bl	80049ac <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d8f7      	bhi.n	80049ec <HAL_Delay+0x28>
  {
  }
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000008 	.word	0x20000008

08004a0c <__NVIC_SetPriorityGrouping>:
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a50 <__NVIC_SetPriorityGrouping+0x44>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a3e:	4a04      	ldr	r2, [pc, #16]	@ (8004a50 <__NVIC_SetPriorityGrouping+0x44>)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	60d3      	str	r3, [r2, #12]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <__NVIC_GetPriorityGrouping>:
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a58:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <__NVIC_GetPriorityGrouping+0x18>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	0a1b      	lsrs	r3, r3, #8
 8004a5e:	f003 0307 	and.w	r3, r3, #7
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	e000ed00 	.word	0xe000ed00

08004a70 <__NVIC_EnableIRQ>:
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	db0b      	blt.n	8004a9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	4907      	ldr	r1, [pc, #28]	@ (8004aa8 <__NVIC_EnableIRQ+0x38>)
 8004a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2001      	movs	r0, #1
 8004a92:	fa00 f202 	lsl.w	r2, r0, r2
 8004a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	e000e100 	.word	0xe000e100

08004aac <__NVIC_SetPriority>:
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db0a      	blt.n	8004ad6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	490c      	ldr	r1, [pc, #48]	@ (8004af8 <__NVIC_SetPriority+0x4c>)
 8004ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ad4:	e00a      	b.n	8004aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4908      	ldr	r1, [pc, #32]	@ (8004afc <__NVIC_SetPriority+0x50>)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	3b04      	subs	r3, #4
 8004ae4:	0112      	lsls	r2, r2, #4
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	440b      	add	r3, r1
 8004aea:	761a      	strb	r2, [r3, #24]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	e000e100 	.word	0xe000e100
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <NVIC_EncodePriority>:
{
 8004b00:	b480      	push	{r7}
 8004b02:	b089      	sub	sp, #36	@ 0x24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f1c3 0307 	rsb	r3, r3, #7
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf28      	it	cs
 8004b1e:	2304      	movcs	r3, #4
 8004b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d902      	bls.n	8004b30 <NVIC_EncodePriority+0x30>
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3b03      	subs	r3, #3
 8004b2e:	e000      	b.n	8004b32 <NVIC_EncodePriority+0x32>
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b34:	f04f 32ff 	mov.w	r2, #4294967295
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	401a      	ands	r2, r3
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b48:	f04f 31ff 	mov.w	r1, #4294967295
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b52:	43d9      	mvns	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b58:	4313      	orrs	r3, r2
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	@ 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
	...

08004b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b78:	d301      	bcc.n	8004b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e00f      	b.n	8004b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b86:	210f      	movs	r1, #15
 8004b88:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8c:	f7ff ff8e 	bl	8004aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b90:	4b05      	ldr	r3, [pc, #20]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b96:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b98:	2207      	movs	r2, #7
 8004b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	e000e010 	.word	0xe000e010

08004bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff ff29 	bl	8004a0c <__NVIC_SetPriorityGrouping>
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b086      	sub	sp, #24
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	4603      	mov	r3, r0
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	607a      	str	r2, [r7, #4]
 8004bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd4:	f7ff ff3e 	bl	8004a54 <__NVIC_GetPriorityGrouping>
 8004bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	6978      	ldr	r0, [r7, #20]
 8004be0:	f7ff ff8e 	bl	8004b00 <NVIC_EncodePriority>
 8004be4:	4602      	mov	r2, r0
 8004be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bea:	4611      	mov	r1, r2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ff5d 	bl	8004aac <__NVIC_SetPriority>
}
 8004bf2:	bf00      	nop
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff ff31 	bl	8004a70 <__NVIC_EnableIRQ>
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff ffa2 	bl	8004b68 <SysTick_Config>
 8004c24:	4603      	mov	r3, r0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b089      	sub	sp, #36	@ 0x24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c46:	2300      	movs	r3, #0
 8004c48:	61fb      	str	r3, [r7, #28]
 8004c4a:	e16b      	b.n	8004f24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	fa02 f303 	lsl.w	r3, r2, r3
 8004c54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	f040 815a 	bne.w	8004f1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f003 0303 	and.w	r3, r3, #3
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d005      	beq.n	8004c82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d130      	bne.n	8004ce4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	2203      	movs	r2, #3
 8004c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c92:	43db      	mvns	r3, r3
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	4013      	ands	r3, r2
 8004c98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69ba      	ldr	r2, [r7, #24]
 8004cb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cb8:	2201      	movs	r2, #1
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	091b      	lsrs	r3, r3, #4
 8004cce:	f003 0201 	and.w	r2, r3, #1
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	2b03      	cmp	r3, #3
 8004cee:	d017      	beq.n	8004d20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	2203      	movs	r2, #3
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	43db      	mvns	r3, r3
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	4013      	ands	r3, r2
 8004d06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d123      	bne.n	8004d74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	08da      	lsrs	r2, r3, #3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3208      	adds	r2, #8
 8004d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	220f      	movs	r2, #15
 8004d44:	fa02 f303 	lsl.w	r3, r2, r3
 8004d48:	43db      	mvns	r3, r3
 8004d4a:	69ba      	ldr	r2, [r7, #24]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	08da      	lsrs	r2, r3, #3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	3208      	adds	r2, #8
 8004d6e:	69b9      	ldr	r1, [r7, #24]
 8004d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	2203      	movs	r2, #3
 8004d80:	fa02 f303 	lsl.w	r3, r2, r3
 8004d84:	43db      	mvns	r3, r3
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f003 0203 	and.w	r2, r3, #3
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f000 80b4 	beq.w	8004f1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db6:	2300      	movs	r3, #0
 8004db8:	60fb      	str	r3, [r7, #12]
 8004dba:	4b60      	ldr	r3, [pc, #384]	@ (8004f3c <HAL_GPIO_Init+0x30c>)
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dbe:	4a5f      	ldr	r2, [pc, #380]	@ (8004f3c <HAL_GPIO_Init+0x30c>)
 8004dc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dc6:	4b5d      	ldr	r3, [pc, #372]	@ (8004f3c <HAL_GPIO_Init+0x30c>)
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dd2:	4a5b      	ldr	r2, [pc, #364]	@ (8004f40 <HAL_GPIO_Init+0x310>)
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	089b      	lsrs	r3, r3, #2
 8004dd8:	3302      	adds	r3, #2
 8004dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	f003 0303 	and.w	r3, r3, #3
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	220f      	movs	r2, #15
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43db      	mvns	r3, r3
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	4013      	ands	r3, r2
 8004df4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a52      	ldr	r2, [pc, #328]	@ (8004f44 <HAL_GPIO_Init+0x314>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d02b      	beq.n	8004e56 <HAL_GPIO_Init+0x226>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a51      	ldr	r2, [pc, #324]	@ (8004f48 <HAL_GPIO_Init+0x318>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d025      	beq.n	8004e52 <HAL_GPIO_Init+0x222>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a50      	ldr	r2, [pc, #320]	@ (8004f4c <HAL_GPIO_Init+0x31c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01f      	beq.n	8004e4e <HAL_GPIO_Init+0x21e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a4f      	ldr	r2, [pc, #316]	@ (8004f50 <HAL_GPIO_Init+0x320>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d019      	beq.n	8004e4a <HAL_GPIO_Init+0x21a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a4e      	ldr	r2, [pc, #312]	@ (8004f54 <HAL_GPIO_Init+0x324>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <HAL_GPIO_Init+0x216>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a4d      	ldr	r2, [pc, #308]	@ (8004f58 <HAL_GPIO_Init+0x328>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00d      	beq.n	8004e42 <HAL_GPIO_Init+0x212>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a4c      	ldr	r2, [pc, #304]	@ (8004f5c <HAL_GPIO_Init+0x32c>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d007      	beq.n	8004e3e <HAL_GPIO_Init+0x20e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a4b      	ldr	r2, [pc, #300]	@ (8004f60 <HAL_GPIO_Init+0x330>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d101      	bne.n	8004e3a <HAL_GPIO_Init+0x20a>
 8004e36:	2307      	movs	r3, #7
 8004e38:	e00e      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e3a:	2308      	movs	r3, #8
 8004e3c:	e00c      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e3e:	2306      	movs	r3, #6
 8004e40:	e00a      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e42:	2305      	movs	r3, #5
 8004e44:	e008      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e46:	2304      	movs	r3, #4
 8004e48:	e006      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e004      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	e002      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e52:	2301      	movs	r3, #1
 8004e54:	e000      	b.n	8004e58 <HAL_GPIO_Init+0x228>
 8004e56:	2300      	movs	r3, #0
 8004e58:	69fa      	ldr	r2, [r7, #28]
 8004e5a:	f002 0203 	and.w	r2, r2, #3
 8004e5e:	0092      	lsls	r2, r2, #2
 8004e60:	4093      	lsls	r3, r2
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e68:	4935      	ldr	r1, [pc, #212]	@ (8004f40 <HAL_GPIO_Init+0x310>)
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	089b      	lsrs	r3, r3, #2
 8004e6e:	3302      	adds	r3, #2
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e76:	4b3b      	ldr	r3, [pc, #236]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	43db      	mvns	r3, r3
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	4013      	ands	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e9a:	4a32      	ldr	r2, [pc, #200]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ea0:	4b30      	ldr	r3, [pc, #192]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ec4:	4a27      	ldr	r2, [pc, #156]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004eca:	4b26      	ldr	r3, [pc, #152]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	43db      	mvns	r3, r3
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004eee:	4a1d      	ldr	r2, [pc, #116]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	43db      	mvns	r3, r3
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	4013      	ands	r3, r2
 8004f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f18:	4a12      	ldr	r2, [pc, #72]	@ (8004f64 <HAL_GPIO_Init+0x334>)
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	3301      	adds	r3, #1
 8004f22:	61fb      	str	r3, [r7, #28]
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	2b0f      	cmp	r3, #15
 8004f28:	f67f ae90 	bls.w	8004c4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	3724      	adds	r7, #36	@ 0x24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	40013800 	.word	0x40013800
 8004f44:	40020000 	.word	0x40020000
 8004f48:	40020400 	.word	0x40020400
 8004f4c:	40020800 	.word	0x40020800
 8004f50:	40020c00 	.word	0x40020c00
 8004f54:	40021000 	.word	0x40021000
 8004f58:	40021400 	.word	0x40021400
 8004f5c:	40021800 	.word	0x40021800
 8004f60:	40021c00 	.word	0x40021c00
 8004f64:	40013c00 	.word	0x40013c00

08004f68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e101      	b.n	800517e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d106      	bne.n	8004f9a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f006 ff5d 	bl	800be54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2203      	movs	r2, #3
 8004f9e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fa8:	d102      	bne.n	8004fb0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f003 fb36 	bl	8008626 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6818      	ldr	r0, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	7c1a      	ldrb	r2, [r3, #16]
 8004fc2:	f88d 2000 	strb.w	r2, [sp]
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fca:	f003 fa15 	bl	80083f8 <USB_CoreInit>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0ce      	b.n	800517e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f003 fb2e 	bl	8008648 <USB_SetCurrentMode>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d005      	beq.n	8004ffe <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e0bf      	b.n	800517e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ffe:	2300      	movs	r3, #0
 8005000:	73fb      	strb	r3, [r7, #15]
 8005002:	e04a      	b.n	800509a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005004:	7bfa      	ldrb	r2, [r7, #15]
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	3315      	adds	r3, #21
 8005014:	2201      	movs	r2, #1
 8005016:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005018:	7bfa      	ldrb	r2, [r7, #15]
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	3314      	adds	r3, #20
 8005028:	7bfa      	ldrb	r2, [r7, #15]
 800502a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800502c:	7bfa      	ldrb	r2, [r7, #15]
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	b298      	uxth	r0, r3
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	4613      	mov	r3, r2
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	440b      	add	r3, r1
 800503e:	332e      	adds	r3, #46	@ 0x2e
 8005040:	4602      	mov	r2, r0
 8005042:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005044:	7bfa      	ldrb	r2, [r7, #15]
 8005046:	6879      	ldr	r1, [r7, #4]
 8005048:	4613      	mov	r3, r2
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	3318      	adds	r3, #24
 8005054:	2200      	movs	r2, #0
 8005056:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005058:	7bfa      	ldrb	r2, [r7, #15]
 800505a:	6879      	ldr	r1, [r7, #4]
 800505c:	4613      	mov	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	4413      	add	r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	440b      	add	r3, r1
 8005066:	331c      	adds	r3, #28
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800506c:	7bfa      	ldrb	r2, [r7, #15]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	440b      	add	r3, r1
 800507a:	3320      	adds	r3, #32
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005080:	7bfa      	ldrb	r2, [r7, #15]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	4413      	add	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	3324      	adds	r3, #36	@ 0x24
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	3301      	adds	r3, #1
 8005098:	73fb      	strb	r3, [r7, #15]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	791b      	ldrb	r3, [r3, #4]
 800509e:	7bfa      	ldrb	r2, [r7, #15]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d3af      	bcc.n	8005004 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050a4:	2300      	movs	r3, #0
 80050a6:	73fb      	strb	r3, [r7, #15]
 80050a8:	e044      	b.n	8005134 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80050aa:	7bfa      	ldrb	r2, [r7, #15]
 80050ac:	6879      	ldr	r1, [r7, #4]
 80050ae:	4613      	mov	r3, r2
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	4413      	add	r3, r2
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	440b      	add	r3, r1
 80050b8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80050bc:	2200      	movs	r2, #0
 80050be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80050c0:	7bfa      	ldrb	r2, [r7, #15]
 80050c2:	6879      	ldr	r1, [r7, #4]
 80050c4:	4613      	mov	r3, r2
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	440b      	add	r3, r1
 80050ce:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80050d2:	7bfa      	ldrb	r2, [r7, #15]
 80050d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80050d6:	7bfa      	ldrb	r2, [r7, #15]
 80050d8:	6879      	ldr	r1, [r7, #4]
 80050da:	4613      	mov	r3, r2
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	4413      	add	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	440b      	add	r3, r1
 80050e4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80050e8:	2200      	movs	r2, #0
 80050ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80050ec:	7bfa      	ldrb	r2, [r7, #15]
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	440b      	add	r3, r1
 80050fa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80050fe:	2200      	movs	r2, #0
 8005100:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005102:	7bfa      	ldrb	r2, [r7, #15]
 8005104:	6879      	ldr	r1, [r7, #4]
 8005106:	4613      	mov	r3, r2
 8005108:	00db      	lsls	r3, r3, #3
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	440b      	add	r3, r1
 8005110:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005118:	7bfa      	ldrb	r2, [r7, #15]
 800511a:	6879      	ldr	r1, [r7, #4]
 800511c:	4613      	mov	r3, r2
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	4413      	add	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	440b      	add	r3, r1
 8005126:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800512e:	7bfb      	ldrb	r3, [r7, #15]
 8005130:	3301      	adds	r3, #1
 8005132:	73fb      	strb	r3, [r7, #15]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	791b      	ldrb	r3, [r3, #4]
 8005138:	7bfa      	ldrb	r2, [r7, #15]
 800513a:	429a      	cmp	r2, r3
 800513c:	d3b5      	bcc.n	80050aa <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6818      	ldr	r0, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	7c1a      	ldrb	r2, [r3, #16]
 8005146:	f88d 2000 	strb.w	r2, [sp]
 800514a:	3304      	adds	r3, #4
 800514c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800514e:	f003 fac7 	bl	80086e0 <USB_DevInit>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d005      	beq.n	8005164 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e00c      	b.n	800517e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f004 fb11 	bl	800979e <USB_DevDisconnect>

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b084      	sub	sp, #16
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_PCD_Start+0x1c>
 800519e:	2302      	movs	r3, #2
 80051a0:	e022      	b.n	80051e8 <HAL_PCD_Start+0x62>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d009      	beq.n	80051ca <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d105      	bne.n	80051ca <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f003 fa18 	bl	8008604 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4618      	mov	r0, r3
 80051da:	f004 fabf 	bl	800975c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80051f0:	b590      	push	{r4, r7, lr}
 80051f2:	b08d      	sub	sp, #52	@ 0x34
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f004 fb7d 	bl	8009906 <USB_GetMode>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	f040 848c 	bne.w	8005b2c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4618      	mov	r0, r3
 800521a:	f004 fae1 	bl	80097e0 <USB_ReadInterrupts>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 8482 	beq.w	8005b2a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4618      	mov	r0, r3
 8005240:	f004 face 	bl	80097e0 <USB_ReadInterrupts>
 8005244:	4603      	mov	r3, r0
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b02      	cmp	r3, #2
 800524c:	d107      	bne.n	800525e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	695a      	ldr	r2, [r3, #20]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f002 0202 	and.w	r2, r2, #2
 800525c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4618      	mov	r0, r3
 8005264:	f004 fabc 	bl	80097e0 <USB_ReadInterrupts>
 8005268:	4603      	mov	r3, r0
 800526a:	f003 0310 	and.w	r3, r3, #16
 800526e:	2b10      	cmp	r3, #16
 8005270:	d161      	bne.n	8005336 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	699a      	ldr	r2, [r3, #24]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0210 	bic.w	r2, r2, #16
 8005280:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	f003 020f 	and.w	r2, r3, #15
 800528e:	4613      	mov	r3, r2
 8005290:	00db      	lsls	r3, r3, #3
 8005292:	4413      	add	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4413      	add	r3, r2
 800529e:	3304      	adds	r3, #4
 80052a0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80052a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052ac:	d124      	bne.n	80052f8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80052b4:	4013      	ands	r3, r2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d035      	beq.n	8005326 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	091b      	lsrs	r3, r3, #4
 80052c2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80052c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	461a      	mov	r2, r3
 80052cc:	6a38      	ldr	r0, [r7, #32]
 80052ce:	f004 f8f3 	bl	80094b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052de:	441a      	add	r2, r3
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	091b      	lsrs	r3, r3, #4
 80052ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052f0:	441a      	add	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	615a      	str	r2, [r3, #20]
 80052f6:	e016      	b.n	8005326 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80052fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005302:	d110      	bne.n	8005326 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800530a:	2208      	movs	r2, #8
 800530c:	4619      	mov	r1, r3
 800530e:	6a38      	ldr	r0, [r7, #32]
 8005310:	f004 f8d2 	bl	80094b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	695a      	ldr	r2, [r3, #20]
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	091b      	lsrs	r3, r3, #4
 800531c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005320:	441a      	add	r2, r3
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699a      	ldr	r2, [r3, #24]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f042 0210 	orr.w	r2, r2, #16
 8005334:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f004 fa50 	bl	80097e0 <USB_ReadInterrupts>
 8005340:	4603      	mov	r3, r0
 8005342:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005346:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800534a:	f040 80a7 	bne.w	800549c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800534e:	2300      	movs	r3, #0
 8005350:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4618      	mov	r0, r3
 8005358:	f004 fa55 	bl	8009806 <USB_ReadDevAllOutEpInterrupt>
 800535c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800535e:	e099      	b.n	8005494 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 808e 	beq.w	8005488 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	4611      	mov	r1, r2
 8005376:	4618      	mov	r0, r3
 8005378:	f004 fa79 	bl	800986e <USB_ReadDevOutEPInterrupt>
 800537c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00c      	beq.n	80053a2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	4413      	add	r3, r2
 8005390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005394:	461a      	mov	r2, r3
 8005396:	2301      	movs	r3, #1
 8005398:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800539a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 fea3 	bl	80060e8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00c      	beq.n	80053c6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80053ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ae:	015a      	lsls	r2, r3, #5
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	4413      	add	r3, r2
 80053b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b8:	461a      	mov	r2, r3
 80053ba:	2308      	movs	r3, #8
 80053bc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80053be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 ff79 	bl	80062b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f003 0310 	and.w	r3, r3, #16
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d008      	beq.n	80053e2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80053d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053dc:	461a      	mov	r2, r3
 80053de:	2310      	movs	r3, #16
 80053e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d030      	beq.n	800544e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053f4:	2b80      	cmp	r3, #128	@ 0x80
 80053f6:	d109      	bne.n	800540c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	69fa      	ldr	r2, [r7, #28]
 8005402:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005406:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800540a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800540c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800540e:	4613      	mov	r3, r2
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	4413      	add	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	3304      	adds	r3, #4
 8005420:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	78db      	ldrb	r3, [r3, #3]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d108      	bne.n	800543c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2200      	movs	r2, #0
 800542e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005432:	b2db      	uxtb	r3, r3
 8005434:	4619      	mov	r1, r3
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f006 fe12 	bl	800c060 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005448:	461a      	mov	r2, r3
 800544a:	2302      	movs	r3, #2
 800544c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d008      	beq.n	800546a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545a:	015a      	lsls	r2, r3, #5
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	4413      	add	r3, r2
 8005460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005464:	461a      	mov	r2, r3
 8005466:	2320      	movs	r3, #32
 8005468:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d009      	beq.n	8005488 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005476:	015a      	lsls	r2, r3, #5
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	4413      	add	r3, r2
 800547c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005480:	461a      	mov	r2, r3
 8005482:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005486:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	3301      	adds	r3, #1
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800548e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005490:	085b      	lsrs	r3, r3, #1
 8005492:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005496:	2b00      	cmp	r3, #0
 8005498:	f47f af62 	bne.w	8005360 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f004 f99d 	bl	80097e0 <USB_ReadInterrupts>
 80054a6:	4603      	mov	r3, r0
 80054a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054b0:	f040 80db 	bne.w	800566a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f004 f9be 	bl	800983a <USB_ReadDevAllInEpInterrupt>
 80054be:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80054c4:	e0cd      	b.n	8005662 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80054c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 80c2 	beq.w	8005656 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	4611      	mov	r1, r2
 80054dc:	4618      	mov	r0, r3
 80054de:	f004 f9e4 	bl	80098aa <USB_ReadDevInEPInterrupt>
 80054e2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d057      	beq.n	800559e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f0:	f003 030f 	and.w	r3, r3, #15
 80054f4:	2201      	movs	r2, #1
 80054f6:	fa02 f303 	lsl.w	r3, r2, r3
 80054fa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005502:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	43db      	mvns	r3, r3
 8005508:	69f9      	ldr	r1, [r7, #28]
 800550a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800550e:	4013      	ands	r3, r2
 8005510:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	4413      	add	r3, r2
 800551a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800551e:	461a      	mov	r2, r3
 8005520:	2301      	movs	r3, #1
 8005522:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	799b      	ldrb	r3, [r3, #6]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d132      	bne.n	8005592 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005530:	4613      	mov	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	4413      	add	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	3320      	adds	r3, #32
 800553c:	6819      	ldr	r1, [r3, #0]
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4403      	add	r3, r0
 800554c:	331c      	adds	r3, #28
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4419      	add	r1, r3
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005556:	4613      	mov	r3, r2
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4403      	add	r3, r0
 8005560:	3320      	adds	r3, #32
 8005562:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005566:	2b00      	cmp	r3, #0
 8005568:	d113      	bne.n	8005592 <HAL_PCD_IRQHandler+0x3a2>
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800556e:	4613      	mov	r3, r2
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	3324      	adds	r3, #36	@ 0x24
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d108      	bne.n	8005592 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800558a:	461a      	mov	r2, r3
 800558c:	2101      	movs	r1, #1
 800558e:	f004 f9eb 	bl	8009968 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005594:	b2db      	uxtb	r3, r3
 8005596:	4619      	mov	r1, r3
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f006 fcdc 	bl	800bf56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d008      	beq.n	80055ba <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80055a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b4:	461a      	mov	r2, r3
 80055b6:	2308      	movs	r3, #8
 80055b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f003 0310 	and.w	r3, r3, #16
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d008      	beq.n	80055d6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d0:	461a      	mov	r2, r3
 80055d2:	2310      	movs	r3, #16
 80055d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d008      	beq.n	80055f2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ec:	461a      	mov	r2, r3
 80055ee:	2340      	movs	r3, #64	@ 0x40
 80055f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d023      	beq.n	8005644 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80055fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055fe:	6a38      	ldr	r0, [r7, #32]
 8005600:	f003 f9d2 	bl	80089a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005606:	4613      	mov	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	4413      	add	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	3310      	adds	r3, #16
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	4413      	add	r3, r2
 8005614:	3304      	adds	r3, #4
 8005616:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	78db      	ldrb	r3, [r3, #3]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d108      	bne.n	8005632 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	2200      	movs	r2, #0
 8005624:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	b2db      	uxtb	r3, r3
 800562a:	4619      	mov	r1, r3
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f006 fd29 	bl	800c084 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	015a      	lsls	r2, r3, #5
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	4413      	add	r3, r2
 800563a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800563e:	461a      	mov	r2, r3
 8005640:	2302      	movs	r3, #2
 8005642:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800564e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fcbd 	bl	8005fd0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	3301      	adds	r3, #1
 800565a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	085b      	lsrs	r3, r3, #1
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005664:	2b00      	cmp	r3, #0
 8005666:	f47f af2e 	bne.w	80054c6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4618      	mov	r0, r3
 8005670:	f004 f8b6 	bl	80097e0 <USB_ReadInterrupts>
 8005674:	4603      	mov	r3, r0
 8005676:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800567a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800567e:	d122      	bne.n	80056c6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	69fa      	ldr	r2, [r7, #28]
 800568a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800568e:	f023 0301 	bic.w	r3, r3, #1
 8005692:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800569a:	2b01      	cmp	r3, #1
 800569c:	d108      	bne.n	80056b0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80056a6:	2100      	movs	r1, #0
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 fea3 	bl	80063f4 <HAL_PCDEx_LPM_Callback>
 80056ae:	e002      	b.n	80056b6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f006 fcc7 	bl	800c044 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	695a      	ldr	r2, [r3, #20]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80056c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f004 f888 	bl	80097e0 <USB_ReadInterrupts>
 80056d0:	4603      	mov	r3, r0
 80056d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056da:	d112      	bne.n	8005702 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d102      	bne.n	80056f2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f006 fc83 	bl	800bff8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695a      	ldr	r2, [r3, #20]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005700:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4618      	mov	r0, r3
 8005708:	f004 f86a 	bl	80097e0 <USB_ReadInterrupts>
 800570c:	4603      	mov	r3, r0
 800570e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005716:	f040 80b7 	bne.w	8005888 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	69fa      	ldr	r2, [r7, #28]
 8005724:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005728:	f023 0301 	bic.w	r3, r3, #1
 800572c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2110      	movs	r1, #16
 8005734:	4618      	mov	r0, r3
 8005736:	f003 f937 	bl	80089a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800573a:	2300      	movs	r3, #0
 800573c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800573e:	e046      	b.n	80057ce <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	4413      	add	r3, r2
 8005748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800574c:	461a      	mov	r2, r3
 800574e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005752:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005756:	015a      	lsls	r2, r3, #5
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	4413      	add	r3, r2
 800575c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005764:	0151      	lsls	r1, r2, #5
 8005766:	69fa      	ldr	r2, [r7, #28]
 8005768:	440a      	add	r2, r1
 800576a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800576e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005772:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	4413      	add	r3, r2
 800577c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005780:	461a      	mov	r2, r3
 8005782:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005786:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	4413      	add	r3, r2
 8005790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005798:	0151      	lsls	r1, r2, #5
 800579a:	69fa      	ldr	r2, [r7, #28]
 800579c:	440a      	add	r2, r1
 800579e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80057a6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80057a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057aa:	015a      	lsls	r2, r3, #5
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	4413      	add	r3, r2
 80057b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057b8:	0151      	lsls	r1, r2, #5
 80057ba:	69fa      	ldr	r2, [r7, #28]
 80057bc:	440a      	add	r2, r1
 80057be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057c6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ca:	3301      	adds	r3, #1
 80057cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	791b      	ldrb	r3, [r3, #4]
 80057d2:	461a      	mov	r2, r3
 80057d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d3b2      	bcc.n	8005740 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	69fa      	ldr	r2, [r7, #28]
 80057e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057e8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80057ec:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7bdb      	ldrb	r3, [r3, #15]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d016      	beq.n	8005824 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005806:	f043 030b 	orr.w	r3, r3, #11
 800580a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005816:	69fa      	ldr	r2, [r7, #28]
 8005818:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800581c:	f043 030b 	orr.w	r3, r3, #11
 8005820:	6453      	str	r3, [r2, #68]	@ 0x44
 8005822:	e015      	b.n	8005850 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	69fa      	ldr	r2, [r7, #28]
 800582e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005832:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005836:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800583a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	69fa      	ldr	r2, [r7, #28]
 8005846:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800584a:	f043 030b 	orr.w	r3, r3, #11
 800584e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	69fa      	ldr	r2, [r7, #28]
 800585a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800585e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005862:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6818      	ldr	r0, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005872:	461a      	mov	r2, r3
 8005874:	f004 f878 	bl	8009968 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695a      	ldr	r2, [r3, #20]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005886:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f003 ffa7 	bl	80097e0 <USB_ReadInterrupts>
 8005892:	4603      	mov	r3, r0
 8005894:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800589c:	d123      	bne.n	80058e6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f004 f83d 	bl	8009922 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4618      	mov	r0, r3
 80058ae:	f003 f8f4 	bl	8008a9a <USB_GetDevSpeed>
 80058b2:	4603      	mov	r3, r0
 80058b4:	461a      	mov	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681c      	ldr	r4, [r3, #0]
 80058be:	f001 fa07 	bl	8006cd0 <HAL_RCC_GetHCLKFreq>
 80058c2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80058c8:	461a      	mov	r2, r3
 80058ca:	4620      	mov	r0, r4
 80058cc:	f002 fdf8 	bl	80084c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f006 fb68 	bl	800bfa6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695a      	ldr	r2, [r3, #20]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80058e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f003 ff78 	bl	80097e0 <USB_ReadInterrupts>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f003 0308 	and.w	r3, r3, #8
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d10a      	bne.n	8005910 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f006 fb45 	bl	800bf8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695a      	ldr	r2, [r3, #20]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f002 0208 	and.w	r2, r2, #8
 800590e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4618      	mov	r0, r3
 8005916:	f003 ff63 	bl	80097e0 <USB_ReadInterrupts>
 800591a:	4603      	mov	r3, r0
 800591c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005920:	2b80      	cmp	r3, #128	@ 0x80
 8005922:	d123      	bne.n	800596c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005924:	6a3b      	ldr	r3, [r7, #32]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005930:	2301      	movs	r3, #1
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
 8005934:	e014      	b.n	8005960 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005936:	6879      	ldr	r1, [r7, #4]
 8005938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800593a:	4613      	mov	r3, r2
 800593c:	00db      	lsls	r3, r3, #3
 800593e:	4413      	add	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	440b      	add	r3, r1
 8005944:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d105      	bne.n	800595a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	b2db      	uxtb	r3, r3
 8005952:	4619      	mov	r1, r3
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fb0a 	bl	8005f6e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	3301      	adds	r3, #1
 800595e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	791b      	ldrb	r3, [r3, #4]
 8005964:	461a      	mov	r2, r3
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	4293      	cmp	r3, r2
 800596a:	d3e4      	bcc.n	8005936 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f003 ff35 	bl	80097e0 <USB_ReadInterrupts>
 8005976:	4603      	mov	r3, r0
 8005978:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800597c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005980:	d13c      	bne.n	80059fc <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005982:	2301      	movs	r3, #1
 8005984:	627b      	str	r3, [r7, #36]	@ 0x24
 8005986:	e02b      	b.n	80059e0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	015a      	lsls	r2, r3, #5
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	4413      	add	r3, r2
 8005990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005998:	6879      	ldr	r1, [r7, #4]
 800599a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800599c:	4613      	mov	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	3318      	adds	r3, #24
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d115      	bne.n	80059da <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80059ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	da12      	bge.n	80059da <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059b8:	4613      	mov	r3, r2
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	3317      	adds	r3, #23
 80059c4:	2201      	movs	r2, #1
 80059c6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80059c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	4619      	mov	r1, r3
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 faca 	bl	8005f6e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059dc:	3301      	adds	r3, #1
 80059de:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	791b      	ldrb	r3, [r3, #4]
 80059e4:	461a      	mov	r2, r3
 80059e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d3cd      	bcc.n	8005988 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80059fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f003 feed 	bl	80097e0 <USB_ReadInterrupts>
 8005a06:	4603      	mov	r3, r0
 8005a08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a10:	d156      	bne.n	8005ac0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a12:	2301      	movs	r3, #1
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a16:	e045      	b.n	8005aa4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1a:	015a      	lsls	r2, r3, #5
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	4413      	add	r3, r2
 8005a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005a28:	6879      	ldr	r1, [r7, #4]
 8005a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d12e      	bne.n	8005a9e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005a40:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	da2b      	bge.n	8005a9e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005a52:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d121      	bne.n	8005a9e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005a5a:	6879      	ldr	r1, [r7, #4]
 8005a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a5e:	4613      	mov	r3, r2
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	4413      	add	r3, r2
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	440b      	add	r3, r1
 8005a68:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10a      	bne.n	8005a9e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a9a:	6053      	str	r3, [r2, #4]
            break;
 8005a9c:	e008      	b.n	8005ab0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	791b      	ldrb	r3, [r3, #4]
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d3b3      	bcc.n	8005a18 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695a      	ldr	r2, [r3, #20]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005abe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f003 fe8b 	bl	80097e0 <USB_ReadInterrupts>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ad4:	d10a      	bne.n	8005aec <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f006 fae6 	bl	800c0a8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	695a      	ldr	r2, [r3, #20]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005aea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f003 fe75 	bl	80097e0 <USB_ReadInterrupts>
 8005af6:	4603      	mov	r3, r0
 8005af8:	f003 0304 	and.w	r3, r3, #4
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d115      	bne.n	8005b2c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d002      	beq.n	8005b18 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f006 fad6 	bl	800c0c4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6859      	ldr	r1, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	605a      	str	r2, [r3, #4]
 8005b28:	e000      	b.n	8005b2c <HAL_PCD_IRQHandler+0x93c>
      return;
 8005b2a:	bf00      	nop
    }
  }
}
 8005b2c:	3734      	adds	r7, #52	@ 0x34
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd90      	pop	{r4, r7, pc}

08005b32 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b082      	sub	sp, #8
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <HAL_PCD_SetAddress+0x1a>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e012      	b.n	8005b72 <HAL_PCD_SetAddress+0x40>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	78fa      	ldrb	r2, [r7, #3]
 8005b58:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	78fa      	ldrb	r2, [r7, #3]
 8005b60:	4611      	mov	r1, r2
 8005b62:	4618      	mov	r0, r3
 8005b64:	f003 fdd4 	bl	8009710 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	4608      	mov	r0, r1
 8005b84:	4611      	mov	r1, r2
 8005b86:	461a      	mov	r2, r3
 8005b88:	4603      	mov	r3, r0
 8005b8a:	70fb      	strb	r3, [r7, #3]
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	803b      	strh	r3, [r7, #0]
 8005b90:	4613      	mov	r3, r2
 8005b92:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	da0f      	bge.n	8005bc0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	f003 020f 	and.w	r2, r3, #15
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	4413      	add	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	3310      	adds	r3, #16
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	3304      	adds	r3, #4
 8005bb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	705a      	strb	r2, [r3, #1]
 8005bbe:	e00f      	b.n	8005be0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bc0:	78fb      	ldrb	r3, [r7, #3]
 8005bc2:	f003 020f 	and.w	r2, r3, #15
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	4413      	add	r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	3304      	adds	r3, #4
 8005bd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005be0:	78fb      	ldrb	r3, [r7, #3]
 8005be2:	f003 030f 	and.w	r3, r3, #15
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005bec:	883b      	ldrh	r3, [r7, #0]
 8005bee:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	78ba      	ldrb	r2, [r7, #2]
 8005bfa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	785b      	ldrb	r3, [r3, #1]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d004      	beq.n	8005c0e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	461a      	mov	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005c0e:	78bb      	ldrb	r3, [r7, #2]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d102      	bne.n	8005c1a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_PCD_EP_Open+0xae>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e00e      	b.n	8005c46 <HAL_PCD_EP_Open+0xcc>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68f9      	ldr	r1, [r7, #12]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f002 ff54 	bl	8008ae4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005c44:	7afb      	ldrb	r3, [r7, #11]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b084      	sub	sp, #16
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	460b      	mov	r3, r1
 8005c58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	da0f      	bge.n	8005c82 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c62:	78fb      	ldrb	r3, [r7, #3]
 8005c64:	f003 020f 	and.w	r2, r3, #15
 8005c68:	4613      	mov	r3, r2
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	4413      	add	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	3310      	adds	r3, #16
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	4413      	add	r3, r2
 8005c76:	3304      	adds	r3, #4
 8005c78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	705a      	strb	r2, [r3, #1]
 8005c80:	e00f      	b.n	8005ca2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	f003 020f 	and.w	r2, r3, #15
 8005c88:	4613      	mov	r3, r2
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	4413      	add	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	4413      	add	r3, r2
 8005c98:	3304      	adds	r3, #4
 8005c9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ca2:	78fb      	ldrb	r3, [r7, #3]
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_PCD_EP_Close+0x6e>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e00e      	b.n	8005cda <HAL_PCD_EP_Close+0x8c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68f9      	ldr	r1, [r7, #12]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f002 ff92 	bl	8008bf4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b086      	sub	sp, #24
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	607a      	str	r2, [r7, #4]
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	460b      	mov	r3, r1
 8005cf0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cf2:	7afb      	ldrb	r3, [r7, #11]
 8005cf4:	f003 020f 	and.w	r2, r3, #15
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	3304      	adds	r3, #4
 8005d0a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2200      	movs	r2, #0
 8005d22:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d24:	7afb      	ldrb	r3, [r7, #11]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	799b      	ldrb	r3, [r3, #6]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d102      	bne.n	8005d3e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6818      	ldr	r0, [r3, #0]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	799b      	ldrb	r3, [r3, #6]
 8005d46:	461a      	mov	r2, r3
 8005d48:	6979      	ldr	r1, [r7, #20]
 8005d4a:	f003 f82f 	bl	8008dac <USB_EPStartXfer>

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3718      	adds	r7, #24
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	460b      	mov	r3, r1
 8005d62:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005d64:	78fb      	ldrb	r3, [r7, #3]
 8005d66:	f003 020f 	and.w	r2, r3, #15
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	4413      	add	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005d7a:	681b      	ldr	r3, [r3, #0]
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	460b      	mov	r3, r1
 8005d96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d98:	7afb      	ldrb	r3, [r7, #11]
 8005d9a:	f003 020f 	and.w	r2, r3, #15
 8005d9e:	4613      	mov	r3, r2
 8005da0:	00db      	lsls	r3, r3, #3
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	3310      	adds	r3, #16
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4413      	add	r3, r2
 8005dac:	3304      	adds	r3, #4
 8005dae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005dc8:	7afb      	ldrb	r3, [r7, #11]
 8005dca:	f003 030f 	and.w	r3, r3, #15
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	799b      	ldrb	r3, [r3, #6]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d102      	bne.n	8005de2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	799b      	ldrb	r3, [r3, #6]
 8005dea:	461a      	mov	r2, r3
 8005dec:	6979      	ldr	r1, [r7, #20]
 8005dee:	f002 ffdd 	bl	8008dac <USB_EPStartXfer>

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3718      	adds	r7, #24
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	460b      	mov	r3, r1
 8005e06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005e08:	78fb      	ldrb	r3, [r7, #3]
 8005e0a:	f003 030f 	and.w	r3, r3, #15
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	7912      	ldrb	r2, [r2, #4]
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d901      	bls.n	8005e1a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e04f      	b.n	8005eba <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	da0f      	bge.n	8005e42 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e22:	78fb      	ldrb	r3, [r7, #3]
 8005e24:	f003 020f 	and.w	r2, r3, #15
 8005e28:	4613      	mov	r3, r2
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	3310      	adds	r3, #16
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	4413      	add	r3, r2
 8005e36:	3304      	adds	r3, #4
 8005e38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	705a      	strb	r2, [r3, #1]
 8005e40:	e00d      	b.n	8005e5e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005e42:	78fa      	ldrb	r2, [r7, #3]
 8005e44:	4613      	mov	r3, r2
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	4413      	add	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	4413      	add	r3, r2
 8005e54:	3304      	adds	r3, #4
 8005e56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2201      	movs	r2, #1
 8005e62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e64:	78fb      	ldrb	r3, [r7, #3]
 8005e66:	f003 030f 	and.w	r3, r3, #15
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d101      	bne.n	8005e7e <HAL_PCD_EP_SetStall+0x82>
 8005e7a:	2302      	movs	r3, #2
 8005e7c:	e01d      	b.n	8005eba <HAL_PCD_EP_SetStall+0xbe>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68f9      	ldr	r1, [r7, #12]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f003 fb6b 	bl	8009568 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e92:	78fb      	ldrb	r3, [r7, #3]
 8005e94:	f003 030f 	and.w	r3, r3, #15
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d109      	bne.n	8005eb0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	7999      	ldrb	r1, [r3, #6]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f003 fd5c 	bl	8009968 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3710      	adds	r7, #16
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b084      	sub	sp, #16
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
 8005eca:	460b      	mov	r3, r1
 8005ecc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005ece:	78fb      	ldrb	r3, [r7, #3]
 8005ed0:	f003 030f 	and.w	r3, r3, #15
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	7912      	ldrb	r2, [r2, #4]
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d901      	bls.n	8005ee0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e042      	b.n	8005f66 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	da0f      	bge.n	8005f08 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	f003 020f 	and.w	r2, r3, #15
 8005eee:	4613      	mov	r3, r2
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	4413      	add	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	3310      	adds	r3, #16
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	4413      	add	r3, r2
 8005efc:	3304      	adds	r3, #4
 8005efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	705a      	strb	r2, [r3, #1]
 8005f06:	e00f      	b.n	8005f28 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f08:	78fb      	ldrb	r3, [r7, #3]
 8005f0a:	f003 020f 	and.w	r2, r3, #15
 8005f0e:	4613      	mov	r3, r2
 8005f10:	00db      	lsls	r3, r3, #3
 8005f12:	4413      	add	r3, r2
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	3304      	adds	r3, #4
 8005f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f2e:	78fb      	ldrb	r3, [r7, #3]
 8005f30:	f003 030f 	and.w	r3, r3, #15
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d101      	bne.n	8005f48 <HAL_PCD_EP_ClrStall+0x86>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e00e      	b.n	8005f66 <HAL_PCD_EP_ClrStall+0xa4>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68f9      	ldr	r1, [r7, #12]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f003 fb74 	bl	8009644 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b084      	sub	sp, #16
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	460b      	mov	r3, r1
 8005f78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005f7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	da0c      	bge.n	8005f9c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	f003 020f 	and.w	r2, r3, #15
 8005f88:	4613      	mov	r3, r2
 8005f8a:	00db      	lsls	r3, r3, #3
 8005f8c:	4413      	add	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	3310      	adds	r3, #16
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	4413      	add	r3, r2
 8005f96:	3304      	adds	r3, #4
 8005f98:	60fb      	str	r3, [r7, #12]
 8005f9a:	e00c      	b.n	8005fb6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	f003 020f 	and.w	r2, r3, #15
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	4413      	add	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68f9      	ldr	r1, [r7, #12]
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f003 f993 	bl	80092e8 <USB_EPStopXfer>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005fc6:	7afb      	ldrb	r3, [r7, #11]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08a      	sub	sp, #40	@ 0x28
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	4413      	add	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	3310      	adds	r3, #16
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	3304      	adds	r3, #4
 8005ff6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	695a      	ldr	r2, [r3, #20]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	429a      	cmp	r2, r3
 8006002:	d901      	bls.n	8006008 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e06b      	b.n	80060e0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	69fa      	ldr	r2, [r7, #28]
 800601a:	429a      	cmp	r2, r3
 800601c:	d902      	bls.n	8006024 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	3303      	adds	r3, #3
 8006028:	089b      	lsrs	r3, r3, #2
 800602a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800602c:	e02a      	b.n	8006084 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	69fa      	ldr	r2, [r7, #28]
 8006040:	429a      	cmp	r2, r3
 8006042:	d902      	bls.n	800604a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	3303      	adds	r3, #3
 800604e:	089b      	lsrs	r3, r3, #2
 8006050:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	68d9      	ldr	r1, [r3, #12]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	b2da      	uxtb	r2, r3
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	4603      	mov	r3, r0
 8006066:	6978      	ldr	r0, [r7, #20]
 8006068:	f003 f9e8 	bl	800943c <USB_WritePacket>

    ep->xfer_buff  += len;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	441a      	add	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	695a      	ldr	r2, [r3, #20]
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	441a      	add	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	015a      	lsls	r2, r3, #5
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	4413      	add	r3, r2
 800608c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	429a      	cmp	r2, r3
 8006098:	d809      	bhi.n	80060ae <PCD_WriteEmptyTxFifo+0xde>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	695a      	ldr	r2, [r3, #20]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d203      	bcs.n	80060ae <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1bf      	bne.n	800602e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d811      	bhi.n	80060de <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	f003 030f 	and.w	r3, r3, #15
 80060c0:	2201      	movs	r2, #1
 80060c2:	fa02 f303 	lsl.w	r3, r2, r3
 80060c6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	43db      	mvns	r3, r3
 80060d4:	6939      	ldr	r1, [r7, #16]
 80060d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060da:	4013      	ands	r3, r2
 80060dc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3720      	adds	r7, #32
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	333c      	adds	r3, #60	@ 0x3c
 8006100:	3304      	adds	r3, #4
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	4413      	add	r3, r2
 800610e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	799b      	ldrb	r3, [r3, #6]
 800611a:	2b01      	cmp	r3, #1
 800611c:	d17b      	bne.n	8006216 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	f003 0308 	and.w	r3, r3, #8
 8006124:	2b00      	cmp	r3, #0
 8006126:	d015      	beq.n	8006154 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	4a61      	ldr	r2, [pc, #388]	@ (80062b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	f240 80b9 	bls.w	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006138:	2b00      	cmp	r3, #0
 800613a:	f000 80b3 	beq.w	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	015a      	lsls	r2, r3, #5
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	4413      	add	r3, r2
 8006146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800614a:	461a      	mov	r2, r3
 800614c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006150:	6093      	str	r3, [r2, #8]
 8006152:	e0a7      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b00      	cmp	r3, #0
 800615c:	d009      	beq.n	8006172 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	015a      	lsls	r2, r3, #5
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	4413      	add	r3, r2
 8006166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800616a:	461a      	mov	r2, r3
 800616c:	2320      	movs	r3, #32
 800616e:	6093      	str	r3, [r2, #8]
 8006170:	e098      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006178:	2b00      	cmp	r3, #0
 800617a:	f040 8093 	bne.w	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	4a4b      	ldr	r2, [pc, #300]	@ (80062b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d90f      	bls.n	80061a6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00a      	beq.n	80061a6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	4413      	add	r3, r2
 8006198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800619c:	461a      	mov	r2, r3
 800619e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061a2:	6093      	str	r3, [r2, #8]
 80061a4:	e07e      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80061a6:	683a      	ldr	r2, [r7, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	00db      	lsls	r3, r3, #3
 80061ac:	4413      	add	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4413      	add	r3, r2
 80061b8:	3304      	adds	r3, #4
 80061ba:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	0159      	lsls	r1, r3, #5
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	440b      	add	r3, r1
 80061c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061d2:	1ad2      	subs	r2, r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d114      	bne.n	8006208 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d109      	bne.n	80061fa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6818      	ldr	r0, [r3, #0]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061f0:	461a      	mov	r2, r3
 80061f2:	2101      	movs	r1, #1
 80061f4:	f003 fbb8 	bl	8009968 <USB_EP0_OutStart>
 80061f8:	e006      	b.n	8006208 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	441a      	add	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	b2db      	uxtb	r3, r3
 800620c:	4619      	mov	r1, r3
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f005 fe86 	bl	800bf20 <HAL_PCD_DataOutStageCallback>
 8006214:	e046      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	4a26      	ldr	r2, [pc, #152]	@ (80062b4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d124      	bne.n	8006268 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d00a      	beq.n	800623e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	015a      	lsls	r2, r3, #5
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	4413      	add	r3, r2
 8006230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006234:	461a      	mov	r2, r3
 8006236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800623a:	6093      	str	r3, [r2, #8]
 800623c:	e032      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f003 0320 	and.w	r3, r3, #32
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006254:	461a      	mov	r2, r3
 8006256:	2320      	movs	r3, #32
 8006258:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	b2db      	uxtb	r3, r3
 800625e:	4619      	mov	r1, r3
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f005 fe5d 	bl	800bf20 <HAL_PCD_DataOutStageCallback>
 8006266:	e01d      	b.n	80062a4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d114      	bne.n	8006298 <PCD_EP_OutXfrComplete_int+0x1b0>
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	4613      	mov	r3, r2
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	440b      	add	r3, r1
 800627c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d108      	bne.n	8006298 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006290:	461a      	mov	r2, r3
 8006292:	2100      	movs	r1, #0
 8006294:	f003 fb68 	bl	8009968 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	b2db      	uxtb	r3, r3
 800629c:	4619      	mov	r1, r3
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f005 fe3e 	bl	800bf20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3720      	adds	r7, #32
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	4f54300a 	.word	0x4f54300a
 80062b4:	4f54310a 	.word	0x4f54310a

080062b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	333c      	adds	r3, #60	@ 0x3c
 80062d0:	3304      	adds	r3, #4
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	015a      	lsls	r2, r3, #5
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	4413      	add	r3, r2
 80062de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	4a15      	ldr	r2, [pc, #84]	@ (8006340 <PCD_EP_OutSetupPacket_int+0x88>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d90e      	bls.n	800630c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006304:	461a      	mov	r2, r3
 8006306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800630a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f005 fdf5 	bl	800befc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4a0a      	ldr	r2, [pc, #40]	@ (8006340 <PCD_EP_OutSetupPacket_int+0x88>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d90c      	bls.n	8006334 <PCD_EP_OutSetupPacket_int+0x7c>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	799b      	ldrb	r3, [r3, #6]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d108      	bne.n	8006334 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800632c:	461a      	mov	r2, r3
 800632e:	2101      	movs	r1, #1
 8006330:	f003 fb1a 	bl	8009968 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3718      	adds	r7, #24
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	4f54300a 	.word	0x4f54300a

08006344 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	460b      	mov	r3, r1
 800634e:	70fb      	strb	r3, [r7, #3]
 8006350:	4613      	mov	r3, r2
 8006352:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800635c:	78fb      	ldrb	r3, [r7, #3]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d107      	bne.n	8006372 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006362:	883b      	ldrh	r3, [r7, #0]
 8006364:	0419      	lsls	r1, r3, #16
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	430a      	orrs	r2, r1
 800636e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006370:	e028      	b.n	80063c4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	0c1b      	lsrs	r3, r3, #16
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	4413      	add	r3, r2
 800637e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006380:	2300      	movs	r3, #0
 8006382:	73fb      	strb	r3, [r7, #15]
 8006384:	e00d      	b.n	80063a2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	7bfb      	ldrb	r3, [r7, #15]
 800638c:	3340      	adds	r3, #64	@ 0x40
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4413      	add	r3, r2
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	0c1b      	lsrs	r3, r3, #16
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	4413      	add	r3, r2
 800639a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800639c:	7bfb      	ldrb	r3, [r7, #15]
 800639e:	3301      	adds	r3, #1
 80063a0:	73fb      	strb	r3, [r7, #15]
 80063a2:	7bfa      	ldrb	r2, [r7, #15]
 80063a4:	78fb      	ldrb	r3, [r7, #3]
 80063a6:	3b01      	subs	r3, #1
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d3ec      	bcc.n	8006386 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80063ac:	883b      	ldrh	r3, [r7, #0]
 80063ae:	0418      	lsls	r0, r3, #16
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	78fb      	ldrb	r3, [r7, #3]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	4302      	orrs	r2, r0
 80063bc:	3340      	adds	r3, #64	@ 0x40
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	440b      	add	r3, r1
 80063c2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3714      	adds	r7, #20
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr

080063d2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80063d2:	b480      	push	{r7}
 80063d4:	b083      	sub	sp, #12
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
 80063da:	460b      	mov	r3, r1
 80063dc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	887a      	ldrh	r2, [r7, #2]
 80063e4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	460b      	mov	r3, r1
 80063fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d101      	bne.n	800641e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e267      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d075      	beq.n	8006516 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800642a:	4b88      	ldr	r3, [pc, #544]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 030c 	and.w	r3, r3, #12
 8006432:	2b04      	cmp	r3, #4
 8006434:	d00c      	beq.n	8006450 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006436:	4b85      	ldr	r3, [pc, #532]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800643e:	2b08      	cmp	r3, #8
 8006440:	d112      	bne.n	8006468 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006442:	4b82      	ldr	r3, [pc, #520]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800644a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800644e:	d10b      	bne.n	8006468 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006450:	4b7e      	ldr	r3, [pc, #504]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006458:	2b00      	cmp	r3, #0
 800645a:	d05b      	beq.n	8006514 <HAL_RCC_OscConfig+0x108>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d157      	bne.n	8006514 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e242      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006470:	d106      	bne.n	8006480 <HAL_RCC_OscConfig+0x74>
 8006472:	4b76      	ldr	r3, [pc, #472]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a75      	ldr	r2, [pc, #468]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	e01d      	b.n	80064bc <HAL_RCC_OscConfig+0xb0>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006488:	d10c      	bne.n	80064a4 <HAL_RCC_OscConfig+0x98>
 800648a:	4b70      	ldr	r3, [pc, #448]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a6f      	ldr	r2, [pc, #444]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006494:	6013      	str	r3, [r2, #0]
 8006496:	4b6d      	ldr	r3, [pc, #436]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a6c      	ldr	r2, [pc, #432]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800649c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064a0:	6013      	str	r3, [r2, #0]
 80064a2:	e00b      	b.n	80064bc <HAL_RCC_OscConfig+0xb0>
 80064a4:	4b69      	ldr	r3, [pc, #420]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a68      	ldr	r2, [pc, #416]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80064aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	4b66      	ldr	r3, [pc, #408]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a65      	ldr	r2, [pc, #404]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80064b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d013      	beq.n	80064ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064c4:	f7fe fa72 	bl	80049ac <HAL_GetTick>
 80064c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064ca:	e008      	b.n	80064de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064cc:	f7fe fa6e 	bl	80049ac <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	2b64      	cmp	r3, #100	@ 0x64
 80064d8:	d901      	bls.n	80064de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e207      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064de:	4b5b      	ldr	r3, [pc, #364]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d0f0      	beq.n	80064cc <HAL_RCC_OscConfig+0xc0>
 80064ea:	e014      	b.n	8006516 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ec:	f7fe fa5e 	bl	80049ac <HAL_GetTick>
 80064f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064f2:	e008      	b.n	8006506 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064f4:	f7fe fa5a 	bl	80049ac <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b64      	cmp	r3, #100	@ 0x64
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e1f3      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006506:	4b51      	ldr	r3, [pc, #324]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1f0      	bne.n	80064f4 <HAL_RCC_OscConfig+0xe8>
 8006512:	e000      	b.n	8006516 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d063      	beq.n	80065ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006522:	4b4a      	ldr	r3, [pc, #296]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f003 030c 	and.w	r3, r3, #12
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00b      	beq.n	8006546 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800652e:	4b47      	ldr	r3, [pc, #284]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006536:	2b08      	cmp	r3, #8
 8006538:	d11c      	bne.n	8006574 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800653a:	4b44      	ldr	r3, [pc, #272]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d116      	bne.n	8006574 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006546:	4b41      	ldr	r3, [pc, #260]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	2b00      	cmp	r3, #0
 8006550:	d005      	beq.n	800655e <HAL_RCC_OscConfig+0x152>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	2b01      	cmp	r3, #1
 8006558:	d001      	beq.n	800655e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e1c7      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800655e:	4b3b      	ldr	r3, [pc, #236]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	4937      	ldr	r1, [pc, #220]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800656e:	4313      	orrs	r3, r2
 8006570:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006572:	e03a      	b.n	80065ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d020      	beq.n	80065be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800657c:	4b34      	ldr	r3, [pc, #208]	@ (8006650 <HAL_RCC_OscConfig+0x244>)
 800657e:	2201      	movs	r2, #1
 8006580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006582:	f7fe fa13 	bl	80049ac <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800658a:	f7fe fa0f 	bl	80049ac <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e1a8      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800659c:	4b2b      	ldr	r3, [pc, #172]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d0f0      	beq.n	800658a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a8:	4b28      	ldr	r3, [pc, #160]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	00db      	lsls	r3, r3, #3
 80065b6:	4925      	ldr	r1, [pc, #148]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80065b8:	4313      	orrs	r3, r2
 80065ba:	600b      	str	r3, [r1, #0]
 80065bc:	e015      	b.n	80065ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065be:	4b24      	ldr	r3, [pc, #144]	@ (8006650 <HAL_RCC_OscConfig+0x244>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c4:	f7fe f9f2 	bl	80049ac <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065ca:	e008      	b.n	80065de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065cc:	f7fe f9ee 	bl	80049ac <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	2b02      	cmp	r3, #2
 80065d8:	d901      	bls.n	80065de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e187      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065de:	4b1b      	ldr	r3, [pc, #108]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1f0      	bne.n	80065cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0308 	and.w	r3, r3, #8
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d036      	beq.n	8006664 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d016      	beq.n	800662c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065fe:	4b15      	ldr	r3, [pc, #84]	@ (8006654 <HAL_RCC_OscConfig+0x248>)
 8006600:	2201      	movs	r2, #1
 8006602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006604:	f7fe f9d2 	bl	80049ac <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800660c:	f7fe f9ce 	bl	80049ac <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e167      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800661e:	4b0b      	ldr	r3, [pc, #44]	@ (800664c <HAL_RCC_OscConfig+0x240>)
 8006620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0f0      	beq.n	800660c <HAL_RCC_OscConfig+0x200>
 800662a:	e01b      	b.n	8006664 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800662c:	4b09      	ldr	r3, [pc, #36]	@ (8006654 <HAL_RCC_OscConfig+0x248>)
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006632:	f7fe f9bb 	bl	80049ac <HAL_GetTick>
 8006636:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006638:	e00e      	b.n	8006658 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800663a:	f7fe f9b7 	bl	80049ac <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b02      	cmp	r3, #2
 8006646:	d907      	bls.n	8006658 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e150      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
 800664c:	40023800 	.word	0x40023800
 8006650:	42470000 	.word	0x42470000
 8006654:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006658:	4b88      	ldr	r3, [pc, #544]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800665a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1ea      	bne.n	800663a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0304 	and.w	r3, r3, #4
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 8097 	beq.w	80067a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006672:	2300      	movs	r3, #0
 8006674:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006676:	4b81      	ldr	r3, [pc, #516]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10f      	bne.n	80066a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006682:	2300      	movs	r3, #0
 8006684:	60bb      	str	r3, [r7, #8]
 8006686:	4b7d      	ldr	r3, [pc, #500]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668a:	4a7c      	ldr	r2, [pc, #496]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800668c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006690:	6413      	str	r3, [r2, #64]	@ 0x40
 8006692:	4b7a      	ldr	r3, [pc, #488]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800669a:	60bb      	str	r3, [r7, #8]
 800669c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800669e:	2301      	movs	r3, #1
 80066a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066a2:	4b77      	ldr	r3, [pc, #476]	@ (8006880 <HAL_RCC_OscConfig+0x474>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d118      	bne.n	80066e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066ae:	4b74      	ldr	r3, [pc, #464]	@ (8006880 <HAL_RCC_OscConfig+0x474>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a73      	ldr	r2, [pc, #460]	@ (8006880 <HAL_RCC_OscConfig+0x474>)
 80066b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066ba:	f7fe f977 	bl	80049ac <HAL_GetTick>
 80066be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066c0:	e008      	b.n	80066d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066c2:	f7fe f973 	bl	80049ac <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d901      	bls.n	80066d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e10c      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066d4:	4b6a      	ldr	r3, [pc, #424]	@ (8006880 <HAL_RCC_OscConfig+0x474>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d0f0      	beq.n	80066c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d106      	bne.n	80066f6 <HAL_RCC_OscConfig+0x2ea>
 80066e8:	4b64      	ldr	r3, [pc, #400]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 80066ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ec:	4a63      	ldr	r2, [pc, #396]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 80066ee:	f043 0301 	orr.w	r3, r3, #1
 80066f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80066f4:	e01c      	b.n	8006730 <HAL_RCC_OscConfig+0x324>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	2b05      	cmp	r3, #5
 80066fc:	d10c      	bne.n	8006718 <HAL_RCC_OscConfig+0x30c>
 80066fe:	4b5f      	ldr	r3, [pc, #380]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006702:	4a5e      	ldr	r2, [pc, #376]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006704:	f043 0304 	orr.w	r3, r3, #4
 8006708:	6713      	str	r3, [r2, #112]	@ 0x70
 800670a:	4b5c      	ldr	r3, [pc, #368]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800670c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800670e:	4a5b      	ldr	r2, [pc, #364]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006710:	f043 0301 	orr.w	r3, r3, #1
 8006714:	6713      	str	r3, [r2, #112]	@ 0x70
 8006716:	e00b      	b.n	8006730 <HAL_RCC_OscConfig+0x324>
 8006718:	4b58      	ldr	r3, [pc, #352]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800671a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800671c:	4a57      	ldr	r2, [pc, #348]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	6713      	str	r3, [r2, #112]	@ 0x70
 8006724:	4b55      	ldr	r3, [pc, #340]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006728:	4a54      	ldr	r2, [pc, #336]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800672a:	f023 0304 	bic.w	r3, r3, #4
 800672e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d015      	beq.n	8006764 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006738:	f7fe f938 	bl	80049ac <HAL_GetTick>
 800673c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800673e:	e00a      	b.n	8006756 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006740:	f7fe f934 	bl	80049ac <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800674e:	4293      	cmp	r3, r2
 8006750:	d901      	bls.n	8006756 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e0cb      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006756:	4b49      	ldr	r3, [pc, #292]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0ee      	beq.n	8006740 <HAL_RCC_OscConfig+0x334>
 8006762:	e014      	b.n	800678e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006764:	f7fe f922 	bl	80049ac <HAL_GetTick>
 8006768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800676a:	e00a      	b.n	8006782 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800676c:	f7fe f91e 	bl	80049ac <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800677a:	4293      	cmp	r3, r2
 800677c:	d901      	bls.n	8006782 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e0b5      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006782:	4b3e      	ldr	r3, [pc, #248]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1ee      	bne.n	800676c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800678e:	7dfb      	ldrb	r3, [r7, #23]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d105      	bne.n	80067a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006794:	4b39      	ldr	r3, [pc, #228]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006798:	4a38      	ldr	r2, [pc, #224]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 800679a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800679e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 80a1 	beq.w	80068ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80067aa:	4b34      	ldr	r3, [pc, #208]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 030c 	and.w	r3, r3, #12
 80067b2:	2b08      	cmp	r3, #8
 80067b4:	d05c      	beq.n	8006870 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d141      	bne.n	8006842 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067be:	4b31      	ldr	r3, [pc, #196]	@ (8006884 <HAL_RCC_OscConfig+0x478>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c4:	f7fe f8f2 	bl	80049ac <HAL_GetTick>
 80067c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ca:	e008      	b.n	80067de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067cc:	f7fe f8ee 	bl	80049ac <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e087      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067de:	4b27      	ldr	r3, [pc, #156]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1f0      	bne.n	80067cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	69da      	ldr	r2, [r3, #28]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	431a      	orrs	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f8:	019b      	lsls	r3, r3, #6
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	085b      	lsrs	r3, r3, #1
 8006802:	3b01      	subs	r3, #1
 8006804:	041b      	lsls	r3, r3, #16
 8006806:	431a      	orrs	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680c:	061b      	lsls	r3, r3, #24
 800680e:	491b      	ldr	r1, [pc, #108]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006810:	4313      	orrs	r3, r2
 8006812:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006814:	4b1b      	ldr	r3, [pc, #108]	@ (8006884 <HAL_RCC_OscConfig+0x478>)
 8006816:	2201      	movs	r2, #1
 8006818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800681a:	f7fe f8c7 	bl	80049ac <HAL_GetTick>
 800681e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006820:	e008      	b.n	8006834 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006822:	f7fe f8c3 	bl	80049ac <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d901      	bls.n	8006834 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e05c      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006834:	4b11      	ldr	r3, [pc, #68]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0f0      	beq.n	8006822 <HAL_RCC_OscConfig+0x416>
 8006840:	e054      	b.n	80068ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006842:	4b10      	ldr	r3, [pc, #64]	@ (8006884 <HAL_RCC_OscConfig+0x478>)
 8006844:	2200      	movs	r2, #0
 8006846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006848:	f7fe f8b0 	bl	80049ac <HAL_GetTick>
 800684c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800684e:	e008      	b.n	8006862 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006850:	f7fe f8ac 	bl	80049ac <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d901      	bls.n	8006862 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e045      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006862:	4b06      	ldr	r3, [pc, #24]	@ (800687c <HAL_RCC_OscConfig+0x470>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1f0      	bne.n	8006850 <HAL_RCC_OscConfig+0x444>
 800686e:	e03d      	b.n	80068ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d107      	bne.n	8006888 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e038      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
 800687c:	40023800 	.word	0x40023800
 8006880:	40007000 	.word	0x40007000
 8006884:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006888:	4b1b      	ldr	r3, [pc, #108]	@ (80068f8 <HAL_RCC_OscConfig+0x4ec>)
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d028      	beq.n	80068e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d121      	bne.n	80068e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d11a      	bne.n	80068e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80068b8:	4013      	ands	r3, r2
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d111      	bne.n	80068e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ce:	085b      	lsrs	r3, r3, #1
 80068d0:	3b01      	subs	r3, #1
 80068d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d107      	bne.n	80068e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d001      	beq.n	80068ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e000      	b.n	80068ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3718      	adds	r7, #24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	40023800 	.word	0x40023800

080068fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d101      	bne.n	8006910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e0cc      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006910:	4b68      	ldr	r3, [pc, #416]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0307 	and.w	r3, r3, #7
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	429a      	cmp	r2, r3
 800691c:	d90c      	bls.n	8006938 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800691e:	4b65      	ldr	r3, [pc, #404]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	b2d2      	uxtb	r2, r2
 8006924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006926:	4b63      	ldr	r3, [pc, #396]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	429a      	cmp	r2, r3
 8006932:	d001      	beq.n	8006938 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e0b8      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b00      	cmp	r3, #0
 8006942:	d020      	beq.n	8006986 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0304 	and.w	r3, r3, #4
 800694c:	2b00      	cmp	r3, #0
 800694e:	d005      	beq.n	800695c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006950:	4b59      	ldr	r3, [pc, #356]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	4a58      	ldr	r2, [pc, #352]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006956:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800695a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0308 	and.w	r3, r3, #8
 8006964:	2b00      	cmp	r3, #0
 8006966:	d005      	beq.n	8006974 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006968:	4b53      	ldr	r3, [pc, #332]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	4a52      	ldr	r2, [pc, #328]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800696e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006972:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006974:	4b50      	ldr	r3, [pc, #320]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	494d      	ldr	r1, [pc, #308]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006982:	4313      	orrs	r3, r2
 8006984:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b00      	cmp	r3, #0
 8006990:	d044      	beq.n	8006a1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d107      	bne.n	80069aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800699a:	4b47      	ldr	r3, [pc, #284]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d119      	bne.n	80069da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e07f      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d003      	beq.n	80069ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069b6:	2b03      	cmp	r3, #3
 80069b8:	d107      	bne.n	80069ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069ba:	4b3f      	ldr	r3, [pc, #252]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d109      	bne.n	80069da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e06f      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069ca:	4b3b      	ldr	r3, [pc, #236]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e067      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069da:	4b37      	ldr	r3, [pc, #220]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f023 0203 	bic.w	r2, r3, #3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	4934      	ldr	r1, [pc, #208]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069ec:	f7fd ffde 	bl	80049ac <HAL_GetTick>
 80069f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069f2:	e00a      	b.n	8006a0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069f4:	f7fd ffda 	bl	80049ac <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e04f      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 020c 	and.w	r2, r3, #12
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d1eb      	bne.n	80069f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a1c:	4b25      	ldr	r3, [pc, #148]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0307 	and.w	r3, r3, #7
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d20c      	bcs.n	8006a44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a2a:	4b22      	ldr	r3, [pc, #136]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a2c:	683a      	ldr	r2, [r7, #0]
 8006a2e:	b2d2      	uxtb	r2, r2
 8006a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a32:	4b20      	ldr	r3, [pc, #128]	@ (8006ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d001      	beq.n	8006a44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e032      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0304 	and.w	r3, r3, #4
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a50:	4b19      	ldr	r3, [pc, #100]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	4916      	ldr	r1, [pc, #88]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d009      	beq.n	8006a82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a6e:	4b12      	ldr	r3, [pc, #72]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	00db      	lsls	r3, r3, #3
 8006a7c:	490e      	ldr	r1, [pc, #56]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a82:	f000 f821 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 8006a86:	4602      	mov	r2, r0
 8006a88:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	091b      	lsrs	r3, r3, #4
 8006a8e:	f003 030f 	and.w	r3, r3, #15
 8006a92:	490a      	ldr	r1, [pc, #40]	@ (8006abc <HAL_RCC_ClockConfig+0x1c0>)
 8006a94:	5ccb      	ldrb	r3, [r1, r3]
 8006a96:	fa22 f303 	lsr.w	r3, r2, r3
 8006a9a:	4a09      	ldr	r2, [pc, #36]	@ (8006ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a9e:	4b09      	ldr	r3, [pc, #36]	@ (8006ac4 <HAL_RCC_ClockConfig+0x1c8>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7fd ff3e 	bl	8004924 <HAL_InitTick>

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	40023c00 	.word	0x40023c00
 8006ab8:	40023800 	.word	0x40023800
 8006abc:	0800ee4c 	.word	0x0800ee4c
 8006ac0:	20000000 	.word	0x20000000
 8006ac4:	20000004 	.word	0x20000004

08006ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006acc:	b094      	sub	sp, #80	@ 0x50
 8006ace:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ae0:	4b79      	ldr	r3, [pc, #484]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f003 030c 	and.w	r3, r3, #12
 8006ae8:	2b08      	cmp	r3, #8
 8006aea:	d00d      	beq.n	8006b08 <HAL_RCC_GetSysClockFreq+0x40>
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	f200 80e1 	bhi.w	8006cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <HAL_RCC_GetSysClockFreq+0x34>
 8006af6:	2b04      	cmp	r3, #4
 8006af8:	d003      	beq.n	8006b02 <HAL_RCC_GetSysClockFreq+0x3a>
 8006afa:	e0db      	b.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006afc:	4b73      	ldr	r3, [pc, #460]	@ (8006ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8006afe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b00:	e0db      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b02:	4b72      	ldr	r3, [pc, #456]	@ (8006ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8006b04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b06:	e0d8      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b08:	4b6f      	ldr	r3, [pc, #444]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b10:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b12:	4b6d      	ldr	r3, [pc, #436]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d063      	beq.n	8006be6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	099b      	lsrs	r3, r3, #6
 8006b24:	2200      	movs	r2, #0
 8006b26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b30:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b32:	2300      	movs	r3, #0
 8006b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006b3a:	4622      	mov	r2, r4
 8006b3c:	462b      	mov	r3, r5
 8006b3e:	f04f 0000 	mov.w	r0, #0
 8006b42:	f04f 0100 	mov.w	r1, #0
 8006b46:	0159      	lsls	r1, r3, #5
 8006b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b4c:	0150      	lsls	r0, r2, #5
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4621      	mov	r1, r4
 8006b54:	1a51      	subs	r1, r2, r1
 8006b56:	6139      	str	r1, [r7, #16]
 8006b58:	4629      	mov	r1, r5
 8006b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8006b5e:	617b      	str	r3, [r7, #20]
 8006b60:	f04f 0200 	mov.w	r2, #0
 8006b64:	f04f 0300 	mov.w	r3, #0
 8006b68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	018b      	lsls	r3, r1, #6
 8006b70:	4651      	mov	r1, sl
 8006b72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b76:	4651      	mov	r1, sl
 8006b78:	018a      	lsls	r2, r1, #6
 8006b7a:	4651      	mov	r1, sl
 8006b7c:	ebb2 0801 	subs.w	r8, r2, r1
 8006b80:	4659      	mov	r1, fp
 8006b82:	eb63 0901 	sbc.w	r9, r3, r1
 8006b86:	f04f 0200 	mov.w	r2, #0
 8006b8a:	f04f 0300 	mov.w	r3, #0
 8006b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b9a:	4690      	mov	r8, r2
 8006b9c:	4699      	mov	r9, r3
 8006b9e:	4623      	mov	r3, r4
 8006ba0:	eb18 0303 	adds.w	r3, r8, r3
 8006ba4:	60bb      	str	r3, [r7, #8]
 8006ba6:	462b      	mov	r3, r5
 8006ba8:	eb49 0303 	adc.w	r3, r9, r3
 8006bac:	60fb      	str	r3, [r7, #12]
 8006bae:	f04f 0200 	mov.w	r2, #0
 8006bb2:	f04f 0300 	mov.w	r3, #0
 8006bb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006bba:	4629      	mov	r1, r5
 8006bbc:	028b      	lsls	r3, r1, #10
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bc4:	4621      	mov	r1, r4
 8006bc6:	028a      	lsls	r2, r1, #10
 8006bc8:	4610      	mov	r0, r2
 8006bca:	4619      	mov	r1, r3
 8006bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bce:	2200      	movs	r2, #0
 8006bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bd8:	f7fa f806 	bl	8000be8 <__aeabi_uldivmod>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	4613      	mov	r3, r2
 8006be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be4:	e058      	b.n	8006c98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006be6:	4b38      	ldr	r3, [pc, #224]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	099b      	lsrs	r3, r3, #6
 8006bec:	2200      	movs	r2, #0
 8006bee:	4618      	mov	r0, r3
 8006bf0:	4611      	mov	r1, r2
 8006bf2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006bf6:	623b      	str	r3, [r7, #32]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c00:	4642      	mov	r2, r8
 8006c02:	464b      	mov	r3, r9
 8006c04:	f04f 0000 	mov.w	r0, #0
 8006c08:	f04f 0100 	mov.w	r1, #0
 8006c0c:	0159      	lsls	r1, r3, #5
 8006c0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c12:	0150      	lsls	r0, r2, #5
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4641      	mov	r1, r8
 8006c1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c1e:	4649      	mov	r1, r9
 8006c20:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c24:	f04f 0200 	mov.w	r2, #0
 8006c28:	f04f 0300 	mov.w	r3, #0
 8006c2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c38:	ebb2 040a 	subs.w	r4, r2, sl
 8006c3c:	eb63 050b 	sbc.w	r5, r3, fp
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	00eb      	lsls	r3, r5, #3
 8006c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c4e:	00e2      	lsls	r2, r4, #3
 8006c50:	4614      	mov	r4, r2
 8006c52:	461d      	mov	r5, r3
 8006c54:	4643      	mov	r3, r8
 8006c56:	18e3      	adds	r3, r4, r3
 8006c58:	603b      	str	r3, [r7, #0]
 8006c5a:	464b      	mov	r3, r9
 8006c5c:	eb45 0303 	adc.w	r3, r5, r3
 8006c60:	607b      	str	r3, [r7, #4]
 8006c62:	f04f 0200 	mov.w	r2, #0
 8006c66:	f04f 0300 	mov.w	r3, #0
 8006c6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c6e:	4629      	mov	r1, r5
 8006c70:	028b      	lsls	r3, r1, #10
 8006c72:	4621      	mov	r1, r4
 8006c74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c78:	4621      	mov	r1, r4
 8006c7a:	028a      	lsls	r2, r1, #10
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c82:	2200      	movs	r2, #0
 8006c84:	61bb      	str	r3, [r7, #24]
 8006c86:	61fa      	str	r2, [r7, #28]
 8006c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c8c:	f7f9 ffac 	bl	8000be8 <__aeabi_uldivmod>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4613      	mov	r3, r2
 8006c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006c98:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	0c1b      	lsrs	r3, r3, #16
 8006c9e:	f003 0303 	and.w	r3, r3, #3
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006ca8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006caa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006cb2:	e002      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cb4:	4b05      	ldr	r3, [pc, #20]	@ (8006ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8006cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006cb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3750      	adds	r7, #80	@ 0x50
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cc6:	bf00      	nop
 8006cc8:	40023800 	.word	0x40023800
 8006ccc:	00f42400 	.word	0x00f42400

08006cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cd4:	4b03      	ldr	r3, [pc, #12]	@ (8006ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	20000000 	.word	0x20000000

08006ce8 <LL_ADC_REG_SetSequencerLength>:
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	431a      	orrs	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006d02:	bf00      	nop
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b083      	sub	sp, #12
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	bf0c      	ite	eq
 8006d22:	2301      	moveq	r3, #1
 8006d24:	2300      	movne	r3, #0
 8006d26:	b2db      	uxtb	r3, r3
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8006d34:	b590      	push	{r4, r7, lr}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8006d42:	481c      	ldr	r0, [pc, #112]	@ (8006db4 <LL_ADC_CommonInit+0x80>)
 8006d44:	f7ff ffe3 	bl	8006d0e <LL_ADC_IsEnabled>
 8006d48:	4604      	mov	r4, r0
 8006d4a:	481b      	ldr	r0, [pc, #108]	@ (8006db8 <LL_ADC_CommonInit+0x84>)
 8006d4c:	f7ff ffdf 	bl	8006d0e <LL_ADC_IsEnabled>
 8006d50:	4603      	mov	r3, r0
 8006d52:	431c      	orrs	r4, r3
 8006d54:	4819      	ldr	r0, [pc, #100]	@ (8006dbc <LL_ADC_CommonInit+0x88>)
 8006d56:	f7ff ffda 	bl	8006d0e <LL_ADC_IsEnabled>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4323      	orrs	r3, r4
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d120      	bne.n	8006da4 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d012      	beq.n	8006d90 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	4b14      	ldr	r3, [pc, #80]	@ (8006dc0 <LL_ADC_CommonInit+0x8c>)
 8006d70:	4013      	ands	r3, r2
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	6811      	ldr	r1, [r2, #0]
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	6852      	ldr	r2, [r2, #4]
 8006d7a:	4311      	orrs	r1, r2
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	6892      	ldr	r2, [r2, #8]
 8006d80:	4311      	orrs	r1, r2
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	68d2      	ldr	r2, [r2, #12]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	605a      	str	r2, [r3, #4]
 8006d8e:	e00b      	b.n	8006da8 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685a      	ldr	r2, [r3, #4]
 8006d94:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <LL_ADC_CommonInit+0x8c>)
 8006d96:	4013      	ands	r3, r2
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	605a      	str	r2, [r3, #4]
 8006da2:	e001      	b.n	8006da8 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd90      	pop	{r4, r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40012000 	.word	0x40012000
 8006db8:	40012100 	.word	0x40012100
 8006dbc:	40012200 	.word	0x40012200
 8006dc0:	fffc10e0 	.word	0xfffc10e0

08006dc4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7ff ff9b 	bl	8006d0e <LL_ADC_IsEnabled>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d117      	bne.n	8006e0e <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8006de6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	6811      	ldr	r1, [r2, #0]
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	6892      	ldr	r2, [r2, #8]
 8006df2:	430a      	orrs	r2, r1
 8006df4:	431a      	orrs	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	609a      	str	r2, [r3, #8]
 8006e0c:	e001      	b.n	8006e12 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8006e26:	2300      	movs	r3, #0
 8006e28:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f7ff ff6f 	bl	8006d0e <LL_ADC_IsEnabled>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d12b      	bne.n	8006e8e <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d009      	beq.n	8006e52 <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	605a      	str	r2, [r3, #4]
 8006e50:	e005      	b.n	8006e5e <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	689a      	ldr	r2, [r3, #8]
 8006e62:	4b0e      	ldr	r3, [pc, #56]	@ (8006e9c <LL_ADC_REG_Init+0x80>)
 8006e64:	4013      	ands	r3, r2
 8006e66:	683a      	ldr	r2, [r7, #0]
 8006e68:	6812      	ldr	r2, [r2, #0]
 8006e6a:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	68d2      	ldr	r2, [r2, #12]
 8006e72:	4311      	orrs	r1, r2
 8006e74:	683a      	ldr	r2, [r7, #0]
 8006e76:	6912      	ldr	r2, [r2, #16]
 8006e78:	430a      	orrs	r2, r1
 8006e7a:	431a      	orrs	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	4619      	mov	r1, r3
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f7ff ff2e 	bl	8006ce8 <LL_ADC_REG_SetSequencerLength>
 8006e8c:	e001      	b.n	8006e92 <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	c0fffcfd 	.word	0xc0fffcfd

08006ea0 <LL_EXTI_EnableIT_0_31>:
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8006ea8:	4b05      	ldr	r3, [pc, #20]	@ (8006ec0 <LL_EXTI_EnableIT_0_31+0x20>)
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	4904      	ldr	r1, [pc, #16]	@ (8006ec0 <LL_EXTI_EnableIT_0_31+0x20>)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	600b      	str	r3, [r1, #0]
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	40013c00 	.word	0x40013c00

08006ec4 <LL_EXTI_DisableIT_0_31>:
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8006ecc:	4b06      	ldr	r3, [pc, #24]	@ (8006ee8 <LL_EXTI_DisableIT_0_31+0x24>)
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	43db      	mvns	r3, r3
 8006ed4:	4904      	ldr	r1, [pc, #16]	@ (8006ee8 <LL_EXTI_DisableIT_0_31+0x24>)
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	600b      	str	r3, [r1, #0]
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	40013c00 	.word	0x40013c00

08006eec <LL_EXTI_EnableEvent_0_31>:
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8006ef4:	4b05      	ldr	r3, [pc, #20]	@ (8006f0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	4904      	ldr	r1, [pc, #16]	@ (8006f0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	604b      	str	r3, [r1, #4]
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	40013c00 	.word	0x40013c00

08006f10 <LL_EXTI_DisableEvent_0_31>:
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8006f18:	4b06      	ldr	r3, [pc, #24]	@ (8006f34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	43db      	mvns	r3, r3
 8006f20:	4904      	ldr	r1, [pc, #16]	@ (8006f34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006f22:	4013      	ands	r3, r2
 8006f24:	604b      	str	r3, [r1, #4]
}
 8006f26:	bf00      	nop
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40013c00 	.word	0x40013c00

08006f38 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8006f40:	4b05      	ldr	r3, [pc, #20]	@ (8006f58 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	4904      	ldr	r1, [pc, #16]	@ (8006f58 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	608b      	str	r3, [r1, #8]
}
 8006f4c:	bf00      	nop
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	40013c00 	.word	0x40013c00

08006f5c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8006f64:	4b06      	ldr	r3, [pc, #24]	@ (8006f80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	43db      	mvns	r3, r3
 8006f6c:	4904      	ldr	r1, [pc, #16]	@ (8006f80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006f6e:	4013      	ands	r3, r2
 8006f70:	608b      	str	r3, [r1, #8]
}
 8006f72:	bf00      	nop
 8006f74:	370c      	adds	r7, #12
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	40013c00 	.word	0x40013c00

08006f84 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8006f8c:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006f8e:	68da      	ldr	r2, [r3, #12]
 8006f90:	4904      	ldr	r1, [pc, #16]	@ (8006fa4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60cb      	str	r3, [r1, #12]
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr
 8006fa4:	40013c00 	.word	0x40013c00

08006fa8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8006fb0:	4b06      	ldr	r3, [pc, #24]	@ (8006fcc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006fb2:	68da      	ldr	r2, [r3, #12]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	43db      	mvns	r3, r3
 8006fb8:	4904      	ldr	r1, [pc, #16]	@ (8006fcc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006fba:	4013      	ands	r3, r2
 8006fbc:	60cb      	str	r3, [r1, #12]
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40013c00 	.word	0x40013c00

08006fd0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	791b      	ldrb	r3, [r3, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d065      	beq.n	80070b0 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d06b      	beq.n	80070c4 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	795b      	ldrb	r3, [r3, #5]
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d01c      	beq.n	800702e <LL_EXTI_Init+0x5e>
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	dc25      	bgt.n	8007044 <LL_EXTI_Init+0x74>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d002      	beq.n	8007002 <LL_EXTI_Init+0x32>
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d00b      	beq.n	8007018 <LL_EXTI_Init+0x48>
 8007000:	e020      	b.n	8007044 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff ff82 	bl	8006f10 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4618      	mov	r0, r3
 8007012:	f7ff ff45 	bl	8006ea0 <LL_EXTI_EnableIT_0_31>
          break;
 8007016:	e018      	b.n	800704a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4618      	mov	r0, r3
 800701e:	f7ff ff51 	bl	8006ec4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4618      	mov	r0, r3
 8007028:	f7ff ff60 	bl	8006eec <LL_EXTI_EnableEvent_0_31>
          break;
 800702c:	e00d      	b.n	800704a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4618      	mov	r0, r3
 8007034:	f7ff ff34 	bl	8006ea0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff ff55 	bl	8006eec <LL_EXTI_EnableEvent_0_31>
          break;
 8007042:	e002      	b.n	800704a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	73fb      	strb	r3, [r7, #15]
          break;
 8007048:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	799b      	ldrb	r3, [r3, #6]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d038      	beq.n	80070c4 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	799b      	ldrb	r3, [r3, #6]
 8007056:	2b03      	cmp	r3, #3
 8007058:	d01c      	beq.n	8007094 <LL_EXTI_Init+0xc4>
 800705a:	2b03      	cmp	r3, #3
 800705c:	dc25      	bgt.n	80070aa <LL_EXTI_Init+0xda>
 800705e:	2b01      	cmp	r3, #1
 8007060:	d002      	beq.n	8007068 <LL_EXTI_Init+0x98>
 8007062:	2b02      	cmp	r3, #2
 8007064:	d00b      	beq.n	800707e <LL_EXTI_Init+0xae>
 8007066:	e020      	b.n	80070aa <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4618      	mov	r0, r3
 800706e:	f7ff ff9b 	bl	8006fa8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f7ff ff5e 	bl	8006f38 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800707c:	e022      	b.n	80070c4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff ff6a 	bl	8006f5c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4618      	mov	r0, r3
 800708e:	f7ff ff79 	bl	8006f84 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8007092:	e017      	b.n	80070c4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff ff4d 	bl	8006f38 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff ff6e 	bl	8006f84 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80070a8:	e00c      	b.n	80070c4 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	73fb      	strb	r3, [r7, #15]
            break;
 80070ae:	e009      	b.n	80070c4 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7ff ff05 	bl	8006ec4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff ff26 	bl	8006f10 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3710      	adds	r7, #16
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}

080070ce <LL_GPIO_SetPinMode>:
{
 80070ce:	b480      	push	{r7}
 80070d0:	b08b      	sub	sp, #44	@ 0x2c
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	60f8      	str	r0, [r7, #12]
 80070d6:	60b9      	str	r1, [r7, #8]
 80070d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	fa93 f3a3 	rbit	r3, r3
 80070e8:	613b      	str	r3, [r7, #16]
  return result;
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80070f4:	2320      	movs	r3, #32
 80070f6:	e003      	b.n	8007100 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	fab3 f383 	clz	r3, r3
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	005b      	lsls	r3, r3, #1
 8007102:	2103      	movs	r1, #3
 8007104:	fa01 f303 	lsl.w	r3, r1, r3
 8007108:	43db      	mvns	r3, r3
 800710a:	401a      	ands	r2, r3
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007110:	6a3b      	ldr	r3, [r7, #32]
 8007112:	fa93 f3a3 	rbit	r3, r3
 8007116:	61fb      	str	r3, [r7, #28]
  return result;
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800711c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711e:	2b00      	cmp	r3, #0
 8007120:	d101      	bne.n	8007126 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8007122:	2320      	movs	r3, #32
 8007124:	e003      	b.n	800712e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8007126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007128:	fab3 f383 	clz	r3, r3
 800712c:	b2db      	uxtb	r3, r3
 800712e:	005b      	lsls	r3, r3, #1
 8007130:	6879      	ldr	r1, [r7, #4]
 8007132:	fa01 f303 	lsl.w	r3, r1, r3
 8007136:	431a      	orrs	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	601a      	str	r2, [r3, #0]
}
 800713c:	bf00      	nop
 800713e:	372c      	adds	r7, #44	@ 0x2c
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <LL_GPIO_SetPinOutputType>:
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	685a      	ldr	r2, [r3, #4]
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	43db      	mvns	r3, r3
 800715c:	401a      	ands	r2, r3
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	6879      	ldr	r1, [r7, #4]
 8007162:	fb01 f303 	mul.w	r3, r1, r3
 8007166:	431a      	orrs	r2, r3
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	605a      	str	r2, [r3, #4]
}
 800716c:	bf00      	nop
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <LL_GPIO_SetPinSpeed>:
{
 8007178:	b480      	push	{r7}
 800717a:	b08b      	sub	sp, #44	@ 0x2c
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	689a      	ldr	r2, [r3, #8]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	fa93 f3a3 	rbit	r3, r3
 8007192:	613b      	str	r3, [r7, #16]
  return result;
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800719e:	2320      	movs	r3, #32
 80071a0:	e003      	b.n	80071aa <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	fab3 f383 	clz	r3, r3
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	005b      	lsls	r3, r3, #1
 80071ac:	2103      	movs	r1, #3
 80071ae:	fa01 f303 	lsl.w	r3, r1, r3
 80071b2:	43db      	mvns	r3, r3
 80071b4:	401a      	ands	r2, r3
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	fa93 f3a3 	rbit	r3, r3
 80071c0:	61fb      	str	r3, [r7, #28]
  return result;
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80071cc:	2320      	movs	r3, #32
 80071ce:	e003      	b.n	80071d8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	fab3 f383 	clz	r3, r3
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	6879      	ldr	r1, [r7, #4]
 80071dc:	fa01 f303 	lsl.w	r3, r1, r3
 80071e0:	431a      	orrs	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	609a      	str	r2, [r3, #8]
}
 80071e6:	bf00      	nop
 80071e8:	372c      	adds	r7, #44	@ 0x2c
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr

080071f2 <LL_GPIO_SetPinPull>:
{
 80071f2:	b480      	push	{r7}
 80071f4:	b08b      	sub	sp, #44	@ 0x2c
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	60f8      	str	r0, [r7, #12]
 80071fa:	60b9      	str	r1, [r7, #8]
 80071fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	68da      	ldr	r2, [r3, #12]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	fa93 f3a3 	rbit	r3, r3
 800720c:	613b      	str	r3, [r7, #16]
  return result;
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d101      	bne.n	800721c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8007218:	2320      	movs	r3, #32
 800721a:	e003      	b.n	8007224 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	fab3 f383 	clz	r3, r3
 8007222:	b2db      	uxtb	r3, r3
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	2103      	movs	r1, #3
 8007228:	fa01 f303 	lsl.w	r3, r1, r3
 800722c:	43db      	mvns	r3, r3
 800722e:	401a      	ands	r2, r3
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	fa93 f3a3 	rbit	r3, r3
 800723a:	61fb      	str	r3, [r7, #28]
  return result;
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007242:	2b00      	cmp	r3, #0
 8007244:	d101      	bne.n	800724a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8007246:	2320      	movs	r3, #32
 8007248:	e003      	b.n	8007252 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	fab3 f383 	clz	r3, r3
 8007250:	b2db      	uxtb	r3, r3
 8007252:	005b      	lsls	r3, r3, #1
 8007254:	6879      	ldr	r1, [r7, #4]
 8007256:	fa01 f303 	lsl.w	r3, r1, r3
 800725a:	431a      	orrs	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	60da      	str	r2, [r3, #12]
}
 8007260:	bf00      	nop
 8007262:	372c      	adds	r7, #44	@ 0x2c
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <LL_GPIO_SetAFPin_0_7>:
{
 800726c:	b480      	push	{r7}
 800726e:	b08b      	sub	sp, #44	@ 0x2c
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6a1a      	ldr	r2, [r3, #32]
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	fa93 f3a3 	rbit	r3, r3
 8007286:	613b      	str	r3, [r7, #16]
  return result;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8007292:	2320      	movs	r3, #32
 8007294:	e003      	b.n	800729e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	fab3 f383 	clz	r3, r3
 800729c:	b2db      	uxtb	r3, r3
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	210f      	movs	r1, #15
 80072a2:	fa01 f303 	lsl.w	r3, r1, r3
 80072a6:	43db      	mvns	r3, r3
 80072a8:	401a      	ands	r2, r3
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	fa93 f3a3 	rbit	r3, r3
 80072b4:	61fb      	str	r3, [r7, #28]
  return result;
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80072ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d101      	bne.n	80072c4 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80072c0:	2320      	movs	r3, #32
 80072c2:	e003      	b.n	80072cc <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80072c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c6:	fab3 f383 	clz	r3, r3
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	6879      	ldr	r1, [r7, #4]
 80072d0:	fa01 f303 	lsl.w	r3, r1, r3
 80072d4:	431a      	orrs	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	621a      	str	r2, [r3, #32]
}
 80072da:	bf00      	nop
 80072dc:	372c      	adds	r7, #44	@ 0x2c
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <LL_GPIO_SetAFPin_8_15>:
{
 80072e6:	b480      	push	{r7}
 80072e8:	b08b      	sub	sp, #44	@ 0x2c
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	60f8      	str	r0, [r7, #12]
 80072ee:	60b9      	str	r1, [r7, #8]
 80072f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	0a1b      	lsrs	r3, r3, #8
 80072fa:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	fa93 f3a3 	rbit	r3, r3
 8007302:	613b      	str	r3, [r7, #16]
  return result;
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800730e:	2320      	movs	r3, #32
 8007310:	e003      	b.n	800731a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	fab3 f383 	clz	r3, r3
 8007318:	b2db      	uxtb	r3, r3
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	210f      	movs	r1, #15
 800731e:	fa01 f303 	lsl.w	r3, r1, r3
 8007322:	43db      	mvns	r3, r3
 8007324:	401a      	ands	r2, r3
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	0a1b      	lsrs	r3, r3, #8
 800732a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	fa93 f3a3 	rbit	r3, r3
 8007332:	61fb      	str	r3, [r7, #28]
  return result;
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800733e:	2320      	movs	r3, #32
 8007340:	e003      	b.n	800734a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	fab3 f383 	clz	r3, r3
 8007348:	b2db      	uxtb	r3, r3
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	6879      	ldr	r1, [r7, #4]
 800734e:	fa01 f303 	lsl.w	r3, r1, r3
 8007352:	431a      	orrs	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8007358:	bf00      	nop
 800735a:	372c      	adds	r7, #44	@ 0x2c
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b08a      	sub	sp, #40	@ 0x28
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800736e:	2300      	movs	r3, #0
 8007370:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8007372:	2300      	movs	r3, #0
 8007374:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	fa93 f3a3 	rbit	r3, r3
 8007382:	617b      	str	r3, [r7, #20]
  return result;
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <LL_GPIO_Init+0x2e>
    return 32U;
 800738e:	2320      	movs	r3, #32
 8007390:	e003      	b.n	800739a <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	fab3 f383 	clz	r3, r3
 8007398:	b2db      	uxtb	r3, r3
 800739a:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800739c:	e057      	b.n	800744e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	2101      	movs	r1, #1
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	fa01 f303 	lsl.w	r3, r1, r3
 80073aa:	4013      	ands	r3, r2
 80073ac:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d049      	beq.n	8007448 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d003      	beq.n	80073c4 <LL_GPIO_Init+0x60>
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d10d      	bne.n	80073e0 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	461a      	mov	r2, r3
 80073ca:	6a39      	ldr	r1, [r7, #32]
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f7ff fed3 	bl	8007178 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	461a      	mov	r2, r3
 80073d8:	6a39      	ldr	r1, [r7, #32]
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f7ff feb4 	bl	8007148 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6a39      	ldr	r1, [r7, #32]
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7ff ff02 	bl	80071f2 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d121      	bne.n	800743a <LL_GPIO_Init+0xd6>
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	fa93 f3a3 	rbit	r3, r3
 8007400:	60bb      	str	r3, [r7, #8]
  return result;
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <LL_GPIO_Init+0xac>
    return 32U;
 800740c:	2320      	movs	r3, #32
 800740e:	e003      	b.n	8007418 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	fab3 f383 	clz	r3, r3
 8007416:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8007418:	2b07      	cmp	r3, #7
 800741a:	d807      	bhi.n	800742c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	461a      	mov	r2, r3
 8007422:	6a39      	ldr	r1, [r7, #32]
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7ff ff21 	bl	800726c <LL_GPIO_SetAFPin_0_7>
 800742a:	e006      	b.n	800743a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	461a      	mov	r2, r3
 8007432:	6a39      	ldr	r1, [r7, #32]
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f7ff ff56 	bl	80072e6 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	461a      	mov	r2, r3
 8007440:	6a39      	ldr	r1, [r7, #32]
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff fe43 	bl	80070ce <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8007448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744a:	3301      	adds	r3, #1
 800744c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	fa22 f303 	lsr.w	r3, r2, r3
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1a0      	bne.n	800739e <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3728      	adds	r7, #40	@ 0x28
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8007468:	b480      	push	{r7}
 800746a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800746c:	4b04      	ldr	r3, [pc, #16]	@ (8007480 <LL_RCC_GetSysClkSource+0x18>)
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	f003 030c 	and.w	r3, r3, #12
}
 8007474:	4618      	mov	r0, r3
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40023800 	.word	0x40023800

08007484 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8007484:	b480      	push	{r7}
 8007486:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8007488:	4b04      	ldr	r3, [pc, #16]	@ (800749c <LL_RCC_GetAHBPrescaler+0x18>)
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8007490:	4618      	mov	r0, r3
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	40023800 	.word	0x40023800

080074a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80074a0:	b480      	push	{r7}
 80074a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80074a4:	4b04      	ldr	r3, [pc, #16]	@ (80074b8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40023800 	.word	0x40023800

080074bc <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80074c0:	4b04      	ldr	r3, [pc, #16]	@ (80074d4 <LL_RCC_GetAPB2Prescaler+0x18>)
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	40023800 	.word	0x40023800

080074d8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80074d8:	b480      	push	{r7}
 80074da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80074dc:	4b04      	ldr	r3, [pc, #16]	@ (80074f0 <LL_RCC_PLL_GetMainSource+0x18>)
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40023800 	.word	0x40023800

080074f4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80074f4:	b480      	push	{r7}
 80074f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80074f8:	4b04      	ldr	r3, [pc, #16]	@ (800750c <LL_RCC_PLL_GetN+0x18>)
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	099b      	lsrs	r3, r3, #6
 80074fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8007502:	4618      	mov	r0, r3
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	40023800 	.word	0x40023800

08007510 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8007510:	b480      	push	{r7}
 8007512:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8007514:	4b04      	ldr	r3, [pc, #16]	@ (8007528 <LL_RCC_PLL_GetP+0x18>)
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800751c:	4618      	mov	r0, r3
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	40023800 	.word	0x40023800

0800752c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800752c:	b480      	push	{r7}
 800752e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007530:	4b04      	ldr	r3, [pc, #16]	@ (8007544 <LL_RCC_PLL_GetDivider+0x18>)
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8007538:	4618      	mov	r0, r3
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	40023800 	.word	0x40023800

08007548 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8007550:	f000 f820 	bl	8007594 <RCC_GetSystemClockFreq>
 8007554:	4602      	mov	r2, r0
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4618      	mov	r0, r3
 8007560:	f000 f83e 	bl	80075e0 <RCC_GetHCLKClockFreq>
 8007564:	4602      	mov	r2, r0
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	4618      	mov	r0, r3
 8007570:	f000 f84c 	bl	800760c <RCC_GetPCLK1ClockFreq>
 8007574:	4602      	mov	r2, r0
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 f858 	bl	8007634 <RCC_GetPCLK2ClockFreq>
 8007584:	4602      	mov	r2, r0
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	60da      	str	r2, [r3, #12]
}
 800758a:	bf00      	nop
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800759a:	2300      	movs	r3, #0
 800759c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800759e:	f7ff ff63 	bl	8007468 <LL_RCC_GetSysClkSource>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b08      	cmp	r3, #8
 80075a6:	d00c      	beq.n	80075c2 <RCC_GetSystemClockFreq+0x2e>
 80075a8:	2b08      	cmp	r3, #8
 80075aa:	d80f      	bhi.n	80075cc <RCC_GetSystemClockFreq+0x38>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d002      	beq.n	80075b6 <RCC_GetSystemClockFreq+0x22>
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d003      	beq.n	80075bc <RCC_GetSystemClockFreq+0x28>
 80075b4:	e00a      	b.n	80075cc <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80075b6:	4b09      	ldr	r3, [pc, #36]	@ (80075dc <RCC_GetSystemClockFreq+0x48>)
 80075b8:	607b      	str	r3, [r7, #4]
      break;
 80075ba:	e00a      	b.n	80075d2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80075bc:	4b07      	ldr	r3, [pc, #28]	@ (80075dc <RCC_GetSystemClockFreq+0x48>)
 80075be:	607b      	str	r3, [r7, #4]
      break;
 80075c0:	e007      	b.n	80075d2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80075c2:	2008      	movs	r0, #8
 80075c4:	f000 f84a 	bl	800765c <RCC_PLL_GetFreqDomain_SYS>
 80075c8:	6078      	str	r0, [r7, #4]
      break;
 80075ca:	e002      	b.n	80075d2 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80075cc:	4b03      	ldr	r3, [pc, #12]	@ (80075dc <RCC_GetSystemClockFreq+0x48>)
 80075ce:	607b      	str	r3, [r7, #4]
      break;
 80075d0:	bf00      	nop
  }

  return frequency;
 80075d2:	687b      	ldr	r3, [r7, #4]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	00f42400 	.word	0x00f42400

080075e0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80075e8:	f7ff ff4c 	bl	8007484 <LL_RCC_GetAHBPrescaler>
 80075ec:	4603      	mov	r3, r0
 80075ee:	091b      	lsrs	r3, r3, #4
 80075f0:	f003 030f 	and.w	r3, r3, #15
 80075f4:	4a04      	ldr	r2, [pc, #16]	@ (8007608 <RCC_GetHCLKClockFreq+0x28>)
 80075f6:	5cd3      	ldrb	r3, [r2, r3]
 80075f8:	461a      	mov	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	40d3      	lsrs	r3, r2
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	0800ee4c 	.word	0x0800ee4c

0800760c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8007614:	f7ff ff44 	bl	80074a0 <LL_RCC_GetAPB1Prescaler>
 8007618:	4603      	mov	r3, r0
 800761a:	0a9b      	lsrs	r3, r3, #10
 800761c:	4a04      	ldr	r2, [pc, #16]	@ (8007630 <RCC_GetPCLK1ClockFreq+0x24>)
 800761e:	5cd3      	ldrb	r3, [r2, r3]
 8007620:	461a      	mov	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	40d3      	lsrs	r3, r2
}
 8007626:	4618      	mov	r0, r3
 8007628:	3708      	adds	r7, #8
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	0800ee5c 	.word	0x0800ee5c

08007634 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800763c:	f7ff ff3e 	bl	80074bc <LL_RCC_GetAPB2Prescaler>
 8007640:	4603      	mov	r3, r0
 8007642:	0b5b      	lsrs	r3, r3, #13
 8007644:	4a04      	ldr	r2, [pc, #16]	@ (8007658 <RCC_GetPCLK2ClockFreq+0x24>)
 8007646:	5cd3      	ldrb	r3, [r2, r3]
 8007648:	461a      	mov	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	40d3      	lsrs	r3, r2
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	0800ee5c 	.word	0x0800ee5c

0800765c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800765c:	b590      	push	{r4, r7, lr}
 800765e:	b087      	sub	sp, #28
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8007668:	2300      	movs	r3, #0
 800766a:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 800766c:	2300      	movs	r3, #0
 800766e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8007670:	f7ff ff32 	bl	80074d8 <LL_RCC_PLL_GetMainSource>
 8007674:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d004      	beq.n	8007686 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007682:	d003      	beq.n	800768c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8007684:	e005      	b.n	8007692 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8007686:	4b12      	ldr	r3, [pc, #72]	@ (80076d0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8007688:	617b      	str	r3, [r7, #20]
      break;
 800768a:	e005      	b.n	8007698 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800768c:	4b10      	ldr	r3, [pc, #64]	@ (80076d0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800768e:	617b      	str	r3, [r7, #20]
      break;
 8007690:	e002      	b.n	8007698 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8007692:	4b0f      	ldr	r3, [pc, #60]	@ (80076d0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8007694:	617b      	str	r3, [r7, #20]
      break;
 8007696:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b08      	cmp	r3, #8
 800769c:	d113      	bne.n	80076c6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800769e:	f7ff ff45 	bl	800752c <LL_RCC_PLL_GetDivider>
 80076a2:	4602      	mov	r2, r0
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	fbb3 f4f2 	udiv	r4, r3, r2
 80076aa:	f7ff ff23 	bl	80074f4 <LL_RCC_PLL_GetN>
 80076ae:	4603      	mov	r3, r0
 80076b0:	fb03 f404 	mul.w	r4, r3, r4
 80076b4:	f7ff ff2c 	bl	8007510 <LL_RCC_PLL_GetP>
 80076b8:	4603      	mov	r3, r0
 80076ba:	0c1b      	lsrs	r3, r3, #16
 80076bc:	3301      	adds	r3, #1
 80076be:	005b      	lsls	r3, r3, #1
 80076c0:	fbb4 f3f3 	udiv	r3, r4, r3
 80076c4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80076c6:	693b      	ldr	r3, [r7, #16]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	371c      	adds	r7, #28
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd90      	pop	{r4, r7, pc}
 80076d0:	00f42400 	.word	0x00f42400

080076d4 <LL_SPI_IsEnabled>:
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e4:	2b40      	cmp	r3, #64	@ 0x40
 80076e6:	d101      	bne.n	80076ec <LL_SPI_IsEnabled+0x18>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e000      	b.n	80076ee <LL_SPI_IsEnabled+0x1a>
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <LL_SPI_SetCRCPolynomial>:
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	b29b      	uxth	r3, r3
 8007708:	461a      	mov	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	611a      	str	r2, [r3, #16]
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b084      	sub	sp, #16
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f7ff ffd3 	bl	80076d4 <LL_SPI_IsEnabled>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d139      	bne.n	80077a8 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800773c:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8007740:	683a      	ldr	r2, [r7, #0]
 8007742:	6811      	ldr	r1, [r2, #0]
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	6852      	ldr	r2, [r2, #4]
 8007748:	4311      	orrs	r1, r2
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	6892      	ldr	r2, [r2, #8]
 800774e:	4311      	orrs	r1, r2
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	68d2      	ldr	r2, [r2, #12]
 8007754:	4311      	orrs	r1, r2
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	6912      	ldr	r2, [r2, #16]
 800775a:	4311      	orrs	r1, r2
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	6952      	ldr	r2, [r2, #20]
 8007760:	4311      	orrs	r1, r2
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	6992      	ldr	r2, [r2, #24]
 8007766:	4311      	orrs	r1, r2
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	69d2      	ldr	r2, [r2, #28]
 800776c:	4311      	orrs	r1, r2
 800776e:	683a      	ldr	r2, [r7, #0]
 8007770:	6a12      	ldr	r2, [r2, #32]
 8007772:	430a      	orrs	r2, r1
 8007774:	431a      	orrs	r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f023 0204 	bic.w	r2, r3, #4
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	0c1b      	lsrs	r3, r3, #16
 8007788:	431a      	orrs	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007796:	d105      	bne.n	80077a4 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800779c:	4619      	mov	r1, r3
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7ff ffab 	bl	80076fa <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80077a4:	2300      	movs	r3, #0
 80077a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	61da      	str	r2, [r3, #28]
  return status;
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <LL_TIM_SetPrescaler>:
{
 80077be:	b480      	push	{r7}
 80077c0:	b083      	sub	sp, #12
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
 80077c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80077ce:	bf00      	nop
 80077d0:	370c      	adds	r7, #12
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <LL_TIM_SetAutoReload>:
{
 80077da:	b480      	push	{r7}
 80077dc:	b083      	sub	sp, #12
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	683a      	ldr	r2, [r7, #0]
 80077e8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80077ea:	bf00      	nop
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <LL_TIM_SetRepetitionCounter>:
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007806:	bf00      	nop
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr

08007812 <LL_TIM_OC_SetCompareCH1>:
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
 800781a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	683a      	ldr	r2, [r7, #0]
 8007820:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr

0800782e <LL_TIM_OC_SetCompareCH2>:
{
 800782e:	b480      	push	{r7}
 8007830:	b083      	sub	sp, #12
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	683a      	ldr	r2, [r7, #0]
 800783c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800783e:	bf00      	nop
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <LL_TIM_OC_SetCompareCH3>:
{
 800784a:	b480      	push	{r7}
 800784c:	b083      	sub	sp, #12
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <LL_TIM_OC_SetCompareCH4>:
{
 8007866:	b480      	push	{r7}
 8007868:	b083      	sub	sp, #12
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8007876:	bf00      	nop
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8007882:	b480      	push	{r7}
 8007884:	b083      	sub	sp, #12
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f043 0201 	orr.w	r2, r3, #1
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	615a      	str	r2, [r3, #20]
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
	...

080078a4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a3d      	ldr	r2, [pc, #244]	@ (80079ac <LL_TIM_Init+0x108>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <LL_TIM_Init+0x40>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c2:	d00f      	beq.n	80078e4 <LL_TIM_Init+0x40>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a3a      	ldr	r2, [pc, #232]	@ (80079b0 <LL_TIM_Init+0x10c>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d00b      	beq.n	80078e4 <LL_TIM_Init+0x40>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a39      	ldr	r2, [pc, #228]	@ (80079b4 <LL_TIM_Init+0x110>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d007      	beq.n	80078e4 <LL_TIM_Init+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a38      	ldr	r2, [pc, #224]	@ (80079b8 <LL_TIM_Init+0x114>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d003      	beq.n	80078e4 <LL_TIM_Init+0x40>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a37      	ldr	r2, [pc, #220]	@ (80079bc <LL_TIM_Init+0x118>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d106      	bne.n	80078f2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a2d      	ldr	r2, [pc, #180]	@ (80079ac <LL_TIM_Init+0x108>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d02b      	beq.n	8007952 <LL_TIM_Init+0xae>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007900:	d027      	beq.n	8007952 <LL_TIM_Init+0xae>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a2a      	ldr	r2, [pc, #168]	@ (80079b0 <LL_TIM_Init+0x10c>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d023      	beq.n	8007952 <LL_TIM_Init+0xae>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a29      	ldr	r2, [pc, #164]	@ (80079b4 <LL_TIM_Init+0x110>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d01f      	beq.n	8007952 <LL_TIM_Init+0xae>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a28      	ldr	r2, [pc, #160]	@ (80079b8 <LL_TIM_Init+0x114>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d01b      	beq.n	8007952 <LL_TIM_Init+0xae>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a27      	ldr	r2, [pc, #156]	@ (80079bc <LL_TIM_Init+0x118>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d017      	beq.n	8007952 <LL_TIM_Init+0xae>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a26      	ldr	r2, [pc, #152]	@ (80079c0 <LL_TIM_Init+0x11c>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d013      	beq.n	8007952 <LL_TIM_Init+0xae>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a25      	ldr	r2, [pc, #148]	@ (80079c4 <LL_TIM_Init+0x120>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d00f      	beq.n	8007952 <LL_TIM_Init+0xae>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a24      	ldr	r2, [pc, #144]	@ (80079c8 <LL_TIM_Init+0x124>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d00b      	beq.n	8007952 <LL_TIM_Init+0xae>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a23      	ldr	r2, [pc, #140]	@ (80079cc <LL_TIM_Init+0x128>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d007      	beq.n	8007952 <LL_TIM_Init+0xae>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a22      	ldr	r2, [pc, #136]	@ (80079d0 <LL_TIM_Init+0x12c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d003      	beq.n	8007952 <LL_TIM_Init+0xae>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a21      	ldr	r2, [pc, #132]	@ (80079d4 <LL_TIM_Init+0x130>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d106      	bne.n	8007960 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	4313      	orrs	r3, r2
 800795e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	4619      	mov	r1, r3
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff ff34 	bl	80077da <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7ff ff20 	bl	80077be <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a0a      	ldr	r2, [pc, #40]	@ (80079ac <LL_TIM_Init+0x108>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d003      	beq.n	800798e <LL_TIM_Init+0xea>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a0c      	ldr	r2, [pc, #48]	@ (80079bc <LL_TIM_Init+0x118>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d105      	bne.n	800799a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	4619      	mov	r1, r3
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff ff2e 	bl	80077f6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7ff ff71 	bl	8007882 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	40010000 	.word	0x40010000
 80079b0:	40000400 	.word	0x40000400
 80079b4:	40000800 	.word	0x40000800
 80079b8:	40000c00 	.word	0x40000c00
 80079bc:	40010400 	.word	0x40010400
 80079c0:	40014000 	.word	0x40014000
 80079c4:	40014400 	.word	0x40014400
 80079c8:	40014800 	.word	0x40014800
 80079cc:	40001800 	.word	0x40001800
 80079d0:	40001c00 	.word	0x40001c00
 80079d4:	40002000 	.word	0x40002000

080079d8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b086      	sub	sp, #24
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079ee:	d027      	beq.n	8007a40 <LL_TIM_OC_Init+0x68>
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079f6:	d82a      	bhi.n	8007a4e <LL_TIM_OC_Init+0x76>
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079fe:	d018      	beq.n	8007a32 <LL_TIM_OC_Init+0x5a>
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a06:	d822      	bhi.n	8007a4e <LL_TIM_OC_Init+0x76>
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d003      	beq.n	8007a16 <LL_TIM_OC_Init+0x3e>
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2b10      	cmp	r3, #16
 8007a12:	d007      	beq.n	8007a24 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8007a14:	e01b      	b.n	8007a4e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007a16:	6879      	ldr	r1, [r7, #4]
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f861 	bl	8007ae0 <OC1Config>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	75fb      	strb	r3, [r7, #23]
      break;
 8007a22:	e015      	b.n	8007a50 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8007a24:	6879      	ldr	r1, [r7, #4]
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f000 f8c6 	bl	8007bb8 <OC2Config>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8007a30:	e00e      	b.n	8007a50 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8007a32:	6879      	ldr	r1, [r7, #4]
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 f92f 	bl	8007c98 <OC3Config>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	75fb      	strb	r3, [r7, #23]
      break;
 8007a3e:	e007      	b.n	8007a50 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8007a40:	6879      	ldr	r1, [r7, #4]
 8007a42:	68f8      	ldr	r0, [r7, #12]
 8007a44:	f000 f998 	bl	8007d78 <OC4Config>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a4c:	e000      	b.n	8007a50 <LL_TIM_OC_Init+0x78>
      break;
 8007a4e:	bf00      	nop
  }

  return result;
 8007a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3718      	adds	r7, #24
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	b085      	sub	sp, #20
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]
 8007a62:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8007a64:	2300      	movs	r3, #0
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	7b12      	ldrb	r2, [r2, #12]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	89d2      	ldrh	r2, [r2, #14]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3714      	adds	r7, #20
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
	...

08007ae0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6a1b      	ldr	r3, [r3, #32]
 8007aee:	f023 0201 	bic.w	r2, r3, #1
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a1b      	ldr	r3, [r3, #32]
 8007afa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f023 0303 	bic.w	r3, r3, #3
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f023 0202 	bic.w	r2, r3, #2
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	f023 0201 	bic.w	r2, r3, #1
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8007bb0 <OC1Config+0xd0>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d003      	beq.n	8007b4a <OC1Config+0x6a>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a1b      	ldr	r2, [pc, #108]	@ (8007bb4 <OC1Config+0xd4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d11e      	bne.n	8007b88 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f023 0208 	bic.w	r2, r3, #8
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	695b      	ldr	r3, [r3, #20]
 8007b54:	009b      	lsls	r3, r3, #2
 8007b56:	4313      	orrs	r3, r2
 8007b58:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f023 0204 	bic.w	r2, r3, #4
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	005b      	lsls	r3, r3, #1
 8007b84:	4313      	orrs	r3, r2
 8007b86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	4619      	mov	r1, r3
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7ff fe39 	bl	8007812 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3718      	adds	r7, #24
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}
 8007bb0:	40010000 	.word	0x40010000
 8007bb4:	40010400 	.word	0x40010400

08007bb8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	f023 0210 	bic.w	r2, r3, #16
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	021b      	lsls	r3, r3, #8
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	f023 0220 	bic.w	r2, r3, #32
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	4313      	orrs	r3, r2
 8007c06:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	f023 0210 	bic.w	r2, r3, #16
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	011b      	lsls	r3, r3, #4
 8007c14:	4313      	orrs	r3, r2
 8007c16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8007c90 <OC2Config+0xd8>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d003      	beq.n	8007c28 <OC2Config+0x70>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a1c      	ldr	r2, [pc, #112]	@ (8007c94 <OC2Config+0xdc>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d11f      	bne.n	8007c68 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	019b      	lsls	r3, r3, #6
 8007c34:	4313      	orrs	r3, r2
 8007c36:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	019b      	lsls	r3, r3, #6
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	00db      	lsls	r3, r3, #3
 8007c64:	4313      	orrs	r3, r2
 8007c66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	4619      	mov	r1, r3
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7ff fdd7 	bl	800782e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3718      	adds	r7, #24
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	40010000 	.word	0x40010000
 8007c94:	40010400 	.word	0x40010400

08007c98 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	69db      	ldr	r3, [r3, #28]
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f023 0303 	bic.w	r3, r3, #3
 8007cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	021b      	lsls	r3, r3, #8
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	021b      	lsls	r3, r3, #8
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8007d70 <OC3Config+0xd8>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d003      	beq.n	8007d06 <OC3Config+0x6e>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a1c      	ldr	r2, [pc, #112]	@ (8007d74 <OC3Config+0xdc>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d11f      	bne.n	8007d46 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	695b      	ldr	r3, [r3, #20]
 8007d10:	029b      	lsls	r3, r3, #10
 8007d12:	4313      	orrs	r3, r2
 8007d14:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	029b      	lsls	r3, r3, #10
 8007d22:	4313      	orrs	r3, r2
 8007d24:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	011b      	lsls	r3, r3, #4
 8007d32:	4313      	orrs	r3, r2
 8007d34:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	015b      	lsls	r3, r3, #5
 8007d42:	4313      	orrs	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	693a      	ldr	r2, [r7, #16]
 8007d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	4619      	mov	r1, r3
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f7ff fd76 	bl	800784a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	697a      	ldr	r2, [r7, #20]
 8007d62:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	40010000 	.word	0x40010000
 8007d74:	40010400 	.word	0x40010400

08007d78 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b086      	sub	sp, #24
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	021b      	lsls	r3, r3, #8
 8007db4:	4313      	orrs	r3, r2
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	691b      	ldr	r3, [r3, #16]
 8007dc2:	031b      	lsls	r3, r3, #12
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	031b      	lsls	r3, r3, #12
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a11      	ldr	r2, [pc, #68]	@ (8007e20 <OC4Config+0xa8>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d003      	beq.n	8007de8 <OC4Config+0x70>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a10      	ldr	r2, [pc, #64]	@ (8007e24 <OC4Config+0xac>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d107      	bne.n	8007df8 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	019b      	lsls	r3, r3, #6
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff fd2b 	bl	8007866 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	40010000 	.word	0x40010000
 8007e24:	40010400 	.word	0x40010400

08007e28 <LL_USART_IsEnabled>:
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e3c:	bf0c      	ite	eq
 8007e3e:	2301      	moveq	r3, #1
 8007e40:	2300      	movne	r3, #0
 8007e42:	b2db      	uxtb	r3, r3
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	370c      	adds	r7, #12
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <LL_USART_SetStopBitsLength>:
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	431a      	orrs	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	611a      	str	r2, [r3, #16]
}
 8007e6a:	bf00      	nop
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <LL_USART_SetHWFlowCtrl>:
{
 8007e76:	b480      	push	{r7}
 8007e78:	b083      	sub	sp, #12
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	695b      	ldr	r3, [r3, #20]
 8007e84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	431a      	orrs	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	615a      	str	r2, [r3, #20]
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <LL_USART_SetBaudRate>:
{
 8007e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ea0:	b0c0      	sub	sp, #256	@ 0x100
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007ea8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8007eac:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8007eb0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8007eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ebc:	f040 810c 	bne.w	80080d8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8007ec0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007eca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007ece:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	1891      	adds	r1, r2, r2
 8007ed8:	6639      	str	r1, [r7, #96]	@ 0x60
 8007eda:	415b      	adcs	r3, r3
 8007edc:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ede:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	eb12 0801 	adds.w	r8, r2, r1
 8007ee8:	4629      	mov	r1, r5
 8007eea:	eb43 0901 	adc.w	r9, r3, r1
 8007eee:	f04f 0200 	mov.w	r2, #0
 8007ef2:	f04f 0300 	mov.w	r3, #0
 8007ef6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007efa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007efe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f02:	4690      	mov	r8, r2
 8007f04:	4699      	mov	r9, r3
 8007f06:	4623      	mov	r3, r4
 8007f08:	eb18 0303 	adds.w	r3, r8, r3
 8007f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f10:	462b      	mov	r3, r5
 8007f12:	eb49 0303 	adc.w	r3, r9, r3
 8007f16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007f1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007f1e:	2200      	movs	r2, #0
 8007f20:	469a      	mov	sl, r3
 8007f22:	4693      	mov	fp, r2
 8007f24:	eb1a 030a 	adds.w	r3, sl, sl
 8007f28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f2a:	eb4b 030b 	adc.w	r3, fp, fp
 8007f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007f34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007f38:	f7f8 fe56 	bl	8000be8 <__aeabi_uldivmod>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4b64      	ldr	r3, [pc, #400]	@ (80080d4 <LL_USART_SetBaudRate+0x238>)
 8007f42:	fba3 2302 	umull	r2, r3, r3, r2
 8007f46:	095b      	lsrs	r3, r3, #5
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	011b      	lsls	r3, r3, #4
 8007f4c:	b29c      	uxth	r4, r3
 8007f4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007f52:	2200      	movs	r2, #0
 8007f54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f58:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007f5c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8007f60:	4642      	mov	r2, r8
 8007f62:	464b      	mov	r3, r9
 8007f64:	1891      	adds	r1, r2, r2
 8007f66:	6539      	str	r1, [r7, #80]	@ 0x50
 8007f68:	415b      	adcs	r3, r3
 8007f6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007f70:	4641      	mov	r1, r8
 8007f72:	1851      	adds	r1, r2, r1
 8007f74:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f76:	4649      	mov	r1, r9
 8007f78:	414b      	adcs	r3, r1
 8007f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f7c:	f04f 0200 	mov.w	r2, #0
 8007f80:	f04f 0300 	mov.w	r3, #0
 8007f84:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8007f88:	4659      	mov	r1, fp
 8007f8a:	00cb      	lsls	r3, r1, #3
 8007f8c:	4651      	mov	r1, sl
 8007f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f92:	4651      	mov	r1, sl
 8007f94:	00ca      	lsls	r2, r1, #3
 8007f96:	4610      	mov	r0, r2
 8007f98:	4619      	mov	r1, r3
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	4642      	mov	r2, r8
 8007f9e:	189b      	adds	r3, r3, r2
 8007fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007fa4:	464b      	mov	r3, r9
 8007fa6:	460a      	mov	r2, r1
 8007fa8:	eb42 0303 	adc.w	r3, r2, r3
 8007fac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007fb0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007fba:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8007fbe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	18db      	adds	r3, r3, r3
 8007fc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fc8:	4613      	mov	r3, r2
 8007fca:	eb42 0303 	adc.w	r3, r2, r3
 8007fce:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fd0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007fd4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8007fd8:	f7f8 fe06 	bl	8000be8 <__aeabi_uldivmod>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	4611      	mov	r1, r2
 8007fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80080d4 <LL_USART_SetBaudRate+0x238>)
 8007fe4:	fba3 2301 	umull	r2, r3, r3, r1
 8007fe8:	095b      	lsrs	r3, r3, #5
 8007fea:	2264      	movs	r2, #100	@ 0x64
 8007fec:	fb02 f303 	mul.w	r3, r2, r3
 8007ff0:	1acb      	subs	r3, r1, r3
 8007ff2:	00db      	lsls	r3, r3, #3
 8007ff4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007ff8:	4b36      	ldr	r3, [pc, #216]	@ (80080d4 <LL_USART_SetBaudRate+0x238>)
 8007ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8007ffe:	095b      	lsrs	r3, r3, #5
 8008000:	b29b      	uxth	r3, r3
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	b29b      	uxth	r3, r3
 8008006:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800800a:	b29b      	uxth	r3, r3
 800800c:	4423      	add	r3, r4
 800800e:	b29c      	uxth	r4, r3
 8008010:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008014:	2200      	movs	r2, #0
 8008016:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800801a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800801e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8008022:	4642      	mov	r2, r8
 8008024:	464b      	mov	r3, r9
 8008026:	1891      	adds	r1, r2, r2
 8008028:	63b9      	str	r1, [r7, #56]	@ 0x38
 800802a:	415b      	adcs	r3, r3
 800802c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800802e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008032:	4641      	mov	r1, r8
 8008034:	1851      	adds	r1, r2, r1
 8008036:	6339      	str	r1, [r7, #48]	@ 0x30
 8008038:	4649      	mov	r1, r9
 800803a:	414b      	adcs	r3, r1
 800803c:	637b      	str	r3, [r7, #52]	@ 0x34
 800803e:	f04f 0200 	mov.w	r2, #0
 8008042:	f04f 0300 	mov.w	r3, #0
 8008046:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800804a:	4659      	mov	r1, fp
 800804c:	00cb      	lsls	r3, r1, #3
 800804e:	4651      	mov	r1, sl
 8008050:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008054:	4651      	mov	r1, sl
 8008056:	00ca      	lsls	r2, r1, #3
 8008058:	4610      	mov	r0, r2
 800805a:	4619      	mov	r1, r3
 800805c:	4603      	mov	r3, r0
 800805e:	4642      	mov	r2, r8
 8008060:	189b      	adds	r3, r3, r2
 8008062:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008066:	464b      	mov	r3, r9
 8008068:	460a      	mov	r2, r1
 800806a:	eb42 0303 	adc.w	r3, r2, r3
 800806e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008072:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008076:	2200      	movs	r2, #0
 8008078:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800807c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8008080:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008084:	460b      	mov	r3, r1
 8008086:	18db      	adds	r3, r3, r3
 8008088:	62bb      	str	r3, [r7, #40]	@ 0x28
 800808a:	4613      	mov	r3, r2
 800808c:	eb42 0303 	adc.w	r3, r2, r3
 8008090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008092:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008096:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800809a:	f7f8 fda5 	bl	8000be8 <__aeabi_uldivmod>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	4b0c      	ldr	r3, [pc, #48]	@ (80080d4 <LL_USART_SetBaudRate+0x238>)
 80080a4:	fba3 1302 	umull	r1, r3, r3, r2
 80080a8:	095b      	lsrs	r3, r3, #5
 80080aa:	2164      	movs	r1, #100	@ 0x64
 80080ac:	fb01 f303 	mul.w	r3, r1, r3
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	00db      	lsls	r3, r3, #3
 80080b4:	3332      	adds	r3, #50	@ 0x32
 80080b6:	4a07      	ldr	r2, [pc, #28]	@ (80080d4 <LL_USART_SetBaudRate+0x238>)
 80080b8:	fba2 2303 	umull	r2, r3, r2, r3
 80080bc:	095b      	lsrs	r3, r3, #5
 80080be:	b29b      	uxth	r3, r3
 80080c0:	f003 0307 	and.w	r3, r3, #7
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	4423      	add	r3, r4
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	461a      	mov	r2, r3
 80080cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080d0:	609a      	str	r2, [r3, #8]
}
 80080d2:	e108      	b.n	80082e6 <LL_USART_SetBaudRate+0x44a>
 80080d4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80080d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80080dc:	2200      	movs	r2, #0
 80080de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80080e2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80080e6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80080ea:	4642      	mov	r2, r8
 80080ec:	464b      	mov	r3, r9
 80080ee:	1891      	adds	r1, r2, r2
 80080f0:	6239      	str	r1, [r7, #32]
 80080f2:	415b      	adcs	r3, r3
 80080f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80080f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080fa:	4641      	mov	r1, r8
 80080fc:	1854      	adds	r4, r2, r1
 80080fe:	4649      	mov	r1, r9
 8008100:	eb43 0501 	adc.w	r5, r3, r1
 8008104:	f04f 0200 	mov.w	r2, #0
 8008108:	f04f 0300 	mov.w	r3, #0
 800810c:	00eb      	lsls	r3, r5, #3
 800810e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008112:	00e2      	lsls	r2, r4, #3
 8008114:	4614      	mov	r4, r2
 8008116:	461d      	mov	r5, r3
 8008118:	4643      	mov	r3, r8
 800811a:	18e3      	adds	r3, r4, r3
 800811c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008120:	464b      	mov	r3, r9
 8008122:	eb45 0303 	adc.w	r3, r5, r3
 8008126:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800812a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800812e:	2200      	movs	r2, #0
 8008130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008134:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8008138:	f04f 0200 	mov.w	r2, #0
 800813c:	f04f 0300 	mov.w	r3, #0
 8008140:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8008144:	4629      	mov	r1, r5
 8008146:	008b      	lsls	r3, r1, #2
 8008148:	4621      	mov	r1, r4
 800814a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800814e:	4621      	mov	r1, r4
 8008150:	008a      	lsls	r2, r1, #2
 8008152:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8008156:	f7f8 fd47 	bl	8000be8 <__aeabi_uldivmod>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4b65      	ldr	r3, [pc, #404]	@ (80082f4 <LL_USART_SetBaudRate+0x458>)
 8008160:	fba3 2302 	umull	r2, r3, r3, r2
 8008164:	095b      	lsrs	r3, r3, #5
 8008166:	b29b      	uxth	r3, r3
 8008168:	011b      	lsls	r3, r3, #4
 800816a:	b29c      	uxth	r4, r3
 800816c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008170:	2200      	movs	r2, #0
 8008172:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008176:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800817a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800817e:	4642      	mov	r2, r8
 8008180:	464b      	mov	r3, r9
 8008182:	1891      	adds	r1, r2, r2
 8008184:	61b9      	str	r1, [r7, #24]
 8008186:	415b      	adcs	r3, r3
 8008188:	61fb      	str	r3, [r7, #28]
 800818a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800818e:	4641      	mov	r1, r8
 8008190:	1851      	adds	r1, r2, r1
 8008192:	6139      	str	r1, [r7, #16]
 8008194:	4649      	mov	r1, r9
 8008196:	414b      	adcs	r3, r1
 8008198:	617b      	str	r3, [r7, #20]
 800819a:	f04f 0200 	mov.w	r2, #0
 800819e:	f04f 0300 	mov.w	r3, #0
 80081a2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80081a6:	4659      	mov	r1, fp
 80081a8:	00cb      	lsls	r3, r1, #3
 80081aa:	4651      	mov	r1, sl
 80081ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081b0:	4651      	mov	r1, sl
 80081b2:	00ca      	lsls	r2, r1, #3
 80081b4:	4610      	mov	r0, r2
 80081b6:	4619      	mov	r1, r3
 80081b8:	4603      	mov	r3, r0
 80081ba:	4642      	mov	r2, r8
 80081bc:	189b      	adds	r3, r3, r2
 80081be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081c2:	464b      	mov	r3, r9
 80081c4:	460a      	mov	r2, r1
 80081c6:	eb42 0303 	adc.w	r3, r2, r3
 80081ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80081ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80081d2:	2200      	movs	r2, #0
 80081d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80081d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80081dc:	f04f 0200 	mov.w	r2, #0
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80081e8:	4649      	mov	r1, r9
 80081ea:	008b      	lsls	r3, r1, #2
 80081ec:	4641      	mov	r1, r8
 80081ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081f2:	4641      	mov	r1, r8
 80081f4:	008a      	lsls	r2, r1, #2
 80081f6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80081fa:	f7f8 fcf5 	bl	8000be8 <__aeabi_uldivmod>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	4611      	mov	r1, r2
 8008204:	4b3b      	ldr	r3, [pc, #236]	@ (80082f4 <LL_USART_SetBaudRate+0x458>)
 8008206:	fba3 2301 	umull	r2, r3, r3, r1
 800820a:	095b      	lsrs	r3, r3, #5
 800820c:	2264      	movs	r2, #100	@ 0x64
 800820e:	fb02 f303 	mul.w	r3, r2, r3
 8008212:	1acb      	subs	r3, r1, r3
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	3332      	adds	r3, #50	@ 0x32
 8008218:	4a36      	ldr	r2, [pc, #216]	@ (80082f4 <LL_USART_SetBaudRate+0x458>)
 800821a:	fba2 2303 	umull	r2, r3, r2, r3
 800821e:	095b      	lsrs	r3, r3, #5
 8008220:	b29b      	uxth	r3, r3
 8008222:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008226:	b29b      	uxth	r3, r3
 8008228:	4423      	add	r3, r4
 800822a:	b29c      	uxth	r4, r3
 800822c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008230:	2200      	movs	r2, #0
 8008232:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008234:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008236:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800823a:	4642      	mov	r2, r8
 800823c:	464b      	mov	r3, r9
 800823e:	1891      	adds	r1, r2, r2
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	415b      	adcs	r3, r3
 8008244:	60fb      	str	r3, [r7, #12]
 8008246:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800824a:	4641      	mov	r1, r8
 800824c:	1851      	adds	r1, r2, r1
 800824e:	6039      	str	r1, [r7, #0]
 8008250:	4649      	mov	r1, r9
 8008252:	414b      	adcs	r3, r1
 8008254:	607b      	str	r3, [r7, #4]
 8008256:	f04f 0200 	mov.w	r2, #0
 800825a:	f04f 0300 	mov.w	r3, #0
 800825e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008262:	4659      	mov	r1, fp
 8008264:	00cb      	lsls	r3, r1, #3
 8008266:	4651      	mov	r1, sl
 8008268:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800826c:	4651      	mov	r1, sl
 800826e:	00ca      	lsls	r2, r1, #3
 8008270:	4610      	mov	r0, r2
 8008272:	4619      	mov	r1, r3
 8008274:	4603      	mov	r3, r0
 8008276:	4642      	mov	r2, r8
 8008278:	189b      	adds	r3, r3, r2
 800827a:	673b      	str	r3, [r7, #112]	@ 0x70
 800827c:	464b      	mov	r3, r9
 800827e:	460a      	mov	r2, r1
 8008280:	eb42 0303 	adc.w	r3, r2, r3
 8008284:	677b      	str	r3, [r7, #116]	@ 0x74
 8008286:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800828a:	2200      	movs	r2, #0
 800828c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800828e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008290:	f04f 0200 	mov.w	r2, #0
 8008294:	f04f 0300 	mov.w	r3, #0
 8008298:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800829c:	4649      	mov	r1, r9
 800829e:	008b      	lsls	r3, r1, #2
 80082a0:	4641      	mov	r1, r8
 80082a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082a6:	4641      	mov	r1, r8
 80082a8:	008a      	lsls	r2, r1, #2
 80082aa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80082ae:	f7f8 fc9b 	bl	8000be8 <__aeabi_uldivmod>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	4b0f      	ldr	r3, [pc, #60]	@ (80082f4 <LL_USART_SetBaudRate+0x458>)
 80082b8:	fba3 1302 	umull	r1, r3, r3, r2
 80082bc:	095b      	lsrs	r3, r3, #5
 80082be:	2164      	movs	r1, #100	@ 0x64
 80082c0:	fb01 f303 	mul.w	r3, r1, r3
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	011b      	lsls	r3, r3, #4
 80082c8:	3332      	adds	r3, #50	@ 0x32
 80082ca:	4a0a      	ldr	r2, [pc, #40]	@ (80082f4 <LL_USART_SetBaudRate+0x458>)
 80082cc:	fba2 2303 	umull	r2, r3, r2, r3
 80082d0:	095b      	lsrs	r3, r3, #5
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	f003 030f 	and.w	r3, r3, #15
 80082d8:	b29b      	uxth	r3, r3
 80082da:	4423      	add	r3, r4
 80082dc:	b29b      	uxth	r3, r3
 80082de:	461a      	mov	r2, r3
 80082e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082e4:	609a      	str	r2, [r3, #8]
}
 80082e6:	bf00      	nop
 80082e8:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80082ec:	46bd      	mov	sp, r7
 80082ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082f2:	bf00      	nop
 80082f4:	51eb851f 	.word	0x51eb851f

080082f8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8008306:	2300      	movs	r3, #0
 8008308:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7ff fd8c 	bl	8007e28 <LL_USART_IsEnabled>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d15e      	bne.n	80083d4 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800831e:	f023 030c 	bic.w	r3, r3, #12
 8008322:	683a      	ldr	r2, [r7, #0]
 8008324:	6851      	ldr	r1, [r2, #4]
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	68d2      	ldr	r2, [r2, #12]
 800832a:	4311      	orrs	r1, r2
 800832c:	683a      	ldr	r2, [r7, #0]
 800832e:	6912      	ldr	r2, [r2, #16]
 8008330:	4311      	orrs	r1, r2
 8008332:	683a      	ldr	r2, [r7, #0]
 8008334:	6992      	ldr	r2, [r2, #24]
 8008336:	430a      	orrs	r2, r1
 8008338:	431a      	orrs	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff fd83 	bl	8007e50 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f7ff fd90 	bl	8007e76 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8008356:	f107 0308 	add.w	r3, r7, #8
 800835a:	4618      	mov	r0, r3
 800835c:	f7ff f8f4 	bl	8007548 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a1f      	ldr	r2, [pc, #124]	@ (80083e0 <LL_USART_Init+0xe8>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d102      	bne.n	800836e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	61bb      	str	r3, [r7, #24]
 800836c:	e021      	b.n	80083b2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a1c      	ldr	r2, [pc, #112]	@ (80083e4 <LL_USART_Init+0xec>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d102      	bne.n	800837c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	61bb      	str	r3, [r7, #24]
 800837a:	e01a      	b.n	80083b2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	4a1a      	ldr	r2, [pc, #104]	@ (80083e8 <LL_USART_Init+0xf0>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d102      	bne.n	800838a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	61bb      	str	r3, [r7, #24]
 8008388:	e013      	b.n	80083b2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a17      	ldr	r2, [pc, #92]	@ (80083ec <LL_USART_Init+0xf4>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d102      	bne.n	8008398 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	61bb      	str	r3, [r7, #24]
 8008396:	e00c      	b.n	80083b2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a15      	ldr	r2, [pc, #84]	@ (80083f0 <LL_USART_Init+0xf8>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d102      	bne.n	80083a6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	61bb      	str	r3, [r7, #24]
 80083a4:	e005      	b.n	80083b2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a12      	ldr	r2, [pc, #72]	@ (80083f4 <LL_USART_Init+0xfc>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d101      	bne.n	80083b2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00d      	beq.n	80083d4 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d009      	beq.n	80083d4 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80083c0:	2300      	movs	r3, #0
 80083c2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80083cc:	69b9      	ldr	r1, [r7, #24]
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7ff fd64 	bl	8007e9c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80083d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3720      	adds	r7, #32
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	40011000 	.word	0x40011000
 80083e4:	40004400 	.word	0x40004400
 80083e8:	40004800 	.word	0x40004800
 80083ec:	40011400 	.word	0x40011400
 80083f0:	40004c00 	.word	0x40004c00
 80083f4:	40005000 	.word	0x40005000

080083f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083f8:	b084      	sub	sp, #16
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b084      	sub	sp, #16
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	f107 001c 	add.w	r0, r7, #28
 8008406:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800840a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800840e:	2b01      	cmp	r3, #1
 8008410:	d123      	bne.n	800845a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008416:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800843a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800843e:	2b01      	cmp	r3, #1
 8008440:	d105      	bne.n	800844e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f001 fae8 	bl	8009a24 <USB_CoreReset>
 8008454:	4603      	mov	r3, r0
 8008456:	73fb      	strb	r3, [r7, #15]
 8008458:	e01b      	b.n	8008492 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f001 fadc 	bl	8009a24 <USB_CoreReset>
 800846c:	4603      	mov	r3, r0
 800846e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008470:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008474:	2b00      	cmp	r3, #0
 8008476:	d106      	bne.n	8008486 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	639a      	str	r2, [r3, #56]	@ 0x38
 8008484:	e005      	b.n	8008492 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800848a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008492:	7fbb      	ldrb	r3, [r7, #30]
 8008494:	2b01      	cmp	r3, #1
 8008496:	d10b      	bne.n	80084b0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f043 0206 	orr.w	r2, r3, #6
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f043 0220 	orr.w	r2, r3, #32
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80084bc:	b004      	add	sp, #16
 80084be:	4770      	bx	lr

080084c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b087      	sub	sp, #28
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	4613      	mov	r3, r2
 80084cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80084ce:	79fb      	ldrb	r3, [r7, #7]
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d165      	bne.n	80085a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	4a41      	ldr	r2, [pc, #260]	@ (80085dc <USB_SetTurnaroundTime+0x11c>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d906      	bls.n	80084ea <USB_SetTurnaroundTime+0x2a>
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	4a40      	ldr	r2, [pc, #256]	@ (80085e0 <USB_SetTurnaroundTime+0x120>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d202      	bcs.n	80084ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80084e4:	230f      	movs	r3, #15
 80084e6:	617b      	str	r3, [r7, #20]
 80084e8:	e062      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	4a3c      	ldr	r2, [pc, #240]	@ (80085e0 <USB_SetTurnaroundTime+0x120>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d306      	bcc.n	8008500 <USB_SetTurnaroundTime+0x40>
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	4a3b      	ldr	r2, [pc, #236]	@ (80085e4 <USB_SetTurnaroundTime+0x124>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d202      	bcs.n	8008500 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80084fa:	230e      	movs	r3, #14
 80084fc:	617b      	str	r3, [r7, #20]
 80084fe:	e057      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	4a38      	ldr	r2, [pc, #224]	@ (80085e4 <USB_SetTurnaroundTime+0x124>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d306      	bcc.n	8008516 <USB_SetTurnaroundTime+0x56>
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	4a37      	ldr	r2, [pc, #220]	@ (80085e8 <USB_SetTurnaroundTime+0x128>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d202      	bcs.n	8008516 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008510:	230d      	movs	r3, #13
 8008512:	617b      	str	r3, [r7, #20]
 8008514:	e04c      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	4a33      	ldr	r2, [pc, #204]	@ (80085e8 <USB_SetTurnaroundTime+0x128>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d306      	bcc.n	800852c <USB_SetTurnaroundTime+0x6c>
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	4a32      	ldr	r2, [pc, #200]	@ (80085ec <USB_SetTurnaroundTime+0x12c>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d802      	bhi.n	800852c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008526:	230c      	movs	r3, #12
 8008528:	617b      	str	r3, [r7, #20]
 800852a:	e041      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4a2f      	ldr	r2, [pc, #188]	@ (80085ec <USB_SetTurnaroundTime+0x12c>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d906      	bls.n	8008542 <USB_SetTurnaroundTime+0x82>
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	4a2e      	ldr	r2, [pc, #184]	@ (80085f0 <USB_SetTurnaroundTime+0x130>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d802      	bhi.n	8008542 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800853c:	230b      	movs	r3, #11
 800853e:	617b      	str	r3, [r7, #20]
 8008540:	e036      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	4a2a      	ldr	r2, [pc, #168]	@ (80085f0 <USB_SetTurnaroundTime+0x130>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d906      	bls.n	8008558 <USB_SetTurnaroundTime+0x98>
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	4a29      	ldr	r2, [pc, #164]	@ (80085f4 <USB_SetTurnaroundTime+0x134>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d802      	bhi.n	8008558 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008552:	230a      	movs	r3, #10
 8008554:	617b      	str	r3, [r7, #20]
 8008556:	e02b      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	4a26      	ldr	r2, [pc, #152]	@ (80085f4 <USB_SetTurnaroundTime+0x134>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d906      	bls.n	800856e <USB_SetTurnaroundTime+0xae>
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	4a25      	ldr	r2, [pc, #148]	@ (80085f8 <USB_SetTurnaroundTime+0x138>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d202      	bcs.n	800856e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008568:	2309      	movs	r3, #9
 800856a:	617b      	str	r3, [r7, #20]
 800856c:	e020      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	4a21      	ldr	r2, [pc, #132]	@ (80085f8 <USB_SetTurnaroundTime+0x138>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d306      	bcc.n	8008584 <USB_SetTurnaroundTime+0xc4>
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	4a20      	ldr	r2, [pc, #128]	@ (80085fc <USB_SetTurnaroundTime+0x13c>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d802      	bhi.n	8008584 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800857e:	2308      	movs	r3, #8
 8008580:	617b      	str	r3, [r7, #20]
 8008582:	e015      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	4a1d      	ldr	r2, [pc, #116]	@ (80085fc <USB_SetTurnaroundTime+0x13c>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d906      	bls.n	800859a <USB_SetTurnaroundTime+0xda>
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	4a1c      	ldr	r2, [pc, #112]	@ (8008600 <USB_SetTurnaroundTime+0x140>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d202      	bcs.n	800859a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008594:	2307      	movs	r3, #7
 8008596:	617b      	str	r3, [r7, #20]
 8008598:	e00a      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800859a:	2306      	movs	r3, #6
 800859c:	617b      	str	r3, [r7, #20]
 800859e:	e007      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80085a0:	79fb      	ldrb	r3, [r7, #7]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d102      	bne.n	80085ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80085a6:	2309      	movs	r3, #9
 80085a8:	617b      	str	r3, [r7, #20]
 80085aa:	e001      	b.n	80085b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80085ac:	2309      	movs	r3, #9
 80085ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	68da      	ldr	r2, [r3, #12]
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	029b      	lsls	r3, r3, #10
 80085c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80085c8:	431a      	orrs	r2, r3
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	371c      	adds	r7, #28
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr
 80085dc:	00d8acbf 	.word	0x00d8acbf
 80085e0:	00e4e1c0 	.word	0x00e4e1c0
 80085e4:	00f42400 	.word	0x00f42400
 80085e8:	01067380 	.word	0x01067380
 80085ec:	011a499f 	.word	0x011a499f
 80085f0:	01312cff 	.word	0x01312cff
 80085f4:	014ca43f 	.word	0x014ca43f
 80085f8:	016e3600 	.word	0x016e3600
 80085fc:	01a6ab1f 	.word	0x01a6ab1f
 8008600:	01e84800 	.word	0x01e84800

08008604 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f043 0201 	orr.w	r2, r3, #1
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008626:	b480      	push	{r7}
 8008628:	b083      	sub	sp, #12
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f023 0201 	bic.w	r2, r3, #1
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	460b      	mov	r3, r1
 8008652:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d115      	bne.n	8008696 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008676:	200a      	movs	r0, #10
 8008678:	f7fc f9a4 	bl	80049c4 <HAL_Delay>
      ms += 10U;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	330a      	adds	r3, #10
 8008680:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f001 f93f 	bl	8009906 <USB_GetMode>
 8008688:	4603      	mov	r3, r0
 800868a:	2b01      	cmp	r3, #1
 800868c:	d01e      	beq.n	80086cc <USB_SetCurrentMode+0x84>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2bc7      	cmp	r3, #199	@ 0xc7
 8008692:	d9f0      	bls.n	8008676 <USB_SetCurrentMode+0x2e>
 8008694:	e01a      	b.n	80086cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008696:	78fb      	ldrb	r3, [r7, #3]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d115      	bne.n	80086c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80086a8:	200a      	movs	r0, #10
 80086aa:	f7fc f98b 	bl	80049c4 <HAL_Delay>
      ms += 10U;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	330a      	adds	r3, #10
 80086b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f001 f926 	bl	8009906 <USB_GetMode>
 80086ba:	4603      	mov	r3, r0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d005      	beq.n	80086cc <USB_SetCurrentMode+0x84>
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80086c4:	d9f0      	bls.n	80086a8 <USB_SetCurrentMode+0x60>
 80086c6:	e001      	b.n	80086cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	e005      	b.n	80086d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80086d0:	d101      	bne.n	80086d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e000      	b.n	80086d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086e0:	b084      	sub	sp, #16
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b086      	sub	sp, #24
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80086ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80086fa:	2300      	movs	r3, #0
 80086fc:	613b      	str	r3, [r7, #16]
 80086fe:	e009      	b.n	8008714 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	3340      	adds	r3, #64	@ 0x40
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4413      	add	r3, r2
 800870a:	2200      	movs	r2, #0
 800870c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	3301      	adds	r3, #1
 8008712:	613b      	str	r3, [r7, #16]
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	2b0e      	cmp	r3, #14
 8008718:	d9f2      	bls.n	8008700 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800871a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800871e:	2b00      	cmp	r3, #0
 8008720:	d11c      	bne.n	800875c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	68fa      	ldr	r2, [r7, #12]
 800872c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008730:	f043 0302 	orr.w	r3, r3, #2
 8008734:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008746:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008752:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	639a      	str	r2, [r3, #56]	@ 0x38
 800875a:	e00b      	b.n	8008774 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800877a:	461a      	mov	r2, r3
 800877c:	2300      	movs	r3, #0
 800877e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008780:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008784:	2b01      	cmp	r3, #1
 8008786:	d10d      	bne.n	80087a4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800878c:	2b00      	cmp	r3, #0
 800878e:	d104      	bne.n	800879a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008790:	2100      	movs	r1, #0
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 f968 	bl	8008a68 <USB_SetDevSpeed>
 8008798:	e008      	b.n	80087ac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800879a:	2101      	movs	r1, #1
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 f963 	bl	8008a68 <USB_SetDevSpeed>
 80087a2:	e003      	b.n	80087ac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80087a4:	2103      	movs	r1, #3
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f95e 	bl	8008a68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80087ac:	2110      	movs	r1, #16
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 f8fa 	bl	80089a8 <USB_FlushTxFifo>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d001      	beq.n	80087be <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f924 	bl	8008a0c <USB_FlushRxFifo>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d001      	beq.n	80087ce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087d4:	461a      	mov	r2, r3
 80087d6:	2300      	movs	r3, #0
 80087d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087e0:	461a      	mov	r2, r3
 80087e2:	2300      	movs	r3, #0
 80087e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ec:	461a      	mov	r2, r3
 80087ee:	2300      	movs	r3, #0
 80087f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087f2:	2300      	movs	r3, #0
 80087f4:	613b      	str	r3, [r7, #16]
 80087f6:	e043      	b.n	8008880 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	015a      	lsls	r2, r3, #5
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	4413      	add	r3, r2
 8008800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800880a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800880e:	d118      	bne.n	8008842 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10a      	bne.n	800882c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	015a      	lsls	r2, r3, #5
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	4413      	add	r3, r2
 800881e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008822:	461a      	mov	r2, r3
 8008824:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008828:	6013      	str	r3, [r2, #0]
 800882a:	e013      	b.n	8008854 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	015a      	lsls	r2, r3, #5
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	4413      	add	r3, r2
 8008834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008838:	461a      	mov	r2, r3
 800883a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800883e:	6013      	str	r3, [r2, #0]
 8008840:	e008      	b.n	8008854 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	4413      	add	r3, r2
 800884a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800884e:	461a      	mov	r2, r3
 8008850:	2300      	movs	r3, #0
 8008852:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	015a      	lsls	r2, r3, #5
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	4413      	add	r3, r2
 800885c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008860:	461a      	mov	r2, r3
 8008862:	2300      	movs	r3, #0
 8008864:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	015a      	lsls	r2, r3, #5
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	4413      	add	r3, r2
 800886e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008872:	461a      	mov	r2, r3
 8008874:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008878:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	3301      	adds	r3, #1
 800887e:	613b      	str	r3, [r7, #16]
 8008880:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008884:	461a      	mov	r2, r3
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	4293      	cmp	r3, r2
 800888a:	d3b5      	bcc.n	80087f8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800888c:	2300      	movs	r3, #0
 800888e:	613b      	str	r3, [r7, #16]
 8008890:	e043      	b.n	800891a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	015a      	lsls	r2, r3, #5
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	4413      	add	r3, r2
 800889a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088a8:	d118      	bne.n	80088dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10a      	bne.n	80088c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	015a      	lsls	r2, r3, #5
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	4413      	add	r3, r2
 80088b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088bc:	461a      	mov	r2, r3
 80088be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80088c2:	6013      	str	r3, [r2, #0]
 80088c4:	e013      	b.n	80088ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	015a      	lsls	r2, r3, #5
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088d2:	461a      	mov	r2, r3
 80088d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80088d8:	6013      	str	r3, [r2, #0]
 80088da:	e008      	b.n	80088ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088e8:	461a      	mov	r2, r3
 80088ea:	2300      	movs	r3, #0
 80088ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088fa:	461a      	mov	r2, r3
 80088fc:	2300      	movs	r3, #0
 80088fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800890c:	461a      	mov	r2, r3
 800890e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008912:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	3301      	adds	r3, #1
 8008918:	613b      	str	r3, [r7, #16]
 800891a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800891e:	461a      	mov	r2, r3
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	4293      	cmp	r3, r2
 8008924:	d3b5      	bcc.n	8008892 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008938:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008946:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008948:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800894c:	2b00      	cmp	r3, #0
 800894e:	d105      	bne.n	800895c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	699b      	ldr	r3, [r3, #24]
 8008954:	f043 0210 	orr.w	r2, r3, #16
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	699a      	ldr	r2, [r3, #24]
 8008960:	4b10      	ldr	r3, [pc, #64]	@ (80089a4 <USB_DevInit+0x2c4>)
 8008962:	4313      	orrs	r3, r2
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800896c:	2b00      	cmp	r3, #0
 800896e:	d005      	beq.n	800897c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	f043 0208 	orr.w	r2, r3, #8
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800897c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008980:	2b01      	cmp	r3, #1
 8008982:	d107      	bne.n	8008994 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800898c:	f043 0304 	orr.w	r3, r3, #4
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008994:	7dfb      	ldrb	r3, [r7, #23]
}
 8008996:	4618      	mov	r0, r3
 8008998:	3718      	adds	r7, #24
 800899a:	46bd      	mov	sp, r7
 800899c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089a0:	b004      	add	sp, #16
 80089a2:	4770      	bx	lr
 80089a4:	803c3800 	.word	0x803c3800

080089a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	3301      	adds	r3, #1
 80089ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089c2:	d901      	bls.n	80089c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80089c4:	2303      	movs	r3, #3
 80089c6:	e01b      	b.n	8008a00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	daf2      	bge.n	80089b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80089d0:	2300      	movs	r3, #0
 80089d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	019b      	lsls	r3, r3, #6
 80089d8:	f043 0220 	orr.w	r2, r3, #32
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3301      	adds	r3, #1
 80089e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089ec:	d901      	bls.n	80089f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e006      	b.n	8008a00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	f003 0320 	and.w	r3, r3, #32
 80089fa:	2b20      	cmp	r3, #32
 80089fc:	d0f0      	beq.n	80089e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a24:	d901      	bls.n	8008a2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008a26:	2303      	movs	r3, #3
 8008a28:	e018      	b.n	8008a5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	daf2      	bge.n	8008a18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2210      	movs	r2, #16
 8008a3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a48:	d901      	bls.n	8008a4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	e006      	b.n	8008a5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	f003 0310 	and.w	r3, r3, #16
 8008a56:	2b10      	cmp	r3, #16
 8008a58:	d0f0      	beq.n	8008a3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	460b      	mov	r3, r1
 8008a72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	78fb      	ldrb	r3, [r7, #3]
 8008a82:	68f9      	ldr	r1, [r7, #12]
 8008a84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3714      	adds	r7, #20
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr

08008a9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a9a:	b480      	push	{r7}
 8008a9c:	b087      	sub	sp, #28
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	f003 0306 	and.w	r3, r3, #6
 8008ab2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d102      	bne.n	8008ac0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008aba:	2300      	movs	r3, #0
 8008abc:	75fb      	strb	r3, [r7, #23]
 8008abe:	e00a      	b.n	8008ad6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d002      	beq.n	8008acc <USB_GetDevSpeed+0x32>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b06      	cmp	r3, #6
 8008aca:	d102      	bne.n	8008ad2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008acc:	2302      	movs	r3, #2
 8008ace:	75fb      	strb	r3, [r7, #23]
 8008ad0:	e001      	b.n	8008ad6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008ad2:	230f      	movs	r3, #15
 8008ad4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	371c      	adds	r7, #28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b085      	sub	sp, #20
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	785b      	ldrb	r3, [r3, #1]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d13a      	bne.n	8008b76 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b06:	69da      	ldr	r2, [r3, #28]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	f003 030f 	and.w	r3, r3, #15
 8008b10:	2101      	movs	r1, #1
 8008b12:	fa01 f303 	lsl.w	r3, r1, r3
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	68f9      	ldr	r1, [r7, #12]
 8008b1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	015a      	lsls	r2, r3, #5
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	4413      	add	r3, r2
 8008b2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d155      	bne.n	8008be4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	015a      	lsls	r2, r3, #5
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	4413      	add	r3, r2
 8008b40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	791b      	ldrb	r3, [r3, #4]
 8008b52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	059b      	lsls	r3, r3, #22
 8008b5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	0151      	lsls	r1, r2, #5
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	440a      	add	r2, r1
 8008b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	e036      	b.n	8008be4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b7c:	69da      	ldr	r2, [r3, #28]
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	f003 030f 	and.w	r3, r3, #15
 8008b86:	2101      	movs	r1, #1
 8008b88:	fa01 f303 	lsl.w	r3, r1, r3
 8008b8c:	041b      	lsls	r3, r3, #16
 8008b8e:	68f9      	ldr	r1, [r7, #12]
 8008b90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b94:	4313      	orrs	r3, r2
 8008b96:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	015a      	lsls	r2, r3, #5
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	4413      	add	r3, r2
 8008ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d11a      	bne.n	8008be4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	015a      	lsls	r2, r3, #5
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	791b      	ldrb	r3, [r3, #4]
 8008bc8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bca:	430b      	orrs	r3, r1
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	0151      	lsls	r1, r2, #5
 8008bd2:	68fa      	ldr	r2, [r7, #12]
 8008bd4:	440a      	add	r2, r1
 8008bd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008be2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3714      	adds	r7, #20
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
	...

08008bf4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	785b      	ldrb	r3, [r3, #1]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d161      	bne.n	8008cd4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	015a      	lsls	r2, r3, #5
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4413      	add	r3, r2
 8008c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c26:	d11f      	bne.n	8008c68 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	015a      	lsls	r2, r3, #5
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	4413      	add	r3, r2
 8008c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	0151      	lsls	r1, r2, #5
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	440a      	add	r2, r1
 8008c3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008c46:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	0151      	lsls	r1, r2, #5
 8008c5a:	68fa      	ldr	r2, [r7, #12]
 8008c5c:	440a      	add	r2, r1
 8008c5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	f003 030f 	and.w	r3, r3, #15
 8008c78:	2101      	movs	r1, #1
 8008c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	43db      	mvns	r3, r3
 8008c82:	68f9      	ldr	r1, [r7, #12]
 8008c84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c88:	4013      	ands	r3, r2
 8008c8a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c92:	69da      	ldr	r2, [r3, #28]
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	f003 030f 	and.w	r3, r3, #15
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	43db      	mvns	r3, r3
 8008ca6:	68f9      	ldr	r1, [r7, #12]
 8008ca8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008cac:	4013      	ands	r3, r2
 8008cae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	0159      	lsls	r1, r3, #5
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	440b      	add	r3, r1
 8008cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cca:	4619      	mov	r1, r3
 8008ccc:	4b35      	ldr	r3, [pc, #212]	@ (8008da4 <USB_DeactivateEndpoint+0x1b0>)
 8008cce:	4013      	ands	r3, r2
 8008cd0:	600b      	str	r3, [r1, #0]
 8008cd2:	e060      	b.n	8008d96 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ce6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cea:	d11f      	bne.n	8008d2c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	015a      	lsls	r2, r3, #5
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	0151      	lsls	r1, r2, #5
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	440a      	add	r2, r1
 8008d02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d0a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	0151      	lsls	r1, r2, #5
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	440a      	add	r2, r1
 8008d22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	f003 030f 	and.w	r3, r3, #15
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d42:	041b      	lsls	r3, r3, #16
 8008d44:	43db      	mvns	r3, r3
 8008d46:	68f9      	ldr	r1, [r7, #12]
 8008d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d56:	69da      	ldr	r2, [r3, #28]
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	f003 030f 	and.w	r3, r3, #15
 8008d60:	2101      	movs	r1, #1
 8008d62:	fa01 f303 	lsl.w	r3, r1, r3
 8008d66:	041b      	lsls	r3, r3, #16
 8008d68:	43db      	mvns	r3, r3
 8008d6a:	68f9      	ldr	r1, [r7, #12]
 8008d6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d70:	4013      	ands	r3, r2
 8008d72:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	0159      	lsls	r1, r3, #5
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	440b      	add	r3, r1
 8008d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d8e:	4619      	mov	r1, r3
 8008d90:	4b05      	ldr	r3, [pc, #20]	@ (8008da8 <USB_DeactivateEndpoint+0x1b4>)
 8008d92:	4013      	ands	r3, r2
 8008d94:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008d96:	2300      	movs	r3, #0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3714      	adds	r7, #20
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr
 8008da4:	ec337800 	.word	0xec337800
 8008da8:	eff37800 	.word	0xeff37800

08008dac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b08a      	sub	sp, #40	@ 0x28
 8008db0:	af02      	add	r7, sp, #8
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	4613      	mov	r3, r2
 8008db8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	f040 817f 	bne.w	80090cc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d132      	bne.n	8008e3c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	015a      	lsls	r2, r3, #5
 8008dda:	69fb      	ldr	r3, [r7, #28]
 8008ddc:	4413      	add	r3, r2
 8008dde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	69ba      	ldr	r2, [r7, #24]
 8008de6:	0151      	lsls	r1, r2, #5
 8008de8:	69fa      	ldr	r2, [r7, #28]
 8008dea:	440a      	add	r2, r1
 8008dec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008df0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008df4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008df8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	015a      	lsls	r2, r3, #5
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	4413      	add	r3, r2
 8008e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e06:	691b      	ldr	r3, [r3, #16]
 8008e08:	69ba      	ldr	r2, [r7, #24]
 8008e0a:	0151      	lsls	r1, r2, #5
 8008e0c:	69fa      	ldr	r2, [r7, #28]
 8008e0e:	440a      	add	r2, r1
 8008e10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	015a      	lsls	r2, r3, #5
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	4413      	add	r3, r2
 8008e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	69ba      	ldr	r2, [r7, #24]
 8008e2a:	0151      	lsls	r1, r2, #5
 8008e2c:	69fa      	ldr	r2, [r7, #28]
 8008e2e:	440a      	add	r2, r1
 8008e30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e34:	0cdb      	lsrs	r3, r3, #19
 8008e36:	04db      	lsls	r3, r3, #19
 8008e38:	6113      	str	r3, [r2, #16]
 8008e3a:	e097      	b.n	8008f6c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	69ba      	ldr	r2, [r7, #24]
 8008e4c:	0151      	lsls	r1, r2, #5
 8008e4e:	69fa      	ldr	r2, [r7, #28]
 8008e50:	440a      	add	r2, r1
 8008e52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e56:	0cdb      	lsrs	r3, r3, #19
 8008e58:	04db      	lsls	r3, r3, #19
 8008e5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	69ba      	ldr	r2, [r7, #24]
 8008e6c:	0151      	lsls	r1, r2, #5
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	440a      	add	r2, r1
 8008e72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e76:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008e7a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008e7e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d11a      	bne.n	8008ebc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	691a      	ldr	r2, [r3, #16]
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d903      	bls.n	8008e9a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	689a      	ldr	r2, [r3, #8]
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	015a      	lsls	r2, r3, #5
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	4413      	add	r3, r2
 8008ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	0151      	lsls	r1, r2, #5
 8008eac:	69fa      	ldr	r2, [r7, #28]
 8008eae:	440a      	add	r2, r1
 8008eb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008eb4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008eb8:	6113      	str	r3, [r2, #16]
 8008eba:	e044      	b.n	8008f46 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	691a      	ldr	r2, [r3, #16]
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	1e5a      	subs	r2, r3, #1
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ed0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	015a      	lsls	r2, r3, #5
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	4413      	add	r3, r2
 8008eda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ede:	691a      	ldr	r2, [r3, #16]
 8008ee0:	8afb      	ldrh	r3, [r7, #22]
 8008ee2:	04d9      	lsls	r1, r3, #19
 8008ee4:	4ba4      	ldr	r3, [pc, #656]	@ (8009178 <USB_EPStartXfer+0x3cc>)
 8008ee6:	400b      	ands	r3, r1
 8008ee8:	69b9      	ldr	r1, [r7, #24]
 8008eea:	0148      	lsls	r0, r1, #5
 8008eec:	69f9      	ldr	r1, [r7, #28]
 8008eee:	4401      	add	r1, r0
 8008ef0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	791b      	ldrb	r3, [r3, #4]
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d122      	bne.n	8008f46 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	0151      	lsls	r1, r2, #5
 8008f12:	69fa      	ldr	r2, [r7, #28]
 8008f14:	440a      	add	r2, r1
 8008f16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f1a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008f1e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8008f20:	69bb      	ldr	r3, [r7, #24]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f2c:	691a      	ldr	r2, [r3, #16]
 8008f2e:	8afb      	ldrh	r3, [r7, #22]
 8008f30:	075b      	lsls	r3, r3, #29
 8008f32:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008f36:	69b9      	ldr	r1, [r7, #24]
 8008f38:	0148      	lsls	r0, r1, #5
 8008f3a:	69f9      	ldr	r1, [r7, #28]
 8008f3c:	4401      	add	r1, r0
 8008f3e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008f42:	4313      	orrs	r3, r2
 8008f44:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	015a      	lsls	r2, r3, #5
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	4413      	add	r3, r2
 8008f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f52:	691a      	ldr	r2, [r3, #16]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f5c:	69b9      	ldr	r1, [r7, #24]
 8008f5e:	0148      	lsls	r0, r1, #5
 8008f60:	69f9      	ldr	r1, [r7, #28]
 8008f62:	4401      	add	r1, r0
 8008f64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008f6c:	79fb      	ldrb	r3, [r7, #7]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d14b      	bne.n	800900a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	69db      	ldr	r3, [r3, #28]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d009      	beq.n	8008f8e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	015a      	lsls	r2, r3, #5
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	4413      	add	r3, r2
 8008f82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f86:	461a      	mov	r2, r3
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	69db      	ldr	r3, [r3, #28]
 8008f8c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	791b      	ldrb	r3, [r3, #4]
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d128      	bne.n	8008fe8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d110      	bne.n	8008fc8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	015a      	lsls	r2, r3, #5
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	4413      	add	r3, r2
 8008fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	69ba      	ldr	r2, [r7, #24]
 8008fb6:	0151      	lsls	r1, r2, #5
 8008fb8:	69fa      	ldr	r2, [r7, #28]
 8008fba:	440a      	add	r2, r1
 8008fbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008fc4:	6013      	str	r3, [r2, #0]
 8008fc6:	e00f      	b.n	8008fe8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	015a      	lsls	r2, r3, #5
 8008fcc:	69fb      	ldr	r3, [r7, #28]
 8008fce:	4413      	add	r3, r2
 8008fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	0151      	lsls	r1, r2, #5
 8008fda:	69fa      	ldr	r2, [r7, #28]
 8008fdc:	440a      	add	r2, r1
 8008fde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fe2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fe6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	015a      	lsls	r2, r3, #5
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	4413      	add	r3, r2
 8008ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	69ba      	ldr	r2, [r7, #24]
 8008ff8:	0151      	lsls	r1, r2, #5
 8008ffa:	69fa      	ldr	r2, [r7, #28]
 8008ffc:	440a      	add	r2, r1
 8008ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009002:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009006:	6013      	str	r3, [r2, #0]
 8009008:	e166      	b.n	80092d8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	015a      	lsls	r2, r3, #5
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	4413      	add	r3, r2
 8009012:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	69ba      	ldr	r2, [r7, #24]
 800901a:	0151      	lsls	r1, r2, #5
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	440a      	add	r2, r1
 8009020:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009024:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009028:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	791b      	ldrb	r3, [r3, #4]
 800902e:	2b01      	cmp	r3, #1
 8009030:	d015      	beq.n	800905e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	f000 814e 	beq.w	80092d8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	f003 030f 	and.w	r3, r3, #15
 800904c:	2101      	movs	r1, #1
 800904e:	fa01 f303 	lsl.w	r3, r1, r3
 8009052:	69f9      	ldr	r1, [r7, #28]
 8009054:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009058:	4313      	orrs	r3, r2
 800905a:	634b      	str	r3, [r1, #52]	@ 0x34
 800905c:	e13c      	b.n	80092d8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800906a:	2b00      	cmp	r3, #0
 800906c:	d110      	bne.n	8009090 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	015a      	lsls	r2, r3, #5
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	4413      	add	r3, r2
 8009076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	69ba      	ldr	r2, [r7, #24]
 800907e:	0151      	lsls	r1, r2, #5
 8009080:	69fa      	ldr	r2, [r7, #28]
 8009082:	440a      	add	r2, r1
 8009084:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009088:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	e00f      	b.n	80090b0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	4413      	add	r3, r2
 8009098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	69ba      	ldr	r2, [r7, #24]
 80090a0:	0151      	lsls	r1, r2, #5
 80090a2:	69fa      	ldr	r2, [r7, #28]
 80090a4:	440a      	add	r2, r1
 80090a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090ae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	68d9      	ldr	r1, [r3, #12]
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	781a      	ldrb	r2, [r3, #0]
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	b298      	uxth	r0, r3
 80090be:	79fb      	ldrb	r3, [r7, #7]
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	4603      	mov	r3, r0
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	f000 f9b9 	bl	800943c <USB_WritePacket>
 80090ca:	e105      	b.n	80092d8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80090cc:	69bb      	ldr	r3, [r7, #24]
 80090ce:	015a      	lsls	r2, r3, #5
 80090d0:	69fb      	ldr	r3, [r7, #28]
 80090d2:	4413      	add	r3, r2
 80090d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	69ba      	ldr	r2, [r7, #24]
 80090dc:	0151      	lsls	r1, r2, #5
 80090de:	69fa      	ldr	r2, [r7, #28]
 80090e0:	440a      	add	r2, r1
 80090e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090e6:	0cdb      	lsrs	r3, r3, #19
 80090e8:	04db      	lsls	r3, r3, #19
 80090ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f8:	691b      	ldr	r3, [r3, #16]
 80090fa:	69ba      	ldr	r2, [r7, #24]
 80090fc:	0151      	lsls	r1, r2, #5
 80090fe:	69fa      	ldr	r2, [r7, #28]
 8009100:	440a      	add	r2, r1
 8009102:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009106:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800910a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800910e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d132      	bne.n	800917c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d003      	beq.n	8009126 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	689a      	ldr	r2, [r3, #8]
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	689a      	ldr	r2, [r3, #8]
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	015a      	lsls	r2, r3, #5
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	4413      	add	r3, r2
 8009136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800913a:	691a      	ldr	r2, [r3, #16]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	6a1b      	ldr	r3, [r3, #32]
 8009140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009144:	69b9      	ldr	r1, [r7, #24]
 8009146:	0148      	lsls	r0, r1, #5
 8009148:	69f9      	ldr	r1, [r7, #28]
 800914a:	4401      	add	r1, r0
 800914c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009150:	4313      	orrs	r3, r2
 8009152:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009154:	69bb      	ldr	r3, [r7, #24]
 8009156:	015a      	lsls	r2, r3, #5
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	4413      	add	r3, r2
 800915c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	69ba      	ldr	r2, [r7, #24]
 8009164:	0151      	lsls	r1, r2, #5
 8009166:	69fa      	ldr	r2, [r7, #28]
 8009168:	440a      	add	r2, r1
 800916a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800916e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009172:	6113      	str	r3, [r2, #16]
 8009174:	e062      	b.n	800923c <USB_EPStartXfer+0x490>
 8009176:	bf00      	nop
 8009178:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d123      	bne.n	80091cc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	015a      	lsls	r2, r3, #5
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	4413      	add	r3, r2
 800918c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009190:	691a      	ldr	r2, [r3, #16]
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800919a:	69b9      	ldr	r1, [r7, #24]
 800919c:	0148      	lsls	r0, r1, #5
 800919e:	69f9      	ldr	r1, [r7, #28]
 80091a0:	4401      	add	r1, r0
 80091a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80091a6:	4313      	orrs	r3, r2
 80091a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80091aa:	69bb      	ldr	r3, [r7, #24]
 80091ac:	015a      	lsls	r2, r3, #5
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	4413      	add	r3, r2
 80091b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091b6:	691b      	ldr	r3, [r3, #16]
 80091b8:	69ba      	ldr	r2, [r7, #24]
 80091ba:	0151      	lsls	r1, r2, #5
 80091bc:	69fa      	ldr	r2, [r7, #28]
 80091be:	440a      	add	r2, r1
 80091c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091c8:	6113      	str	r3, [r2, #16]
 80091ca:	e037      	b.n	800923c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	691a      	ldr	r2, [r3, #16]
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	4413      	add	r3, r2
 80091d6:	1e5a      	subs	r2, r3, #1
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	689b      	ldr	r3, [r3, #8]
 80091dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091e0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	8afa      	ldrh	r2, [r7, #22]
 80091e8:	fb03 f202 	mul.w	r2, r3, r2
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	015a      	lsls	r2, r3, #5
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	4413      	add	r3, r2
 80091f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	8afb      	ldrh	r3, [r7, #22]
 8009200:	04d9      	lsls	r1, r3, #19
 8009202:	4b38      	ldr	r3, [pc, #224]	@ (80092e4 <USB_EPStartXfer+0x538>)
 8009204:	400b      	ands	r3, r1
 8009206:	69b9      	ldr	r1, [r7, #24]
 8009208:	0148      	lsls	r0, r1, #5
 800920a:	69f9      	ldr	r1, [r7, #28]
 800920c:	4401      	add	r1, r0
 800920e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009212:	4313      	orrs	r3, r2
 8009214:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	015a      	lsls	r2, r3, #5
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	4413      	add	r3, r2
 800921e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009222:	691a      	ldr	r2, [r3, #16]
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	6a1b      	ldr	r3, [r3, #32]
 8009228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800922c:	69b9      	ldr	r1, [r7, #24]
 800922e:	0148      	lsls	r0, r1, #5
 8009230:	69f9      	ldr	r1, [r7, #28]
 8009232:	4401      	add	r1, r0
 8009234:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009238:	4313      	orrs	r3, r2
 800923a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800923c:	79fb      	ldrb	r3, [r7, #7]
 800923e:	2b01      	cmp	r3, #1
 8009240:	d10d      	bne.n	800925e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d009      	beq.n	800925e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	68d9      	ldr	r1, [r3, #12]
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	015a      	lsls	r2, r3, #5
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	4413      	add	r3, r2
 8009256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800925a:	460a      	mov	r2, r1
 800925c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	791b      	ldrb	r3, [r3, #4]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d128      	bne.n	80092b8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009272:	2b00      	cmp	r3, #0
 8009274:	d110      	bne.n	8009298 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	015a      	lsls	r2, r3, #5
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	4413      	add	r3, r2
 800927e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	69ba      	ldr	r2, [r7, #24]
 8009286:	0151      	lsls	r1, r2, #5
 8009288:	69fa      	ldr	r2, [r7, #28]
 800928a:	440a      	add	r2, r1
 800928c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009290:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009294:	6013      	str	r3, [r2, #0]
 8009296:	e00f      	b.n	80092b8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	015a      	lsls	r2, r3, #5
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	4413      	add	r3, r2
 80092a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	69ba      	ldr	r2, [r7, #24]
 80092a8:	0151      	lsls	r1, r2, #5
 80092aa:	69fa      	ldr	r2, [r7, #28]
 80092ac:	440a      	add	r2, r1
 80092ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	015a      	lsls	r2, r3, #5
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	4413      	add	r3, r2
 80092c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	0151      	lsls	r1, r2, #5
 80092ca:	69fa      	ldr	r2, [r7, #28]
 80092cc:	440a      	add	r2, r1
 80092ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80092d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3720      	adds	r7, #32
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	1ff80000 	.word	0x1ff80000

080092e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b087      	sub	sp, #28
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80092f2:	2300      	movs	r3, #0
 80092f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	785b      	ldrb	r3, [r3, #1]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d14a      	bne.n	800939c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	781b      	ldrb	r3, [r3, #0]
 800930a:	015a      	lsls	r2, r3, #5
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	4413      	add	r3, r2
 8009310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800931a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800931e:	f040 8086 	bne.w	800942e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	015a      	lsls	r2, r3, #5
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	4413      	add	r3, r2
 800932c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	7812      	ldrb	r2, [r2, #0]
 8009336:	0151      	lsls	r1, r2, #5
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	440a      	add	r2, r1
 800933c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009340:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009344:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	015a      	lsls	r2, r3, #5
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	4413      	add	r3, r2
 8009350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	7812      	ldrb	r2, [r2, #0]
 800935a:	0151      	lsls	r1, r2, #5
 800935c:	693a      	ldr	r2, [r7, #16]
 800935e:	440a      	add	r2, r1
 8009360:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009364:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009368:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	3301      	adds	r3, #1
 800936e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009376:	4293      	cmp	r3, r2
 8009378:	d902      	bls.n	8009380 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	75fb      	strb	r3, [r7, #23]
          break;
 800937e:	e056      	b.n	800942e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	015a      	lsls	r2, r3, #5
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	4413      	add	r3, r2
 800938a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009398:	d0e7      	beq.n	800936a <USB_EPStopXfer+0x82>
 800939a:	e048      	b.n	800942e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093b4:	d13b      	bne.n	800942e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	015a      	lsls	r2, r3, #5
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	7812      	ldrb	r2, [r2, #0]
 80093ca:	0151      	lsls	r1, r2, #5
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	440a      	add	r2, r1
 80093d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80093d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	683a      	ldr	r2, [r7, #0]
 80093ec:	7812      	ldrb	r2, [r2, #0]
 80093ee:	0151      	lsls	r1, r2, #5
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	440a      	add	r2, r1
 80093f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3301      	adds	r3, #1
 8009402:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f242 7210 	movw	r2, #10000	@ 0x2710
 800940a:	4293      	cmp	r3, r2
 800940c:	d902      	bls.n	8009414 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	75fb      	strb	r3, [r7, #23]
          break;
 8009412:	e00c      	b.n	800942e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	015a      	lsls	r2, r3, #5
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	4413      	add	r3, r2
 800941e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009428:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800942c:	d0e7      	beq.n	80093fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800942e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009430:	4618      	mov	r0, r3
 8009432:	371c      	adds	r7, #28
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800943c:	b480      	push	{r7}
 800943e:	b089      	sub	sp, #36	@ 0x24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	4611      	mov	r1, r2
 8009448:	461a      	mov	r2, r3
 800944a:	460b      	mov	r3, r1
 800944c:	71fb      	strb	r3, [r7, #7]
 800944e:	4613      	mov	r3, r2
 8009450:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800945a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800945e:	2b00      	cmp	r3, #0
 8009460:	d123      	bne.n	80094aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009462:	88bb      	ldrh	r3, [r7, #4]
 8009464:	3303      	adds	r3, #3
 8009466:	089b      	lsrs	r3, r3, #2
 8009468:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800946a:	2300      	movs	r3, #0
 800946c:	61bb      	str	r3, [r7, #24]
 800946e:	e018      	b.n	80094a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009470:	79fb      	ldrb	r3, [r7, #7]
 8009472:	031a      	lsls	r2, r3, #12
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	4413      	add	r3, r2
 8009478:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800947c:	461a      	mov	r2, r3
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009484:	69fb      	ldr	r3, [r7, #28]
 8009486:	3301      	adds	r3, #1
 8009488:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	3301      	adds	r3, #1
 800948e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	3301      	adds	r3, #1
 8009494:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	3301      	adds	r3, #1
 800949a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	3301      	adds	r3, #1
 80094a0:	61bb      	str	r3, [r7, #24]
 80094a2:	69ba      	ldr	r2, [r7, #24]
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d3e2      	bcc.n	8009470 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3724      	adds	r7, #36	@ 0x24
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b08b      	sub	sp, #44	@ 0x2c
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	4613      	mov	r3, r2
 80094c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80094ce:	88fb      	ldrh	r3, [r7, #6]
 80094d0:	089b      	lsrs	r3, r3, #2
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80094d6:	88fb      	ldrh	r3, [r7, #6]
 80094d8:	f003 0303 	and.w	r3, r3, #3
 80094dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80094de:	2300      	movs	r3, #0
 80094e0:	623b      	str	r3, [r7, #32]
 80094e2:	e014      	b.n	800950e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	3301      	adds	r3, #1
 80094f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80094f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f8:	3301      	adds	r3, #1
 80094fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80094fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fe:	3301      	adds	r3, #1
 8009500:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009504:	3301      	adds	r3, #1
 8009506:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	3301      	adds	r3, #1
 800950c:	623b      	str	r3, [r7, #32]
 800950e:	6a3a      	ldr	r2, [r7, #32]
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	429a      	cmp	r2, r3
 8009514:	d3e6      	bcc.n	80094e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009516:	8bfb      	ldrh	r3, [r7, #30]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d01e      	beq.n	800955a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800951c:	2300      	movs	r3, #0
 800951e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009526:	461a      	mov	r2, r3
 8009528:	f107 0310 	add.w	r3, r7, #16
 800952c:	6812      	ldr	r2, [r2, #0]
 800952e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009530:	693a      	ldr	r2, [r7, #16]
 8009532:	6a3b      	ldr	r3, [r7, #32]
 8009534:	b2db      	uxtb	r3, r3
 8009536:	00db      	lsls	r3, r3, #3
 8009538:	fa22 f303 	lsr.w	r3, r2, r3
 800953c:	b2da      	uxtb	r2, r3
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	701a      	strb	r2, [r3, #0]
      i++;
 8009542:	6a3b      	ldr	r3, [r7, #32]
 8009544:	3301      	adds	r3, #1
 8009546:	623b      	str	r3, [r7, #32]
      pDest++;
 8009548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954a:	3301      	adds	r3, #1
 800954c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800954e:	8bfb      	ldrh	r3, [r7, #30]
 8009550:	3b01      	subs	r3, #1
 8009552:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009554:	8bfb      	ldrh	r3, [r7, #30]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1ea      	bne.n	8009530 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800955a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800955c:	4618      	mov	r0, r3
 800955e:	372c      	adds	r7, #44	@ 0x2c
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr

08009568 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009568:	b480      	push	{r7}
 800956a:	b085      	sub	sp, #20
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	785b      	ldrb	r3, [r3, #1]
 8009580:	2b01      	cmp	r3, #1
 8009582:	d12c      	bne.n	80095de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	015a      	lsls	r2, r3, #5
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4413      	add	r3, r2
 800958c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	db12      	blt.n	80095bc <USB_EPSetStall+0x54>
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00f      	beq.n	80095bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	015a      	lsls	r2, r3, #5
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	4413      	add	r3, r2
 80095a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68ba      	ldr	r2, [r7, #8]
 80095ac:	0151      	lsls	r1, r2, #5
 80095ae:	68fa      	ldr	r2, [r7, #12]
 80095b0:	440a      	add	r2, r1
 80095b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80095ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	0151      	lsls	r1, r2, #5
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	440a      	add	r2, r1
 80095d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80095da:	6013      	str	r3, [r2, #0]
 80095dc:	e02b      	b.n	8009636 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	015a      	lsls	r2, r3, #5
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	4413      	add	r3, r2
 80095e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	db12      	blt.n	8009616 <USB_EPSetStall+0xae>
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00f      	beq.n	8009616 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	015a      	lsls	r2, r3, #5
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	4413      	add	r3, r2
 80095fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68ba      	ldr	r2, [r7, #8]
 8009606:	0151      	lsls	r1, r2, #5
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	440a      	add	r2, r1
 800960c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009610:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009614:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	015a      	lsls	r2, r3, #5
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	4413      	add	r3, r2
 800961e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68ba      	ldr	r2, [r7, #8]
 8009626:	0151      	lsls	r1, r2, #5
 8009628:	68fa      	ldr	r2, [r7, #12]
 800962a:	440a      	add	r2, r1
 800962c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009630:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009634:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	785b      	ldrb	r3, [r3, #1]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d128      	bne.n	80096b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	015a      	lsls	r2, r3, #5
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4413      	add	r3, r2
 8009668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68ba      	ldr	r2, [r7, #8]
 8009670:	0151      	lsls	r1, r2, #5
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	440a      	add	r2, r1
 8009676:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800967a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800967e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	791b      	ldrb	r3, [r3, #4]
 8009684:	2b03      	cmp	r3, #3
 8009686:	d003      	beq.n	8009690 <USB_EPClearStall+0x4c>
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	791b      	ldrb	r3, [r3, #4]
 800968c:	2b02      	cmp	r3, #2
 800968e:	d138      	bne.n	8009702 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	015a      	lsls	r2, r3, #5
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	0151      	lsls	r1, r2, #5
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	440a      	add	r2, r1
 80096a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096ae:	6013      	str	r3, [r2, #0]
 80096b0:	e027      	b.n	8009702 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68ba      	ldr	r2, [r7, #8]
 80096c2:	0151      	lsls	r1, r2, #5
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	440a      	add	r2, r1
 80096c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80096d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	791b      	ldrb	r3, [r3, #4]
 80096d6:	2b03      	cmp	r3, #3
 80096d8:	d003      	beq.n	80096e2 <USB_EPClearStall+0x9e>
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	791b      	ldrb	r3, [r3, #4]
 80096de:	2b02      	cmp	r3, #2
 80096e0:	d10f      	bne.n	8009702 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	015a      	lsls	r2, r3, #5
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	4413      	add	r3, r2
 80096ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68ba      	ldr	r2, [r7, #8]
 80096f2:	0151      	lsls	r1, r2, #5
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	440a      	add	r2, r1
 80096f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009700:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009702:	2300      	movs	r3, #0
}
 8009704:	4618      	mov	r0, r3
 8009706:	3714      	adds	r7, #20
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009710:	b480      	push	{r7}
 8009712:	b085      	sub	sp, #20
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	460b      	mov	r3, r1
 800971a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800972e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009732:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	78fb      	ldrb	r3, [r7, #3]
 800973e:	011b      	lsls	r3, r3, #4
 8009740:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009744:	68f9      	ldr	r1, [r7, #12]
 8009746:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800974a:	4313      	orrs	r3, r2
 800974c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3714      	adds	r7, #20
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009776:	f023 0303 	bic.w	r3, r3, #3
 800977a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800978a:	f023 0302 	bic.w	r3, r3, #2
 800978e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3714      	adds	r7, #20
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800979e:	b480      	push	{r7}
 80097a0:	b085      	sub	sp, #20
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80097b8:	f023 0303 	bic.w	r3, r3, #3
 80097bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097cc:	f043 0302 	orr.w	r3, r3, #2
 80097d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80097d2:	2300      	movs	r3, #0
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3714      	adds	r7, #20
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	695b      	ldr	r3, [r3, #20]
 80097ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	699b      	ldr	r3, [r3, #24]
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	4013      	ands	r3, r2
 80097f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80097f8:	68fb      	ldr	r3, [r7, #12]
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3714      	adds	r7, #20
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009806:	b480      	push	{r7}
 8009808:	b085      	sub	sp, #20
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	4013      	ands	r3, r2
 8009828:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	0c1b      	lsrs	r3, r3, #16
}
 800982e:	4618      	mov	r0, r3
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr

0800983a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800983a:	b480      	push	{r7}
 800983c:	b085      	sub	sp, #20
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009856:	69db      	ldr	r3, [r3, #28]
 8009858:	68ba      	ldr	r2, [r7, #8]
 800985a:	4013      	ands	r3, r2
 800985c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	b29b      	uxth	r3, r3
}
 8009862:	4618      	mov	r0, r3
 8009864:	3714      	adds	r7, #20
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr

0800986e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800986e:	b480      	push	{r7}
 8009870:	b085      	sub	sp, #20
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
 8009876:	460b      	mov	r3, r1
 8009878:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800987e:	78fb      	ldrb	r3, [r7, #3]
 8009880:	015a      	lsls	r2, r3, #5
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	4413      	add	r3, r2
 8009886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	4013      	ands	r3, r2
 800989a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800989c:	68bb      	ldr	r3, [r7, #8]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b087      	sub	sp, #28
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
 80098b2:	460b      	mov	r3, r1
 80098b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80098ce:	78fb      	ldrb	r3, [r7, #3]
 80098d0:	f003 030f 	and.w	r3, r3, #15
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	fa22 f303 	lsr.w	r3, r2, r3
 80098da:	01db      	lsls	r3, r3, #7
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	693a      	ldr	r2, [r7, #16]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80098e4:	78fb      	ldrb	r3, [r7, #3]
 80098e6:	015a      	lsls	r2, r3, #5
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	4413      	add	r3, r2
 80098ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	693a      	ldr	r2, [r7, #16]
 80098f4:	4013      	ands	r3, r2
 80098f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80098f8:	68bb      	ldr	r3, [r7, #8]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	371c      	adds	r7, #28
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr

08009906 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009906:	b480      	push	{r7}
 8009908:	b083      	sub	sp, #12
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	695b      	ldr	r3, [r3, #20]
 8009912:	f003 0301 	and.w	r3, r3, #1
}
 8009916:	4618      	mov	r0, r3
 8009918:	370c      	adds	r7, #12
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr

08009922 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009922:	b480      	push	{r7}
 8009924:	b085      	sub	sp, #20
 8009926:	af00      	add	r7, sp, #0
 8009928:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800993c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009940:	f023 0307 	bic.w	r3, r3, #7
 8009944:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	68fa      	ldr	r2, [r7, #12]
 8009950:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009954:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009958:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800995a:	2300      	movs	r3, #0
}
 800995c:	4618      	mov	r0, r3
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	460b      	mov	r3, r1
 8009972:	607a      	str	r2, [r7, #4]
 8009974:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	333c      	adds	r3, #60	@ 0x3c
 800997e:	3304      	adds	r3, #4
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	4a26      	ldr	r2, [pc, #152]	@ (8009a20 <USB_EP0_OutStart+0xb8>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d90a      	bls.n	80099a2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009998:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800999c:	d101      	bne.n	80099a2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	e037      	b.n	8009a12 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099a8:	461a      	mov	r2, r3
 80099aa:	2300      	movs	r3, #0
 80099ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b4:	691b      	ldr	r3, [r3, #16]
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80099c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	697a      	ldr	r2, [r7, #20]
 80099cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099d0:	f043 0318 	orr.w	r3, r3, #24
 80099d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	697a      	ldr	r2, [r7, #20]
 80099e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099e4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80099e8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80099ea:	7afb      	ldrb	r3, [r7, #11]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d10f      	bne.n	8009a10 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099f6:	461a      	mov	r2, r3
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	697a      	ldr	r2, [r7, #20]
 8009a06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a0a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009a0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	371c      	adds	r7, #28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	4f54300a 	.word	0x4f54300a

08009a24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b085      	sub	sp, #20
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	3301      	adds	r3, #1
 8009a34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a3c:	d901      	bls.n	8009a42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e01b      	b.n	8009a7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	daf2      	bge.n	8009a30 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	f043 0201 	orr.w	r2, r3, #1
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a66:	d901      	bls.n	8009a6c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e006      	b.n	8009a7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d0f0      	beq.n	8009a5a <USB_CoreReset+0x36>

  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
	...

08009a88 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	460b      	mov	r3, r1
 8009a92:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009a94:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009a98:	f002 fcac 	bl	800c3f4 <USBD_static_malloc>
 8009a9c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d109      	bne.n	8009ab8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	32b0      	adds	r2, #176	@ 0xb0
 8009aae:	2100      	movs	r1, #0
 8009ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	e0d4      	b.n	8009c62 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009ab8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009abc:	2100      	movs	r1, #0
 8009abe:	68f8      	ldr	r0, [r7, #12]
 8009ac0:	f003 fb25 	bl	800d10e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	32b0      	adds	r2, #176	@ 0xb0
 8009ace:	68f9      	ldr	r1, [r7, #12]
 8009ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	32b0      	adds	r2, #176	@ 0xb0
 8009ade:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	7c1b      	ldrb	r3, [r3, #16]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d138      	bne.n	8009b62 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009af0:	4b5e      	ldr	r3, [pc, #376]	@ (8009c6c <USBD_CDC_Init+0x1e4>)
 8009af2:	7819      	ldrb	r1, [r3, #0]
 8009af4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009af8:	2202      	movs	r2, #2
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f002 fb57 	bl	800c1ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009b00:	4b5a      	ldr	r3, [pc, #360]	@ (8009c6c <USBD_CDC_Init+0x1e4>)
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	f003 020f 	and.w	r2, r3, #15
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	3324      	adds	r3, #36	@ 0x24
 8009b16:	2201      	movs	r2, #1
 8009b18:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009b1a:	4b55      	ldr	r3, [pc, #340]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009b1c:	7819      	ldrb	r1, [r3, #0]
 8009b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009b22:	2202      	movs	r2, #2
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f002 fb42 	bl	800c1ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009b2a:	4b51      	ldr	r3, [pc, #324]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	f003 020f 	and.w	r2, r3, #15
 8009b32:	6879      	ldr	r1, [r7, #4]
 8009b34:	4613      	mov	r3, r2
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	440b      	add	r3, r1
 8009b3e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009b42:	2201      	movs	r2, #1
 8009b44:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009b46:	4b4b      	ldr	r3, [pc, #300]	@ (8009c74 <USBD_CDC_Init+0x1ec>)
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	f003 020f 	and.w	r2, r3, #15
 8009b4e:	6879      	ldr	r1, [r7, #4]
 8009b50:	4613      	mov	r3, r2
 8009b52:	009b      	lsls	r3, r3, #2
 8009b54:	4413      	add	r3, r2
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	440b      	add	r3, r1
 8009b5a:	3326      	adds	r3, #38	@ 0x26
 8009b5c:	2210      	movs	r2, #16
 8009b5e:	801a      	strh	r2, [r3, #0]
 8009b60:	e035      	b.n	8009bce <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009b62:	4b42      	ldr	r3, [pc, #264]	@ (8009c6c <USBD_CDC_Init+0x1e4>)
 8009b64:	7819      	ldrb	r1, [r3, #0]
 8009b66:	2340      	movs	r3, #64	@ 0x40
 8009b68:	2202      	movs	r2, #2
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f002 fb1f 	bl	800c1ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009b70:	4b3e      	ldr	r3, [pc, #248]	@ (8009c6c <USBD_CDC_Init+0x1e4>)
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	f003 020f 	and.w	r2, r3, #15
 8009b78:	6879      	ldr	r1, [r7, #4]
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	4413      	add	r3, r2
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	440b      	add	r3, r1
 8009b84:	3324      	adds	r3, #36	@ 0x24
 8009b86:	2201      	movs	r2, #1
 8009b88:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009b8a:	4b39      	ldr	r3, [pc, #228]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009b8c:	7819      	ldrb	r1, [r3, #0]
 8009b8e:	2340      	movs	r3, #64	@ 0x40
 8009b90:	2202      	movs	r2, #2
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f002 fb0b 	bl	800c1ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009b98:	4b35      	ldr	r3, [pc, #212]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	f003 020f 	and.w	r2, r3, #15
 8009ba0:	6879      	ldr	r1, [r7, #4]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	4413      	add	r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	440b      	add	r3, r1
 8009bac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8009c74 <USBD_CDC_Init+0x1ec>)
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	f003 020f 	and.w	r2, r3, #15
 8009bbc:	6879      	ldr	r1, [r7, #4]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4413      	add	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	440b      	add	r3, r1
 8009bc8:	3326      	adds	r3, #38	@ 0x26
 8009bca:	2210      	movs	r2, #16
 8009bcc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009bce:	4b29      	ldr	r3, [pc, #164]	@ (8009c74 <USBD_CDC_Init+0x1ec>)
 8009bd0:	7819      	ldrb	r1, [r3, #0]
 8009bd2:	2308      	movs	r3, #8
 8009bd4:	2203      	movs	r2, #3
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f002 fae9 	bl	800c1ae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009bdc:	4b25      	ldr	r3, [pc, #148]	@ (8009c74 <USBD_CDC_Init+0x1ec>)
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	f003 020f 	and.w	r2, r3, #15
 8009be4:	6879      	ldr	r1, [r7, #4]
 8009be6:	4613      	mov	r3, r2
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	440b      	add	r3, r1
 8009bf0:	3324      	adds	r3, #36	@ 0x24
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c04:	687a      	ldr	r2, [r7, #4]
 8009c06:	33b0      	adds	r3, #176	@ 0xb0
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	4413      	add	r3, r2
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d101      	bne.n	8009c30 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009c2c:	2302      	movs	r3, #2
 8009c2e:	e018      	b.n	8009c62 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	7c1b      	ldrb	r3, [r3, #16]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d10a      	bne.n	8009c4e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c38:	4b0d      	ldr	r3, [pc, #52]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009c3a:	7819      	ldrb	r1, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f002 fba0 	bl	800c38c <USBD_LL_PrepareReceive>
 8009c4c:	e008      	b.n	8009c60 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c4e:	4b08      	ldr	r3, [pc, #32]	@ (8009c70 <USBD_CDC_Init+0x1e8>)
 8009c50:	7819      	ldrb	r1, [r3, #0]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c58:	2340      	movs	r3, #64	@ 0x40
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f002 fb96 	bl	800c38c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20000093 	.word	0x20000093
 8009c70:	20000094 	.word	0x20000094
 8009c74:	20000095 	.word	0x20000095

08009c78 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	460b      	mov	r3, r1
 8009c82:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009c84:	4b3a      	ldr	r3, [pc, #232]	@ (8009d70 <USBD_CDC_DeInit+0xf8>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f002 fab5 	bl	800c1fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009c90:	4b37      	ldr	r3, [pc, #220]	@ (8009d70 <USBD_CDC_DeInit+0xf8>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	f003 020f 	and.w	r2, r3, #15
 8009c98:	6879      	ldr	r1, [r7, #4]
 8009c9a:	4613      	mov	r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	440b      	add	r3, r1
 8009ca4:	3324      	adds	r3, #36	@ 0x24
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009caa:	4b32      	ldr	r3, [pc, #200]	@ (8009d74 <USBD_CDC_DeInit+0xfc>)
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f002 faa2 	bl	800c1fa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009cb6:	4b2f      	ldr	r3, [pc, #188]	@ (8009d74 <USBD_CDC_DeInit+0xfc>)
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	f003 020f 	and.w	r2, r3, #15
 8009cbe:	6879      	ldr	r1, [r7, #4]
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4413      	add	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	440b      	add	r3, r1
 8009cca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009cce:	2200      	movs	r2, #0
 8009cd0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009cd2:	4b29      	ldr	r3, [pc, #164]	@ (8009d78 <USBD_CDC_DeInit+0x100>)
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f002 fa8e 	bl	800c1fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009cde:	4b26      	ldr	r3, [pc, #152]	@ (8009d78 <USBD_CDC_DeInit+0x100>)
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	f003 020f 	and.w	r2, r3, #15
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	440b      	add	r3, r1
 8009cf2:	3324      	adds	r3, #36	@ 0x24
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8009d78 <USBD_CDC_DeInit+0x100>)
 8009cfa:	781b      	ldrb	r3, [r3, #0]
 8009cfc:	f003 020f 	and.w	r2, r3, #15
 8009d00:	6879      	ldr	r1, [r7, #4]
 8009d02:	4613      	mov	r3, r2
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	4413      	add	r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	440b      	add	r3, r1
 8009d0c:	3326      	adds	r3, #38	@ 0x26
 8009d0e:	2200      	movs	r2, #0
 8009d10:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	32b0      	adds	r2, #176	@ 0xb0
 8009d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d01f      	beq.n	8009d64 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	33b0      	adds	r3, #176	@ 0xb0
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	4413      	add	r3, r2
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	32b0      	adds	r2, #176	@ 0xb0
 8009d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d46:	4618      	mov	r0, r3
 8009d48:	f002 fb62 	bl	800c410 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	32b0      	adds	r2, #176	@ 0xb0
 8009d56:	2100      	movs	r1, #0
 8009d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3708      	adds	r7, #8
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	20000093 	.word	0x20000093
 8009d74:	20000094 	.word	0x20000094
 8009d78:	20000095 	.word	0x20000095

08009d7c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b086      	sub	sp, #24
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	32b0      	adds	r2, #176	@ 0xb0
 8009d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d94:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d101      	bne.n	8009dac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e0bf      	b.n	8009f2c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d050      	beq.n	8009e5a <USBD_CDC_Setup+0xde>
 8009db8:	2b20      	cmp	r3, #32
 8009dba:	f040 80af 	bne.w	8009f1c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	88db      	ldrh	r3, [r3, #6]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d03a      	beq.n	8009e3c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	b25b      	sxtb	r3, r3
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	da1b      	bge.n	8009e08 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	33b0      	adds	r3, #176	@ 0xb0
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	4413      	add	r3, r2
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	683a      	ldr	r2, [r7, #0]
 8009de4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009de6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	88d2      	ldrh	r2, [r2, #6]
 8009dec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	88db      	ldrh	r3, [r3, #6]
 8009df2:	2b07      	cmp	r3, #7
 8009df4:	bf28      	it	cs
 8009df6:	2307      	movcs	r3, #7
 8009df8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	89fa      	ldrh	r2, [r7, #14]
 8009dfe:	4619      	mov	r1, r3
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f001 fd93 	bl	800b92c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009e06:	e090      	b.n	8009f2a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	785a      	ldrb	r2, [r3, #1]
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	88db      	ldrh	r3, [r3, #6]
 8009e16:	2b3f      	cmp	r3, #63	@ 0x3f
 8009e18:	d803      	bhi.n	8009e22 <USBD_CDC_Setup+0xa6>
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	88db      	ldrh	r3, [r3, #6]
 8009e1e:	b2da      	uxtb	r2, r3
 8009e20:	e000      	b.n	8009e24 <USBD_CDC_Setup+0xa8>
 8009e22:	2240      	movs	r2, #64	@ 0x40
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009e2a:	6939      	ldr	r1, [r7, #16]
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009e32:	461a      	mov	r2, r3
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f001 fda5 	bl	800b984 <USBD_CtlPrepareRx>
      break;
 8009e3a:	e076      	b.n	8009f2a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	33b0      	adds	r3, #176	@ 0xb0
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4413      	add	r3, r2
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	683a      	ldr	r2, [r7, #0]
 8009e50:	7850      	ldrb	r0, [r2, #1]
 8009e52:	2200      	movs	r2, #0
 8009e54:	6839      	ldr	r1, [r7, #0]
 8009e56:	4798      	blx	r3
      break;
 8009e58:	e067      	b.n	8009f2a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	785b      	ldrb	r3, [r3, #1]
 8009e5e:	2b0b      	cmp	r3, #11
 8009e60:	d851      	bhi.n	8009f06 <USBD_CDC_Setup+0x18a>
 8009e62:	a201      	add	r2, pc, #4	@ (adr r2, 8009e68 <USBD_CDC_Setup+0xec>)
 8009e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e68:	08009e99 	.word	0x08009e99
 8009e6c:	08009f15 	.word	0x08009f15
 8009e70:	08009f07 	.word	0x08009f07
 8009e74:	08009f07 	.word	0x08009f07
 8009e78:	08009f07 	.word	0x08009f07
 8009e7c:	08009f07 	.word	0x08009f07
 8009e80:	08009f07 	.word	0x08009f07
 8009e84:	08009f07 	.word	0x08009f07
 8009e88:	08009f07 	.word	0x08009f07
 8009e8c:	08009f07 	.word	0x08009f07
 8009e90:	08009ec3 	.word	0x08009ec3
 8009e94:	08009eed 	.word	0x08009eed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	2b03      	cmp	r3, #3
 8009ea2:	d107      	bne.n	8009eb4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009ea4:	f107 030a 	add.w	r3, r7, #10
 8009ea8:	2202      	movs	r2, #2
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f001 fd3d 	bl	800b92c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009eb2:	e032      	b.n	8009f1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f001 fcbb 	bl	800b832 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	75fb      	strb	r3, [r7, #23]
          break;
 8009ec0:	e02b      	b.n	8009f1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	2b03      	cmp	r3, #3
 8009ecc:	d107      	bne.n	8009ede <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009ece:	f107 030d 	add.w	r3, r7, #13
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f001 fd28 	bl	800b92c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009edc:	e01d      	b.n	8009f1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009ede:	6839      	ldr	r1, [r7, #0]
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f001 fca6 	bl	800b832 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	75fb      	strb	r3, [r7, #23]
          break;
 8009eea:	e016      	b.n	8009f1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b03      	cmp	r3, #3
 8009ef6:	d00f      	beq.n	8009f18 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009ef8:	6839      	ldr	r1, [r7, #0]
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f001 fc99 	bl	800b832 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f00:	2303      	movs	r3, #3
 8009f02:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009f04:	e008      	b.n	8009f18 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009f06:	6839      	ldr	r1, [r7, #0]
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f001 fc92 	bl	800b832 <USBD_CtlError>
          ret = USBD_FAIL;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	75fb      	strb	r3, [r7, #23]
          break;
 8009f12:	e002      	b.n	8009f1a <USBD_CDC_Setup+0x19e>
          break;
 8009f14:	bf00      	nop
 8009f16:	e008      	b.n	8009f2a <USBD_CDC_Setup+0x1ae>
          break;
 8009f18:	bf00      	nop
      }
      break;
 8009f1a:	e006      	b.n	8009f2a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009f1c:	6839      	ldr	r1, [r7, #0]
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f001 fc87 	bl	800b832 <USBD_CtlError>
      ret = USBD_FAIL;
 8009f24:	2303      	movs	r3, #3
 8009f26:	75fb      	strb	r3, [r7, #23]
      break;
 8009f28:	bf00      	nop
  }

  return (uint8_t)ret;
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3718      	adds	r7, #24
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	32b0      	adds	r2, #176	@ 0xb0
 8009f52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e065      	b.n	800a02a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	32b0      	adds	r2, #176	@ 0xb0
 8009f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009f6e:	78fb      	ldrb	r3, [r7, #3]
 8009f70:	f003 020f 	and.w	r2, r3, #15
 8009f74:	6879      	ldr	r1, [r7, #4]
 8009f76:	4613      	mov	r3, r2
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	4413      	add	r3, r2
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	440b      	add	r3, r1
 8009f80:	3318      	adds	r3, #24
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d02f      	beq.n	8009fe8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009f88:	78fb      	ldrb	r3, [r7, #3]
 8009f8a:	f003 020f 	and.w	r2, r3, #15
 8009f8e:	6879      	ldr	r1, [r7, #4]
 8009f90:	4613      	mov	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	4413      	add	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	440b      	add	r3, r1
 8009f9a:	3318      	adds	r3, #24
 8009f9c:	681a      	ldr	r2, [r3, #0]
 8009f9e:	78fb      	ldrb	r3, [r7, #3]
 8009fa0:	f003 010f 	and.w	r1, r3, #15
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	00db      	lsls	r3, r3, #3
 8009faa:	440b      	add	r3, r1
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4403      	add	r3, r0
 8009fb0:	331c      	adds	r3, #28
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	fbb2 f1f3 	udiv	r1, r2, r3
 8009fb8:	fb01 f303 	mul.w	r3, r1, r3
 8009fbc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d112      	bne.n	8009fe8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009fc2:	78fb      	ldrb	r3, [r7, #3]
 8009fc4:	f003 020f 	and.w	r2, r3, #15
 8009fc8:	6879      	ldr	r1, [r7, #4]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	4413      	add	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	440b      	add	r3, r1
 8009fd4:	3318      	adds	r3, #24
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009fda:	78f9      	ldrb	r1, [r7, #3]
 8009fdc:	2300      	movs	r3, #0
 8009fde:	2200      	movs	r2, #0
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f002 f9b2 	bl	800c34a <USBD_LL_Transmit>
 8009fe6:	e01f      	b.n	800a028 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	33b0      	adds	r3, #176	@ 0xb0
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d010      	beq.n	800a028 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	33b0      	adds	r3, #176	@ 0xb0
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	4413      	add	r3, r2
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	691b      	ldr	r3, [r3, #16]
 800a018:	68ba      	ldr	r2, [r7, #8]
 800a01a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a01e:	68ba      	ldr	r2, [r7, #8]
 800a020:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a024:	78fa      	ldrb	r2, [r7, #3]
 800a026:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b084      	sub	sp, #16
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	460b      	mov	r3, r1
 800a03c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	32b0      	adds	r2, #176	@ 0xb0
 800a048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	32b0      	adds	r2, #176	@ 0xb0
 800a058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d101      	bne.n	800a064 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a060:	2303      	movs	r3, #3
 800a062:	e01a      	b.n	800a09a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a064:	78fb      	ldrb	r3, [r7, #3]
 800a066:	4619      	mov	r1, r3
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f002 f9b0 	bl	800c3ce <USBD_LL_GetRxDataSize>
 800a06e:	4602      	mov	r2, r0
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	33b0      	adds	r3, #176	@ 0xb0
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a08e:	68fa      	ldr	r2, [r7, #12]
 800a090:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a094:	4611      	mov	r1, r2
 800a096:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b084      	sub	sp, #16
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	32b0      	adds	r2, #176	@ 0xb0
 800a0b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d101      	bne.n	800a0c4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e024      	b.n	800a10e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	33b0      	adds	r3, #176	@ 0xb0
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	4413      	add	r3, r2
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d019      	beq.n	800a10c <USBD_CDC_EP0_RxReady+0x6a>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a0de:	2bff      	cmp	r3, #255	@ 0xff
 800a0e0:	d014      	beq.n	800a10c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	33b0      	adds	r3, #176	@ 0xb0
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	4413      	add	r3, r2
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a0fa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a102:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	22ff      	movs	r2, #255	@ 0xff
 800a108:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b086      	sub	sp, #24
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a120:	2182      	movs	r1, #130	@ 0x82
 800a122:	4818      	ldr	r0, [pc, #96]	@ (800a184 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a124:	f000 fd4f 	bl	800abc6 <USBD_GetEpDesc>
 800a128:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a12a:	2101      	movs	r1, #1
 800a12c:	4815      	ldr	r0, [pc, #84]	@ (800a184 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a12e:	f000 fd4a 	bl	800abc6 <USBD_GetEpDesc>
 800a132:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a134:	2181      	movs	r1, #129	@ 0x81
 800a136:	4813      	ldr	r0, [pc, #76]	@ (800a184 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a138:	f000 fd45 	bl	800abc6 <USBD_GetEpDesc>
 800a13c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d002      	beq.n	800a14a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	2210      	movs	r2, #16
 800a148:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d006      	beq.n	800a15e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	2200      	movs	r2, #0
 800a154:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a158:	711a      	strb	r2, [r3, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d006      	beq.n	800a172 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2200      	movs	r2, #0
 800a168:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a16c:	711a      	strb	r2, [r3, #4]
 800a16e:	2200      	movs	r2, #0
 800a170:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2243      	movs	r2, #67	@ 0x43
 800a176:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a178:	4b02      	ldr	r3, [pc, #8]	@ (800a184 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3718      	adds	r7, #24
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	20000050 	.word	0x20000050

0800a188 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b086      	sub	sp, #24
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a190:	2182      	movs	r1, #130	@ 0x82
 800a192:	4818      	ldr	r0, [pc, #96]	@ (800a1f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a194:	f000 fd17 	bl	800abc6 <USBD_GetEpDesc>
 800a198:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a19a:	2101      	movs	r1, #1
 800a19c:	4815      	ldr	r0, [pc, #84]	@ (800a1f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a19e:	f000 fd12 	bl	800abc6 <USBD_GetEpDesc>
 800a1a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a1a4:	2181      	movs	r1, #129	@ 0x81
 800a1a6:	4813      	ldr	r0, [pc, #76]	@ (800a1f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a1a8:	f000 fd0d 	bl	800abc6 <USBD_GetEpDesc>
 800a1ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d002      	beq.n	800a1ba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	2210      	movs	r2, #16
 800a1b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d006      	beq.n	800a1ce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	711a      	strb	r2, [r3, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f042 0202 	orr.w	r2, r2, #2
 800a1cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d006      	beq.n	800a1e2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	711a      	strb	r2, [r3, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f042 0202 	orr.w	r2, r2, #2
 800a1e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2243      	movs	r2, #67	@ 0x43
 800a1e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a1e8:	4b02      	ldr	r3, [pc, #8]	@ (800a1f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000050 	.word	0x20000050

0800a1f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a200:	2182      	movs	r1, #130	@ 0x82
 800a202:	4818      	ldr	r0, [pc, #96]	@ (800a264 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a204:	f000 fcdf 	bl	800abc6 <USBD_GetEpDesc>
 800a208:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a20a:	2101      	movs	r1, #1
 800a20c:	4815      	ldr	r0, [pc, #84]	@ (800a264 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a20e:	f000 fcda 	bl	800abc6 <USBD_GetEpDesc>
 800a212:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a214:	2181      	movs	r1, #129	@ 0x81
 800a216:	4813      	ldr	r0, [pc, #76]	@ (800a264 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a218:	f000 fcd5 	bl	800abc6 <USBD_GetEpDesc>
 800a21c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	2210      	movs	r2, #16
 800a228:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d006      	beq.n	800a23e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	2200      	movs	r2, #0
 800a234:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a238:	711a      	strb	r2, [r3, #4]
 800a23a:	2200      	movs	r2, #0
 800a23c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d006      	beq.n	800a252 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2200      	movs	r2, #0
 800a248:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a24c:	711a      	strb	r2, [r3, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2243      	movs	r2, #67	@ 0x43
 800a256:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a258:	4b02      	ldr	r3, [pc, #8]	@ (800a264 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3718      	adds	r7, #24
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	20000050 	.word	0x20000050

0800a268 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	220a      	movs	r2, #10
 800a274:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a276:	4b03      	ldr	r3, [pc, #12]	@ (800a284 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a278:	4618      	mov	r0, r3
 800a27a:	370c      	adds	r7, #12
 800a27c:	46bd      	mov	sp, r7
 800a27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a282:	4770      	bx	lr
 800a284:	2000000c 	.word	0x2000000c

0800a288 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a288:	b480      	push	{r7}
 800a28a:	b083      	sub	sp, #12
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d101      	bne.n	800a29c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a298:	2303      	movs	r3, #3
 800a29a:	e009      	b.n	800a2b0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	33b0      	adds	r3, #176	@ 0xb0
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	4413      	add	r3, r2
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b087      	sub	sp, #28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	60f8      	str	r0, [r7, #12]
 800a2c4:	60b9      	str	r1, [r7, #8]
 800a2c6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	32b0      	adds	r2, #176	@ 0xb0
 800a2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d101      	bne.n	800a2e2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a2de:	2303      	movs	r3, #3
 800a2e0:	e008      	b.n	800a2f4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	371c      	adds	r7, #28
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr

0800a300 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	32b0      	adds	r2, #176	@ 0xb0
 800a314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a318:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d101      	bne.n	800a324 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a320:	2303      	movs	r3, #3
 800a322:	e004      	b.n	800a32e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	683a      	ldr	r2, [r7, #0]
 800a328:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3714      	adds	r7, #20
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr
	...

0800a33c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	32b0      	adds	r2, #176	@ 0xb0
 800a34e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a352:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a354:	2301      	movs	r3, #1
 800a356:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d101      	bne.n	800a362 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a35e:	2303      	movs	r3, #3
 800a360:	e025      	b.n	800a3ae <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d11f      	bne.n	800a3ac <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	2201      	movs	r2, #1
 800a370:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a374:	4b10      	ldr	r3, [pc, #64]	@ (800a3b8 <USBD_CDC_TransmitPacket+0x7c>)
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	f003 020f 	and.w	r2, r3, #15
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	4613      	mov	r3, r2
 800a386:	009b      	lsls	r3, r3, #2
 800a388:	4413      	add	r3, r2
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4403      	add	r3, r0
 800a38e:	3318      	adds	r3, #24
 800a390:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a392:	4b09      	ldr	r3, [pc, #36]	@ (800a3b8 <USBD_CDC_TransmitPacket+0x7c>)
 800a394:	7819      	ldrb	r1, [r3, #0]
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f001 ffd1 	bl	800c34a <USBD_LL_Transmit>

    ret = USBD_OK;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	20000093 	.word	0x20000093

0800a3bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b084      	sub	sp, #16
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	32b0      	adds	r2, #176	@ 0xb0
 800a3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3d2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	32b0      	adds	r2, #176	@ 0xb0
 800a3de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d101      	bne.n	800a3ea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a3e6:	2303      	movs	r3, #3
 800a3e8:	e018      	b.n	800a41c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	7c1b      	ldrb	r3, [r3, #16]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d10a      	bne.n	800a408 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a3f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a424 <USBD_CDC_ReceivePacket+0x68>)
 800a3f4:	7819      	ldrb	r1, [r3, #0]
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a3fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f001 ffc3 	bl	800c38c <USBD_LL_PrepareReceive>
 800a406:	e008      	b.n	800a41a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a408:	4b06      	ldr	r3, [pc, #24]	@ (800a424 <USBD_CDC_ReceivePacket+0x68>)
 800a40a:	7819      	ldrb	r1, [r3, #0]
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a412:	2340      	movs	r3, #64	@ 0x40
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f001 ffb9 	bl	800c38c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a41a:	2300      	movs	r3, #0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	20000094 	.word	0x20000094

0800a428 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b086      	sub	sp, #24
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	4613      	mov	r3, r2
 800a434:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d101      	bne.n	800a440 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a43c:	2303      	movs	r3, #3
 800a43e:	e01f      	b.n	800a480 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2200      	movs	r2, #0
 800a444:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	79fa      	ldrb	r2, [r7, #7]
 800a472:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a474:	68f8      	ldr	r0, [r7, #12]
 800a476:	f001 fe33 	bl	800c0e0 <USBD_LL_Init>
 800a47a:	4603      	mov	r3, r0
 800a47c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a47e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a480:	4618      	mov	r0, r3
 800a482:	3718      	adds	r7, #24
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a492:	2300      	movs	r3, #0
 800a494:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d101      	bne.n	800a4a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a49c:	2303      	movs	r3, #3
 800a49e:	e025      	b.n	800a4ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	683a      	ldr	r2, [r7, #0]
 800a4a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	32ae      	adds	r2, #174	@ 0xae
 800a4b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d00f      	beq.n	800a4dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	32ae      	adds	r2, #174	@ 0xae
 800a4c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4cc:	f107 020e 	add.w	r2, r7, #14
 800a4d0:	4610      	mov	r0, r2
 800a4d2:	4798      	blx	r3
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a4e2:	1c5a      	adds	r2, r3, #1
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f001 fe3b 	bl	800c178 <USBD_LL_Start>
 800a502:	4603      	mov	r3, r0
}
 800a504:	4618      	mov	r0, r3
 800a506:	3708      	adds	r7, #8
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a514:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a516:	4618      	mov	r0, r3
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b084      	sub	sp, #16
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
 800a52a:	460b      	mov	r3, r1
 800a52c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d009      	beq.n	800a550 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	78fa      	ldrb	r2, [r7, #3]
 800a546:	4611      	mov	r1, r2
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	4798      	blx	r3
 800a54c:	4603      	mov	r3, r0
 800a54e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a550:	7bfb      	ldrb	r3, [r7, #15]
}
 800a552:	4618      	mov	r0, r3
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}

0800a55a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a55a:	b580      	push	{r7, lr}
 800a55c:	b084      	sub	sp, #16
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
 800a562:	460b      	mov	r3, r1
 800a564:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a566:	2300      	movs	r3, #0
 800a568:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	78fa      	ldrb	r2, [r7, #3]
 800a574:	4611      	mov	r1, r2
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	4798      	blx	r3
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a580:	2303      	movs	r3, #3
 800a582:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a584:	7bfb      	ldrb	r3, [r7, #15]
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}

0800a58e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a58e:	b580      	push	{r7, lr}
 800a590:	b084      	sub	sp, #16
 800a592:	af00      	add	r7, sp, #0
 800a594:	6078      	str	r0, [r7, #4]
 800a596:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a59e:	6839      	ldr	r1, [r7, #0]
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f001 f90c 	bl	800b7be <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a5c2:	f003 031f 	and.w	r3, r3, #31
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d01a      	beq.n	800a600 <USBD_LL_SetupStage+0x72>
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d822      	bhi.n	800a614 <USBD_LL_SetupStage+0x86>
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d002      	beq.n	800a5d8 <USBD_LL_SetupStage+0x4a>
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d00a      	beq.n	800a5ec <USBD_LL_SetupStage+0x5e>
 800a5d6:	e01d      	b.n	800a614 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fb63 	bl	800acac <USBD_StdDevReq>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a5ea:	e020      	b.n	800a62e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 fbcb 	bl	800ad90 <USBD_StdItfReq>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a5fe:	e016      	b.n	800a62e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a606:	4619      	mov	r1, r3
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 fc2d 	bl	800ae68 <USBD_StdEPReq>
 800a60e:	4603      	mov	r3, r0
 800a610:	73fb      	strb	r3, [r7, #15]
      break;
 800a612:	e00c      	b.n	800a62e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a61a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	4619      	mov	r1, r3
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f001 fe08 	bl	800c238 <USBD_LL_StallEP>
 800a628:	4603      	mov	r3, r0
 800a62a:	73fb      	strb	r3, [r7, #15]
      break;
 800a62c:	bf00      	nop
  }

  return ret;
 800a62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a630:	4618      	mov	r0, r3
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	460b      	mov	r3, r1
 800a642:	607a      	str	r2, [r7, #4]
 800a644:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a646:	2300      	movs	r3, #0
 800a648:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a64a:	7afb      	ldrb	r3, [r7, #11]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d16e      	bne.n	800a72e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a656:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a65e:	2b03      	cmp	r3, #3
 800a660:	f040 8098 	bne.w	800a794 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	689a      	ldr	r2, [r3, #8]
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d913      	bls.n	800a698 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	689a      	ldr	r2, [r3, #8]
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	1ad2      	subs	r2, r2, r3
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	68da      	ldr	r2, [r3, #12]
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	4293      	cmp	r3, r2
 800a688:	bf28      	it	cs
 800a68a:	4613      	movcs	r3, r2
 800a68c:	461a      	mov	r2, r3
 800a68e:	6879      	ldr	r1, [r7, #4]
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	f001 f994 	bl	800b9be <USBD_CtlContinueRx>
 800a696:	e07d      	b.n	800a794 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a69e:	f003 031f 	and.w	r3, r3, #31
 800a6a2:	2b02      	cmp	r3, #2
 800a6a4:	d014      	beq.n	800a6d0 <USBD_LL_DataOutStage+0x98>
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d81d      	bhi.n	800a6e6 <USBD_LL_DataOutStage+0xae>
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d002      	beq.n	800a6b4 <USBD_LL_DataOutStage+0x7c>
 800a6ae:	2b01      	cmp	r3, #1
 800a6b0:	d003      	beq.n	800a6ba <USBD_LL_DataOutStage+0x82>
 800a6b2:	e018      	b.n	800a6e6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	75bb      	strb	r3, [r7, #22]
            break;
 800a6b8:	e018      	b.n	800a6ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	68f8      	ldr	r0, [r7, #12]
 800a6c6:	f000 fa64 	bl	800ab92 <USBD_CoreFindIF>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	75bb      	strb	r3, [r7, #22]
            break;
 800a6ce:	e00d      	b.n	800a6ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	4619      	mov	r1, r3
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 fa66 	bl	800abac <USBD_CoreFindEP>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	75bb      	strb	r3, [r7, #22]
            break;
 800a6e4:	e002      	b.n	800a6ec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	75bb      	strb	r3, [r7, #22]
            break;
 800a6ea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a6ec:	7dbb      	ldrb	r3, [r7, #22]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d119      	bne.n	800a726 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6f8:	b2db      	uxtb	r3, r3
 800a6fa:	2b03      	cmp	r3, #3
 800a6fc:	d113      	bne.n	800a726 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a6fe:	7dba      	ldrb	r2, [r7, #22]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	32ae      	adds	r2, #174	@ 0xae
 800a704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00b      	beq.n	800a726 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a70e:	7dba      	ldrb	r2, [r7, #22]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a716:	7dba      	ldrb	r2, [r7, #22]
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	32ae      	adds	r2, #174	@ 0xae
 800a71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	68f8      	ldr	r0, [r7, #12]
 800a724:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a726:	68f8      	ldr	r0, [r7, #12]
 800a728:	f001 f95a 	bl	800b9e0 <USBD_CtlSendStatus>
 800a72c:	e032      	b.n	800a794 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a72e:	7afb      	ldrb	r3, [r7, #11]
 800a730:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a734:	b2db      	uxtb	r3, r3
 800a736:	4619      	mov	r1, r3
 800a738:	68f8      	ldr	r0, [r7, #12]
 800a73a:	f000 fa37 	bl	800abac <USBD_CoreFindEP>
 800a73e:	4603      	mov	r3, r0
 800a740:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a742:	7dbb      	ldrb	r3, [r7, #22]
 800a744:	2bff      	cmp	r3, #255	@ 0xff
 800a746:	d025      	beq.n	800a794 <USBD_LL_DataOutStage+0x15c>
 800a748:	7dbb      	ldrb	r3, [r7, #22]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d122      	bne.n	800a794 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a754:	b2db      	uxtb	r3, r3
 800a756:	2b03      	cmp	r3, #3
 800a758:	d117      	bne.n	800a78a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a75a:	7dba      	ldrb	r2, [r7, #22]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	32ae      	adds	r2, #174	@ 0xae
 800a760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00f      	beq.n	800a78a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a76a:	7dba      	ldrb	r2, [r7, #22]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a772:	7dba      	ldrb	r2, [r7, #22]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	32ae      	adds	r2, #174	@ 0xae
 800a778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a77c:	699b      	ldr	r3, [r3, #24]
 800a77e:	7afa      	ldrb	r2, [r7, #11]
 800a780:	4611      	mov	r1, r2
 800a782:	68f8      	ldr	r0, [r7, #12]
 800a784:	4798      	blx	r3
 800a786:	4603      	mov	r3, r0
 800a788:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a78a:	7dfb      	ldrb	r3, [r7, #23]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d001      	beq.n	800a794 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a790:	7dfb      	ldrb	r3, [r7, #23]
 800a792:	e000      	b.n	800a796 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a794:	2300      	movs	r3, #0
}
 800a796:	4618      	mov	r0, r3
 800a798:	3718      	adds	r7, #24
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}

0800a79e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a79e:	b580      	push	{r7, lr}
 800a7a0:	b086      	sub	sp, #24
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	60f8      	str	r0, [r7, #12]
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	607a      	str	r2, [r7, #4]
 800a7aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a7ac:	7afb      	ldrb	r3, [r7, #11]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d16f      	bne.n	800a892 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	3314      	adds	r3, #20
 800a7b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a7be:	2b02      	cmp	r3, #2
 800a7c0:	d15a      	bne.n	800a878 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	689a      	ldr	r2, [r3, #8]
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d914      	bls.n	800a7f8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	689a      	ldr	r2, [r3, #8]
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	68db      	ldr	r3, [r3, #12]
 800a7d6:	1ad2      	subs	r2, r2, r3
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	689b      	ldr	r3, [r3, #8]
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	6879      	ldr	r1, [r7, #4]
 800a7e4:	68f8      	ldr	r0, [r7, #12]
 800a7e6:	f001 f8bc 	bl	800b962 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	68f8      	ldr	r0, [r7, #12]
 800a7f2:	f001 fdcb 	bl	800c38c <USBD_LL_PrepareReceive>
 800a7f6:	e03f      	b.n	800a878 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	68da      	ldr	r2, [r3, #12]
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	429a      	cmp	r2, r3
 800a802:	d11c      	bne.n	800a83e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	685a      	ldr	r2, [r3, #4]
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d316      	bcc.n	800a83e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	685a      	ldr	r2, [r3, #4]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d20f      	bcs.n	800a83e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a81e:	2200      	movs	r2, #0
 800a820:	2100      	movs	r1, #0
 800a822:	68f8      	ldr	r0, [r7, #12]
 800a824:	f001 f89d 	bl	800b962 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a830:	2300      	movs	r3, #0
 800a832:	2200      	movs	r2, #0
 800a834:	2100      	movs	r1, #0
 800a836:	68f8      	ldr	r0, [r7, #12]
 800a838:	f001 fda8 	bl	800c38c <USBD_LL_PrepareReceive>
 800a83c:	e01c      	b.n	800a878 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a844:	b2db      	uxtb	r3, r3
 800a846:	2b03      	cmp	r3, #3
 800a848:	d10f      	bne.n	800a86a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d009      	beq.n	800a86a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	68f8      	ldr	r0, [r7, #12]
 800a868:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a86a:	2180      	movs	r1, #128	@ 0x80
 800a86c:	68f8      	ldr	r0, [r7, #12]
 800a86e:	f001 fce3 	bl	800c238 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a872:	68f8      	ldr	r0, [r7, #12]
 800a874:	f001 f8c7 	bl	800ba06 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d03a      	beq.n	800a8f8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	f7ff fe42 	bl	800a50c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	2200      	movs	r2, #0
 800a88c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a890:	e032      	b.n	800a8f8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a892:	7afb      	ldrb	r3, [r7, #11]
 800a894:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a898:	b2db      	uxtb	r3, r3
 800a89a:	4619      	mov	r1, r3
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f000 f985 	bl	800abac <USBD_CoreFindEP>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8a6:	7dfb      	ldrb	r3, [r7, #23]
 800a8a8:	2bff      	cmp	r3, #255	@ 0xff
 800a8aa:	d025      	beq.n	800a8f8 <USBD_LL_DataInStage+0x15a>
 800a8ac:	7dfb      	ldrb	r3, [r7, #23]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d122      	bne.n	800a8f8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8b8:	b2db      	uxtb	r3, r3
 800a8ba:	2b03      	cmp	r3, #3
 800a8bc:	d11c      	bne.n	800a8f8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a8be:	7dfa      	ldrb	r2, [r7, #23]
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	32ae      	adds	r2, #174	@ 0xae
 800a8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c8:	695b      	ldr	r3, [r3, #20]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d014      	beq.n	800a8f8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a8ce:	7dfa      	ldrb	r2, [r7, #23]
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a8d6:	7dfa      	ldrb	r2, [r7, #23]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	32ae      	adds	r2, #174	@ 0xae
 800a8dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e0:	695b      	ldr	r3, [r3, #20]
 800a8e2:	7afa      	ldrb	r2, [r7, #11]
 800a8e4:	4611      	mov	r1, r2
 800a8e6:	68f8      	ldr	r0, [r7, #12]
 800a8e8:	4798      	blx	r3
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a8ee:	7dbb      	ldrb	r3, [r7, #22]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d001      	beq.n	800a8f8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a8f4:	7dbb      	ldrb	r3, [r7, #22]
 800a8f6:	e000      	b.n	800a8fa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3718      	adds	r7, #24
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b084      	sub	sp, #16
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2201      	movs	r2, #1
 800a912:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2200      	movs	r2, #0
 800a928:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2200      	movs	r2, #0
 800a930:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d014      	beq.n	800a968 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00e      	beq.n	800a968 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	6852      	ldr	r2, [r2, #4]
 800a956:	b2d2      	uxtb	r2, r2
 800a958:	4611      	mov	r1, r2
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	4798      	blx	r3
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a964:	2303      	movs	r3, #3
 800a966:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a968:	2340      	movs	r3, #64	@ 0x40
 800a96a:	2200      	movs	r2, #0
 800a96c:	2100      	movs	r1, #0
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f001 fc1d 	bl	800c1ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2240      	movs	r2, #64	@ 0x40
 800a980:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a984:	2340      	movs	r3, #64	@ 0x40
 800a986:	2200      	movs	r2, #0
 800a988:	2180      	movs	r1, #128	@ 0x80
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f001 fc0f 	bl	800c1ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2201      	movs	r2, #1
 800a994:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2240      	movs	r2, #64	@ 0x40
 800a99a:	621a      	str	r2, [r3, #32]

  return ret;
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3710      	adds	r7, #16
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a9a6:	b480      	push	{r7}
 800a9a8:	b083      	sub	sp, #12
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	78fa      	ldrb	r2, [r7, #3]
 800a9b6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a9b8:	2300      	movs	r3, #0
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	370c      	adds	r7, #12
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr

0800a9c6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	b083      	sub	sp, #12
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	2b04      	cmp	r3, #4
 800a9d8:	d006      	beq.n	800a9e8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9e0:	b2da      	uxtb	r2, r3
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2204      	movs	r2, #4
 800a9ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a9f0:	2300      	movs	r3, #0
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	370c      	adds	r7, #12
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr

0800a9fe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a9fe:	b480      	push	{r7}
 800aa00:	b083      	sub	sp, #12
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	2b04      	cmp	r3, #4
 800aa10:	d106      	bne.n	800aa20 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800aa18:	b2da      	uxtb	r2, r3
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	370c      	adds	r7, #12
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr

0800aa2e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b082      	sub	sp, #8
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa3c:	b2db      	uxtb	r3, r3
 800aa3e:	2b03      	cmp	r3, #3
 800aa40:	d110      	bne.n	800aa64 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00b      	beq.n	800aa64 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa52:	69db      	ldr	r3, [r3, #28]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d005      	beq.n	800aa64 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800aa64:	2300      	movs	r3, #0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3708      	adds	r7, #8
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b082      	sub	sp, #8
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
 800aa76:	460b      	mov	r3, r1
 800aa78:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	32ae      	adds	r2, #174	@ 0xae
 800aa84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e01c      	b.n	800aaca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	d115      	bne.n	800aac8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	32ae      	adds	r2, #174	@ 0xae
 800aaa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaaa:	6a1b      	ldr	r3, [r3, #32]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d00b      	beq.n	800aac8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	32ae      	adds	r2, #174	@ 0xae
 800aaba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aabe:	6a1b      	ldr	r3, [r3, #32]
 800aac0:	78fa      	ldrb	r2, [r7, #3]
 800aac2:	4611      	mov	r1, r2
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3708      	adds	r7, #8
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b082      	sub	sp, #8
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	460b      	mov	r3, r1
 800aadc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	32ae      	adds	r2, #174	@ 0xae
 800aae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d101      	bne.n	800aaf4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800aaf0:	2303      	movs	r3, #3
 800aaf2:	e01c      	b.n	800ab2e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	d115      	bne.n	800ab2c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	32ae      	adds	r2, #174	@ 0xae
 800ab0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00b      	beq.n	800ab2c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	32ae      	adds	r2, #174	@ 0xae
 800ab1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab24:	78fa      	ldrb	r2, [r7, #3]
 800ab26:	4611      	mov	r1, r2
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ab2c:	2300      	movs	r3, #0
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3708      	adds	r7, #8
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}

0800ab36 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ab36:	b480      	push	{r7}
 800ab38:	b083      	sub	sp, #12
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b084      	sub	sp, #16
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ab54:	2300      	movs	r3, #0
 800ab56:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d00e      	beq.n	800ab88 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	6852      	ldr	r2, [r2, #4]
 800ab76:	b2d2      	uxtb	r2, r2
 800ab78:	4611      	mov	r1, r2
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	4798      	blx	r3
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ab84:	2303      	movs	r3, #3
 800ab86:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ab88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3710      	adds	r7, #16
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}

0800ab92 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ab92:	b480      	push	{r7}
 800ab94:	b083      	sub	sp, #12
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ab9e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	370c      	adds	r7, #12
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800abb8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800abba:	4618      	mov	r0, r3
 800abbc:	370c      	adds	r7, #12
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr

0800abc6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800abc6:	b580      	push	{r7, lr}
 800abc8:	b086      	sub	sp, #24
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
 800abce:	460b      	mov	r3, r1
 800abd0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800abda:	2300      	movs	r3, #0
 800abdc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	885b      	ldrh	r3, [r3, #2]
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	7812      	ldrb	r2, [r2, #0]
 800abe8:	4293      	cmp	r3, r2
 800abea:	d91f      	bls.n	800ac2c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800abf2:	e013      	b.n	800ac1c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800abf4:	f107 030a 	add.w	r3, r7, #10
 800abf8:	4619      	mov	r1, r3
 800abfa:	6978      	ldr	r0, [r7, #20]
 800abfc:	f000 f81b 	bl	800ac36 <USBD_GetNextDesc>
 800ac00:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	785b      	ldrb	r3, [r3, #1]
 800ac06:	2b05      	cmp	r3, #5
 800ac08:	d108      	bne.n	800ac1c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	789b      	ldrb	r3, [r3, #2]
 800ac12:	78fa      	ldrb	r2, [r7, #3]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d008      	beq.n	800ac2a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	885b      	ldrh	r3, [r3, #2]
 800ac20:	b29a      	uxth	r2, r3
 800ac22:	897b      	ldrh	r3, [r7, #10]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d8e5      	bhi.n	800abf4 <USBD_GetEpDesc+0x2e>
 800ac28:	e000      	b.n	800ac2c <USBD_GetEpDesc+0x66>
          break;
 800ac2a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ac2c:	693b      	ldr	r3, [r7, #16]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ac36:	b480      	push	{r7}
 800ac38:	b085      	sub	sp, #20
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]
 800ac3e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	881b      	ldrh	r3, [r3, #0]
 800ac48:	68fa      	ldr	r2, [r7, #12]
 800ac4a:	7812      	ldrb	r2, [r2, #0]
 800ac4c:	4413      	add	r3, r2
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	461a      	mov	r2, r3
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ac60:	68fb      	ldr	r3, [r7, #12]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	b087      	sub	sp, #28
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	781b      	ldrb	r3, [r3, #0]
 800ac7e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	3301      	adds	r3, #1
 800ac84:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ac8c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ac90:	021b      	lsls	r3, r3, #8
 800ac92:	b21a      	sxth	r2, r3
 800ac94:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	b21b      	sxth	r3, r3
 800ac9c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ac9e:	89fb      	ldrh	r3, [r7, #14]
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	371c      	adds	r7, #28
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800acb6:	2300      	movs	r3, #0
 800acb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800acc2:	2b40      	cmp	r3, #64	@ 0x40
 800acc4:	d005      	beq.n	800acd2 <USBD_StdDevReq+0x26>
 800acc6:	2b40      	cmp	r3, #64	@ 0x40
 800acc8:	d857      	bhi.n	800ad7a <USBD_StdDevReq+0xce>
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00f      	beq.n	800acee <USBD_StdDevReq+0x42>
 800acce:	2b20      	cmp	r3, #32
 800acd0:	d153      	bne.n	800ad7a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	32ae      	adds	r2, #174	@ 0xae
 800acdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	6839      	ldr	r1, [r7, #0]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	4798      	blx	r3
 800ace8:	4603      	mov	r3, r0
 800acea:	73fb      	strb	r3, [r7, #15]
      break;
 800acec:	e04a      	b.n	800ad84 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	785b      	ldrb	r3, [r3, #1]
 800acf2:	2b09      	cmp	r3, #9
 800acf4:	d83b      	bhi.n	800ad6e <USBD_StdDevReq+0xc2>
 800acf6:	a201      	add	r2, pc, #4	@ (adr r2, 800acfc <USBD_StdDevReq+0x50>)
 800acf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfc:	0800ad51 	.word	0x0800ad51
 800ad00:	0800ad65 	.word	0x0800ad65
 800ad04:	0800ad6f 	.word	0x0800ad6f
 800ad08:	0800ad5b 	.word	0x0800ad5b
 800ad0c:	0800ad6f 	.word	0x0800ad6f
 800ad10:	0800ad2f 	.word	0x0800ad2f
 800ad14:	0800ad25 	.word	0x0800ad25
 800ad18:	0800ad6f 	.word	0x0800ad6f
 800ad1c:	0800ad47 	.word	0x0800ad47
 800ad20:	0800ad39 	.word	0x0800ad39
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 fa3c 	bl	800b1a4 <USBD_GetDescriptor>
          break;
 800ad2c:	e024      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ad2e:	6839      	ldr	r1, [r7, #0]
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f000 fba1 	bl	800b478 <USBD_SetAddress>
          break;
 800ad36:	e01f      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ad38:	6839      	ldr	r1, [r7, #0]
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 fbe0 	bl	800b500 <USBD_SetConfig>
 800ad40:	4603      	mov	r3, r0
 800ad42:	73fb      	strb	r3, [r7, #15]
          break;
 800ad44:	e018      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ad46:	6839      	ldr	r1, [r7, #0]
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 fc83 	bl	800b654 <USBD_GetConfig>
          break;
 800ad4e:	e013      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ad50:	6839      	ldr	r1, [r7, #0]
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 fcb4 	bl	800b6c0 <USBD_GetStatus>
          break;
 800ad58:	e00e      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ad5a:	6839      	ldr	r1, [r7, #0]
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f000 fce3 	bl	800b728 <USBD_SetFeature>
          break;
 800ad62:	e009      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ad64:	6839      	ldr	r1, [r7, #0]
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 fd07 	bl	800b77a <USBD_ClrFeature>
          break;
 800ad6c:	e004      	b.n	800ad78 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ad6e:	6839      	ldr	r1, [r7, #0]
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 fd5e 	bl	800b832 <USBD_CtlError>
          break;
 800ad76:	bf00      	nop
      }
      break;
 800ad78:	e004      	b.n	800ad84 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ad7a:	6839      	ldr	r1, [r7, #0]
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 fd58 	bl	800b832 <USBD_CtlError>
      break;
 800ad82:	bf00      	nop
  }

  return ret;
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
 800ad8e:	bf00      	nop

0800ad90 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ada6:	2b40      	cmp	r3, #64	@ 0x40
 800ada8:	d005      	beq.n	800adb6 <USBD_StdItfReq+0x26>
 800adaa:	2b40      	cmp	r3, #64	@ 0x40
 800adac:	d852      	bhi.n	800ae54 <USBD_StdItfReq+0xc4>
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d001      	beq.n	800adb6 <USBD_StdItfReq+0x26>
 800adb2:	2b20      	cmp	r3, #32
 800adb4:	d14e      	bne.n	800ae54 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	3b01      	subs	r3, #1
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d840      	bhi.n	800ae46 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	889b      	ldrh	r3, [r3, #4]
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d836      	bhi.n	800ae3c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	889b      	ldrh	r3, [r3, #4]
 800add2:	b2db      	uxtb	r3, r3
 800add4:	4619      	mov	r1, r3
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7ff fedb 	bl	800ab92 <USBD_CoreFindIF>
 800addc:	4603      	mov	r3, r0
 800adde:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ade0:	7bbb      	ldrb	r3, [r7, #14]
 800ade2:	2bff      	cmp	r3, #255	@ 0xff
 800ade4:	d01d      	beq.n	800ae22 <USBD_StdItfReq+0x92>
 800ade6:	7bbb      	ldrb	r3, [r7, #14]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d11a      	bne.n	800ae22 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800adec:	7bba      	ldrb	r2, [r7, #14]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	32ae      	adds	r2, #174	@ 0xae
 800adf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d00f      	beq.n	800ae1c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800adfc:	7bba      	ldrb	r2, [r7, #14]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ae04:	7bba      	ldrb	r2, [r7, #14]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	32ae      	adds	r2, #174	@ 0xae
 800ae0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae0e:	689b      	ldr	r3, [r3, #8]
 800ae10:	6839      	ldr	r1, [r7, #0]
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	4798      	blx	r3
 800ae16:	4603      	mov	r3, r0
 800ae18:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ae1a:	e004      	b.n	800ae26 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ae1c:	2303      	movs	r3, #3
 800ae1e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ae20:	e001      	b.n	800ae26 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ae22:	2303      	movs	r3, #3
 800ae24:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	88db      	ldrh	r3, [r3, #6]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d110      	bne.n	800ae50 <USBD_StdItfReq+0xc0>
 800ae2e:	7bfb      	ldrb	r3, [r7, #15]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10d      	bne.n	800ae50 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 fdd3 	bl	800b9e0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ae3a:	e009      	b.n	800ae50 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ae3c:	6839      	ldr	r1, [r7, #0]
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fcf7 	bl	800b832 <USBD_CtlError>
          break;
 800ae44:	e004      	b.n	800ae50 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ae46:	6839      	ldr	r1, [r7, #0]
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 fcf2 	bl	800b832 <USBD_CtlError>
          break;
 800ae4e:	e000      	b.n	800ae52 <USBD_StdItfReq+0xc2>
          break;
 800ae50:	bf00      	nop
      }
      break;
 800ae52:	e004      	b.n	800ae5e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 fceb 	bl	800b832 <USBD_CtlError>
      break;
 800ae5c:	bf00      	nop
  }

  return ret;
 800ae5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3710      	adds	r7, #16
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ae72:	2300      	movs	r3, #0
 800ae74:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	889b      	ldrh	r3, [r3, #4]
 800ae7a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae84:	2b40      	cmp	r3, #64	@ 0x40
 800ae86:	d007      	beq.n	800ae98 <USBD_StdEPReq+0x30>
 800ae88:	2b40      	cmp	r3, #64	@ 0x40
 800ae8a:	f200 817f 	bhi.w	800b18c <USBD_StdEPReq+0x324>
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d02a      	beq.n	800aee8 <USBD_StdEPReq+0x80>
 800ae92:	2b20      	cmp	r3, #32
 800ae94:	f040 817a 	bne.w	800b18c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ae98:	7bbb      	ldrb	r3, [r7, #14]
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f7ff fe85 	bl	800abac <USBD_CoreFindEP>
 800aea2:	4603      	mov	r3, r0
 800aea4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aea6:	7b7b      	ldrb	r3, [r7, #13]
 800aea8:	2bff      	cmp	r3, #255	@ 0xff
 800aeaa:	f000 8174 	beq.w	800b196 <USBD_StdEPReq+0x32e>
 800aeae:	7b7b      	ldrb	r3, [r7, #13]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f040 8170 	bne.w	800b196 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800aeb6:	7b7a      	ldrb	r2, [r7, #13]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800aebe:	7b7a      	ldrb	r2, [r7, #13]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	32ae      	adds	r2, #174	@ 0xae
 800aec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	f000 8163 	beq.w	800b196 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800aed0:	7b7a      	ldrb	r2, [r7, #13]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	32ae      	adds	r2, #174	@ 0xae
 800aed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	6839      	ldr	r1, [r7, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	4798      	blx	r3
 800aee2:	4603      	mov	r3, r0
 800aee4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aee6:	e156      	b.n	800b196 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	785b      	ldrb	r3, [r3, #1]
 800aeec:	2b03      	cmp	r3, #3
 800aeee:	d008      	beq.n	800af02 <USBD_StdEPReq+0x9a>
 800aef0:	2b03      	cmp	r3, #3
 800aef2:	f300 8145 	bgt.w	800b180 <USBD_StdEPReq+0x318>
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f000 809b 	beq.w	800b032 <USBD_StdEPReq+0x1ca>
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d03c      	beq.n	800af7a <USBD_StdEPReq+0x112>
 800af00:	e13e      	b.n	800b180 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	2b02      	cmp	r3, #2
 800af0c:	d002      	beq.n	800af14 <USBD_StdEPReq+0xac>
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d016      	beq.n	800af40 <USBD_StdEPReq+0xd8>
 800af12:	e02c      	b.n	800af6e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af14:	7bbb      	ldrb	r3, [r7, #14]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d00d      	beq.n	800af36 <USBD_StdEPReq+0xce>
 800af1a:	7bbb      	ldrb	r3, [r7, #14]
 800af1c:	2b80      	cmp	r3, #128	@ 0x80
 800af1e:	d00a      	beq.n	800af36 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800af20:	7bbb      	ldrb	r3, [r7, #14]
 800af22:	4619      	mov	r1, r3
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f001 f987 	bl	800c238 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800af2a:	2180      	movs	r1, #128	@ 0x80
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f001 f983 	bl	800c238 <USBD_LL_StallEP>
 800af32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af34:	e020      	b.n	800af78 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800af36:	6839      	ldr	r1, [r7, #0]
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 fc7a 	bl	800b832 <USBD_CtlError>
              break;
 800af3e:	e01b      	b.n	800af78 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	885b      	ldrh	r3, [r3, #2]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d10e      	bne.n	800af66 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800af48:	7bbb      	ldrb	r3, [r7, #14]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d00b      	beq.n	800af66 <USBD_StdEPReq+0xfe>
 800af4e:	7bbb      	ldrb	r3, [r7, #14]
 800af50:	2b80      	cmp	r3, #128	@ 0x80
 800af52:	d008      	beq.n	800af66 <USBD_StdEPReq+0xfe>
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	88db      	ldrh	r3, [r3, #6]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d104      	bne.n	800af66 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800af5c:	7bbb      	ldrb	r3, [r7, #14]
 800af5e:	4619      	mov	r1, r3
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f001 f969 	bl	800c238 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 fd3a 	bl	800b9e0 <USBD_CtlSendStatus>

              break;
 800af6c:	e004      	b.n	800af78 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800af6e:	6839      	ldr	r1, [r7, #0]
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 fc5e 	bl	800b832 <USBD_CtlError>
              break;
 800af76:	bf00      	nop
          }
          break;
 800af78:	e107      	b.n	800b18a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af80:	b2db      	uxtb	r3, r3
 800af82:	2b02      	cmp	r3, #2
 800af84:	d002      	beq.n	800af8c <USBD_StdEPReq+0x124>
 800af86:	2b03      	cmp	r3, #3
 800af88:	d016      	beq.n	800afb8 <USBD_StdEPReq+0x150>
 800af8a:	e04b      	b.n	800b024 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af8c:	7bbb      	ldrb	r3, [r7, #14]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d00d      	beq.n	800afae <USBD_StdEPReq+0x146>
 800af92:	7bbb      	ldrb	r3, [r7, #14]
 800af94:	2b80      	cmp	r3, #128	@ 0x80
 800af96:	d00a      	beq.n	800afae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800af98:	7bbb      	ldrb	r3, [r7, #14]
 800af9a:	4619      	mov	r1, r3
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f001 f94b 	bl	800c238 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800afa2:	2180      	movs	r1, #128	@ 0x80
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f001 f947 	bl	800c238 <USBD_LL_StallEP>
 800afaa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800afac:	e040      	b.n	800b030 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800afae:	6839      	ldr	r1, [r7, #0]
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f000 fc3e 	bl	800b832 <USBD_CtlError>
              break;
 800afb6:	e03b      	b.n	800b030 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	885b      	ldrh	r3, [r3, #2]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d136      	bne.n	800b02e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800afc0:	7bbb      	ldrb	r3, [r7, #14]
 800afc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d004      	beq.n	800afd4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800afca:	7bbb      	ldrb	r3, [r7, #14]
 800afcc:	4619      	mov	r1, r3
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f001 f951 	bl	800c276 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 fd03 	bl	800b9e0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800afda:	7bbb      	ldrb	r3, [r7, #14]
 800afdc:	4619      	mov	r1, r3
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f7ff fde4 	bl	800abac <USBD_CoreFindEP>
 800afe4:	4603      	mov	r3, r0
 800afe6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800afe8:	7b7b      	ldrb	r3, [r7, #13]
 800afea:	2bff      	cmp	r3, #255	@ 0xff
 800afec:	d01f      	beq.n	800b02e <USBD_StdEPReq+0x1c6>
 800afee:	7b7b      	ldrb	r3, [r7, #13]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d11c      	bne.n	800b02e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800aff4:	7b7a      	ldrb	r2, [r7, #13]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800affc:	7b7a      	ldrb	r2, [r7, #13]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	32ae      	adds	r2, #174	@ 0xae
 800b002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d010      	beq.n	800b02e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b00c:	7b7a      	ldrb	r2, [r7, #13]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	32ae      	adds	r2, #174	@ 0xae
 800b012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	6839      	ldr	r1, [r7, #0]
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	4798      	blx	r3
 800b01e:	4603      	mov	r3, r0
 800b020:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b022:	e004      	b.n	800b02e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b024:	6839      	ldr	r1, [r7, #0]
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 fc03 	bl	800b832 <USBD_CtlError>
              break;
 800b02c:	e000      	b.n	800b030 <USBD_StdEPReq+0x1c8>
              break;
 800b02e:	bf00      	nop
          }
          break;
 800b030:	e0ab      	b.n	800b18a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d002      	beq.n	800b044 <USBD_StdEPReq+0x1dc>
 800b03e:	2b03      	cmp	r3, #3
 800b040:	d032      	beq.n	800b0a8 <USBD_StdEPReq+0x240>
 800b042:	e097      	b.n	800b174 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b044:	7bbb      	ldrb	r3, [r7, #14]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d007      	beq.n	800b05a <USBD_StdEPReq+0x1f2>
 800b04a:	7bbb      	ldrb	r3, [r7, #14]
 800b04c:	2b80      	cmp	r3, #128	@ 0x80
 800b04e:	d004      	beq.n	800b05a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b050:	6839      	ldr	r1, [r7, #0]
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 fbed 	bl	800b832 <USBD_CtlError>
                break;
 800b058:	e091      	b.n	800b17e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b05a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	da0b      	bge.n	800b07a <USBD_StdEPReq+0x212>
 800b062:	7bbb      	ldrb	r3, [r7, #14]
 800b064:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b068:	4613      	mov	r3, r2
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	4413      	add	r3, r2
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	3310      	adds	r3, #16
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	4413      	add	r3, r2
 800b076:	3304      	adds	r3, #4
 800b078:	e00b      	b.n	800b092 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b07a:	7bbb      	ldrb	r3, [r7, #14]
 800b07c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b080:	4613      	mov	r3, r2
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4413      	add	r3, r2
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	4413      	add	r3, r2
 800b090:	3304      	adds	r3, #4
 800b092:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	2200      	movs	r2, #0
 800b098:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	2202      	movs	r2, #2
 800b09e:	4619      	mov	r1, r3
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fc43 	bl	800b92c <USBD_CtlSendData>
              break;
 800b0a6:	e06a      	b.n	800b17e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b0a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	da11      	bge.n	800b0d4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b0b0:	7bbb      	ldrb	r3, [r7, #14]
 800b0b2:	f003 020f 	and.w	r2, r3, #15
 800b0b6:	6879      	ldr	r1, [r7, #4]
 800b0b8:	4613      	mov	r3, r2
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	4413      	add	r3, r2
 800b0be:	009b      	lsls	r3, r3, #2
 800b0c0:	440b      	add	r3, r1
 800b0c2:	3324      	adds	r3, #36	@ 0x24
 800b0c4:	881b      	ldrh	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d117      	bne.n	800b0fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b0ca:	6839      	ldr	r1, [r7, #0]
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f000 fbb0 	bl	800b832 <USBD_CtlError>
                  break;
 800b0d2:	e054      	b.n	800b17e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b0d4:	7bbb      	ldrb	r3, [r7, #14]
 800b0d6:	f003 020f 	and.w	r2, r3, #15
 800b0da:	6879      	ldr	r1, [r7, #4]
 800b0dc:	4613      	mov	r3, r2
 800b0de:	009b      	lsls	r3, r3, #2
 800b0e0:	4413      	add	r3, r2
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	440b      	add	r3, r1
 800b0e6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b0ea:	881b      	ldrh	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d104      	bne.n	800b0fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b0f0:	6839      	ldr	r1, [r7, #0]
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 fb9d 	bl	800b832 <USBD_CtlError>
                  break;
 800b0f8:	e041      	b.n	800b17e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	da0b      	bge.n	800b11a <USBD_StdEPReq+0x2b2>
 800b102:	7bbb      	ldrb	r3, [r7, #14]
 800b104:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b108:	4613      	mov	r3, r2
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	4413      	add	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	3310      	adds	r3, #16
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	4413      	add	r3, r2
 800b116:	3304      	adds	r3, #4
 800b118:	e00b      	b.n	800b132 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b11a:	7bbb      	ldrb	r3, [r7, #14]
 800b11c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b120:	4613      	mov	r3, r2
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	4413      	add	r3, r2
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	4413      	add	r3, r2
 800b130:	3304      	adds	r3, #4
 800b132:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b134:	7bbb      	ldrb	r3, [r7, #14]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d002      	beq.n	800b140 <USBD_StdEPReq+0x2d8>
 800b13a:	7bbb      	ldrb	r3, [r7, #14]
 800b13c:	2b80      	cmp	r3, #128	@ 0x80
 800b13e:	d103      	bne.n	800b148 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	2200      	movs	r2, #0
 800b144:	601a      	str	r2, [r3, #0]
 800b146:	e00e      	b.n	800b166 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b148:	7bbb      	ldrb	r3, [r7, #14]
 800b14a:	4619      	mov	r1, r3
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f001 f8b1 	bl	800c2b4 <USBD_LL_IsStallEP>
 800b152:	4603      	mov	r3, r0
 800b154:	2b00      	cmp	r3, #0
 800b156:	d003      	beq.n	800b160 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2201      	movs	r2, #1
 800b15c:	601a      	str	r2, [r3, #0]
 800b15e:	e002      	b.n	800b166 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	2200      	movs	r2, #0
 800b164:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2202      	movs	r2, #2
 800b16a:	4619      	mov	r1, r3
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f000 fbdd 	bl	800b92c <USBD_CtlSendData>
              break;
 800b172:	e004      	b.n	800b17e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b174:	6839      	ldr	r1, [r7, #0]
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 fb5b 	bl	800b832 <USBD_CtlError>
              break;
 800b17c:	bf00      	nop
          }
          break;
 800b17e:	e004      	b.n	800b18a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b180:	6839      	ldr	r1, [r7, #0]
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 fb55 	bl	800b832 <USBD_CtlError>
          break;
 800b188:	bf00      	nop
      }
      break;
 800b18a:	e005      	b.n	800b198 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b18c:	6839      	ldr	r1, [r7, #0]
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fb4f 	bl	800b832 <USBD_CtlError>
      break;
 800b194:	e000      	b.n	800b198 <USBD_StdEPReq+0x330>
      break;
 800b196:	bf00      	nop
  }

  return ret;
 800b198:	7bfb      	ldrb	r3, [r7, #15]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3710      	adds	r7, #16
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
	...

0800b1a4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	885b      	ldrh	r3, [r3, #2]
 800b1be:	0a1b      	lsrs	r3, r3, #8
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	2b06      	cmp	r3, #6
 800b1c6:	f200 8128 	bhi.w	800b41a <USBD_GetDescriptor+0x276>
 800b1ca:	a201      	add	r2, pc, #4	@ (adr r2, 800b1d0 <USBD_GetDescriptor+0x2c>)
 800b1cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d0:	0800b1ed 	.word	0x0800b1ed
 800b1d4:	0800b205 	.word	0x0800b205
 800b1d8:	0800b245 	.word	0x0800b245
 800b1dc:	0800b41b 	.word	0x0800b41b
 800b1e0:	0800b41b 	.word	0x0800b41b
 800b1e4:	0800b3bb 	.word	0x0800b3bb
 800b1e8:	0800b3e7 	.word	0x0800b3e7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	7c12      	ldrb	r2, [r2, #16]
 800b1f8:	f107 0108 	add.w	r1, r7, #8
 800b1fc:	4610      	mov	r0, r2
 800b1fe:	4798      	blx	r3
 800b200:	60f8      	str	r0, [r7, #12]
      break;
 800b202:	e112      	b.n	800b42a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	7c1b      	ldrb	r3, [r3, #16]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10d      	bne.n	800b228 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b214:	f107 0208 	add.w	r2, r7, #8
 800b218:	4610      	mov	r0, r2
 800b21a:	4798      	blx	r3
 800b21c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	3301      	adds	r3, #1
 800b222:	2202      	movs	r2, #2
 800b224:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b226:	e100      	b.n	800b42a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b22e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b230:	f107 0208 	add.w	r2, r7, #8
 800b234:	4610      	mov	r0, r2
 800b236:	4798      	blx	r3
 800b238:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	3301      	adds	r3, #1
 800b23e:	2202      	movs	r2, #2
 800b240:	701a      	strb	r2, [r3, #0]
      break;
 800b242:	e0f2      	b.n	800b42a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	885b      	ldrh	r3, [r3, #2]
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	2b05      	cmp	r3, #5
 800b24c:	f200 80ac 	bhi.w	800b3a8 <USBD_GetDescriptor+0x204>
 800b250:	a201      	add	r2, pc, #4	@ (adr r2, 800b258 <USBD_GetDescriptor+0xb4>)
 800b252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b256:	bf00      	nop
 800b258:	0800b271 	.word	0x0800b271
 800b25c:	0800b2a5 	.word	0x0800b2a5
 800b260:	0800b2d9 	.word	0x0800b2d9
 800b264:	0800b30d 	.word	0x0800b30d
 800b268:	0800b341 	.word	0x0800b341
 800b26c:	0800b375 	.word	0x0800b375
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d00b      	beq.n	800b294 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b282:	685b      	ldr	r3, [r3, #4]
 800b284:	687a      	ldr	r2, [r7, #4]
 800b286:	7c12      	ldrb	r2, [r2, #16]
 800b288:	f107 0108 	add.w	r1, r7, #8
 800b28c:	4610      	mov	r0, r2
 800b28e:	4798      	blx	r3
 800b290:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b292:	e091      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b294:	6839      	ldr	r1, [r7, #0]
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 facb 	bl	800b832 <USBD_CtlError>
            err++;
 800b29c:	7afb      	ldrb	r3, [r7, #11]
 800b29e:	3301      	adds	r3, #1
 800b2a0:	72fb      	strb	r3, [r7, #11]
          break;
 800b2a2:	e089      	b.n	800b3b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d00b      	beq.n	800b2c8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	687a      	ldr	r2, [r7, #4]
 800b2ba:	7c12      	ldrb	r2, [r2, #16]
 800b2bc:	f107 0108 	add.w	r1, r7, #8
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	4798      	blx	r3
 800b2c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2c6:	e077      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2c8:	6839      	ldr	r1, [r7, #0]
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fab1 	bl	800b832 <USBD_CtlError>
            err++;
 800b2d0:	7afb      	ldrb	r3, [r7, #11]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	72fb      	strb	r3, [r7, #11]
          break;
 800b2d6:	e06f      	b.n	800b3b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b2de:	68db      	ldr	r3, [r3, #12]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d00b      	beq.n	800b2fc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	7c12      	ldrb	r2, [r2, #16]
 800b2f0:	f107 0108 	add.w	r1, r7, #8
 800b2f4:	4610      	mov	r0, r2
 800b2f6:	4798      	blx	r3
 800b2f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2fa:	e05d      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2fc:	6839      	ldr	r1, [r7, #0]
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 fa97 	bl	800b832 <USBD_CtlError>
            err++;
 800b304:	7afb      	ldrb	r3, [r7, #11]
 800b306:	3301      	adds	r3, #1
 800b308:	72fb      	strb	r3, [r7, #11]
          break;
 800b30a:	e055      	b.n	800b3b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b312:	691b      	ldr	r3, [r3, #16]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d00b      	beq.n	800b330 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b31e:	691b      	ldr	r3, [r3, #16]
 800b320:	687a      	ldr	r2, [r7, #4]
 800b322:	7c12      	ldrb	r2, [r2, #16]
 800b324:	f107 0108 	add.w	r1, r7, #8
 800b328:	4610      	mov	r0, r2
 800b32a:	4798      	blx	r3
 800b32c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b32e:	e043      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b330:	6839      	ldr	r1, [r7, #0]
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 fa7d 	bl	800b832 <USBD_CtlError>
            err++;
 800b338:	7afb      	ldrb	r3, [r7, #11]
 800b33a:	3301      	adds	r3, #1
 800b33c:	72fb      	strb	r3, [r7, #11]
          break;
 800b33e:	e03b      	b.n	800b3b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b346:	695b      	ldr	r3, [r3, #20]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d00b      	beq.n	800b364 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b352:	695b      	ldr	r3, [r3, #20]
 800b354:	687a      	ldr	r2, [r7, #4]
 800b356:	7c12      	ldrb	r2, [r2, #16]
 800b358:	f107 0108 	add.w	r1, r7, #8
 800b35c:	4610      	mov	r0, r2
 800b35e:	4798      	blx	r3
 800b360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b362:	e029      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b364:	6839      	ldr	r1, [r7, #0]
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f000 fa63 	bl	800b832 <USBD_CtlError>
            err++;
 800b36c:	7afb      	ldrb	r3, [r7, #11]
 800b36e:	3301      	adds	r3, #1
 800b370:	72fb      	strb	r3, [r7, #11]
          break;
 800b372:	e021      	b.n	800b3b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d00b      	beq.n	800b398 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b386:	699b      	ldr	r3, [r3, #24]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	7c12      	ldrb	r2, [r2, #16]
 800b38c:	f107 0108 	add.w	r1, r7, #8
 800b390:	4610      	mov	r0, r2
 800b392:	4798      	blx	r3
 800b394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b396:	e00f      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b398:	6839      	ldr	r1, [r7, #0]
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 fa49 	bl	800b832 <USBD_CtlError>
            err++;
 800b3a0:	7afb      	ldrb	r3, [r7, #11]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800b3a6:	e007      	b.n	800b3b8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b3a8:	6839      	ldr	r1, [r7, #0]
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 fa41 	bl	800b832 <USBD_CtlError>
          err++;
 800b3b0:	7afb      	ldrb	r3, [r7, #11]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b3b6:	bf00      	nop
      }
      break;
 800b3b8:	e037      	b.n	800b42a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	7c1b      	ldrb	r3, [r3, #16]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d109      	bne.n	800b3d6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ca:	f107 0208 	add.w	r2, r7, #8
 800b3ce:	4610      	mov	r0, r2
 800b3d0:	4798      	blx	r3
 800b3d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3d4:	e029      	b.n	800b42a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b3d6:	6839      	ldr	r1, [r7, #0]
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f000 fa2a 	bl	800b832 <USBD_CtlError>
        err++;
 800b3de:	7afb      	ldrb	r3, [r7, #11]
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	72fb      	strb	r3, [r7, #11]
      break;
 800b3e4:	e021      	b.n	800b42a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	7c1b      	ldrb	r3, [r3, #16]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10d      	bne.n	800b40a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3f6:	f107 0208 	add.w	r2, r7, #8
 800b3fa:	4610      	mov	r0, r2
 800b3fc:	4798      	blx	r3
 800b3fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	3301      	adds	r3, #1
 800b404:	2207      	movs	r2, #7
 800b406:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b408:	e00f      	b.n	800b42a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 fa10 	bl	800b832 <USBD_CtlError>
        err++;
 800b412:	7afb      	ldrb	r3, [r7, #11]
 800b414:	3301      	adds	r3, #1
 800b416:	72fb      	strb	r3, [r7, #11]
      break;
 800b418:	e007      	b.n	800b42a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b41a:	6839      	ldr	r1, [r7, #0]
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f000 fa08 	bl	800b832 <USBD_CtlError>
      err++;
 800b422:	7afb      	ldrb	r3, [r7, #11]
 800b424:	3301      	adds	r3, #1
 800b426:	72fb      	strb	r3, [r7, #11]
      break;
 800b428:	bf00      	nop
  }

  if (err != 0U)
 800b42a:	7afb      	ldrb	r3, [r7, #11]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d11e      	bne.n	800b46e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	88db      	ldrh	r3, [r3, #6]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d016      	beq.n	800b466 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b438:	893b      	ldrh	r3, [r7, #8]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00e      	beq.n	800b45c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	88da      	ldrh	r2, [r3, #6]
 800b442:	893b      	ldrh	r3, [r7, #8]
 800b444:	4293      	cmp	r3, r2
 800b446:	bf28      	it	cs
 800b448:	4613      	movcs	r3, r2
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b44e:	893b      	ldrh	r3, [r7, #8]
 800b450:	461a      	mov	r2, r3
 800b452:	68f9      	ldr	r1, [r7, #12]
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fa69 	bl	800b92c <USBD_CtlSendData>
 800b45a:	e009      	b.n	800b470 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b45c:	6839      	ldr	r1, [r7, #0]
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f000 f9e7 	bl	800b832 <USBD_CtlError>
 800b464:	e004      	b.n	800b470 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f000 faba 	bl	800b9e0 <USBD_CtlSendStatus>
 800b46c:	e000      	b.n	800b470 <USBD_GetDescriptor+0x2cc>
    return;
 800b46e:	bf00      	nop
  }
}
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
 800b476:	bf00      	nop

0800b478 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	889b      	ldrh	r3, [r3, #4]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d131      	bne.n	800b4ee <USBD_SetAddress+0x76>
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	88db      	ldrh	r3, [r3, #6]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d12d      	bne.n	800b4ee <USBD_SetAddress+0x76>
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	885b      	ldrh	r3, [r3, #2]
 800b496:	2b7f      	cmp	r3, #127	@ 0x7f
 800b498:	d829      	bhi.n	800b4ee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	885b      	ldrh	r3, [r3, #2]
 800b49e:	b2db      	uxtb	r3, r3
 800b4a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	2b03      	cmp	r3, #3
 800b4b0:	d104      	bne.n	800b4bc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 f9bc 	bl	800b832 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4ba:	e01d      	b.n	800b4f8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	7bfa      	ldrb	r2, [r7, #15]
 800b4c0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b4c4:	7bfb      	ldrb	r3, [r7, #15]
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 ff1f 	bl	800c30c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	f000 fa86 	bl	800b9e0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d004      	beq.n	800b4e4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2202      	movs	r2, #2
 800b4de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4e2:	e009      	b.n	800b4f8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4ec:	e004      	b.n	800b4f8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b4ee:	6839      	ldr	r1, [r7, #0]
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 f99e 	bl	800b832 <USBD_CtlError>
  }
}
 800b4f6:	bf00      	nop
 800b4f8:	bf00      	nop
 800b4fa:	3710      	adds	r7, #16
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}

0800b500 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b50a:	2300      	movs	r3, #0
 800b50c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	885b      	ldrh	r3, [r3, #2]
 800b512:	b2da      	uxtb	r2, r3
 800b514:	4b4e      	ldr	r3, [pc, #312]	@ (800b650 <USBD_SetConfig+0x150>)
 800b516:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b518:	4b4d      	ldr	r3, [pc, #308]	@ (800b650 <USBD_SetConfig+0x150>)
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d905      	bls.n	800b52c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b520:	6839      	ldr	r1, [r7, #0]
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f000 f985 	bl	800b832 <USBD_CtlError>
    return USBD_FAIL;
 800b528:	2303      	movs	r3, #3
 800b52a:	e08c      	b.n	800b646 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b532:	b2db      	uxtb	r3, r3
 800b534:	2b02      	cmp	r3, #2
 800b536:	d002      	beq.n	800b53e <USBD_SetConfig+0x3e>
 800b538:	2b03      	cmp	r3, #3
 800b53a:	d029      	beq.n	800b590 <USBD_SetConfig+0x90>
 800b53c:	e075      	b.n	800b62a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b53e:	4b44      	ldr	r3, [pc, #272]	@ (800b650 <USBD_SetConfig+0x150>)
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d020      	beq.n	800b588 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b546:	4b42      	ldr	r3, [pc, #264]	@ (800b650 <USBD_SetConfig+0x150>)
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	461a      	mov	r2, r3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b550:	4b3f      	ldr	r3, [pc, #252]	@ (800b650 <USBD_SetConfig+0x150>)
 800b552:	781b      	ldrb	r3, [r3, #0]
 800b554:	4619      	mov	r1, r3
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f7fe ffe3 	bl	800a522 <USBD_SetClassConfig>
 800b55c:	4603      	mov	r3, r0
 800b55e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b560:	7bfb      	ldrb	r3, [r7, #15]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d008      	beq.n	800b578 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b566:	6839      	ldr	r1, [r7, #0]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f962 	bl	800b832 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2202      	movs	r2, #2
 800b572:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b576:	e065      	b.n	800b644 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f000 fa31 	bl	800b9e0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2203      	movs	r2, #3
 800b582:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b586:	e05d      	b.n	800b644 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 fa29 	bl	800b9e0 <USBD_CtlSendStatus>
      break;
 800b58e:	e059      	b.n	800b644 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b590:	4b2f      	ldr	r3, [pc, #188]	@ (800b650 <USBD_SetConfig+0x150>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d112      	bne.n	800b5be <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2202      	movs	r2, #2
 800b59c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b5a0:	4b2b      	ldr	r3, [pc, #172]	@ (800b650 <USBD_SetConfig+0x150>)
 800b5a2:	781b      	ldrb	r3, [r3, #0]
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b5aa:	4b29      	ldr	r3, [pc, #164]	@ (800b650 <USBD_SetConfig+0x150>)
 800b5ac:	781b      	ldrb	r3, [r3, #0]
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f7fe ffd2 	bl	800a55a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 fa12 	bl	800b9e0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b5bc:	e042      	b.n	800b644 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b5be:	4b24      	ldr	r3, [pc, #144]	@ (800b650 <USBD_SetConfig+0x150>)
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	d02a      	beq.n	800b622 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f7fe ffc0 	bl	800a55a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b5da:	4b1d      	ldr	r3, [pc, #116]	@ (800b650 <USBD_SetConfig+0x150>)
 800b5dc:	781b      	ldrb	r3, [r3, #0]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800b650 <USBD_SetConfig+0x150>)
 800b5e6:	781b      	ldrb	r3, [r3, #0]
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f7fe ff99 	bl	800a522 <USBD_SetClassConfig>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00f      	beq.n	800b61a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b5fa:	6839      	ldr	r1, [r7, #0]
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f000 f918 	bl	800b832 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	b2db      	uxtb	r3, r3
 800b608:	4619      	mov	r1, r3
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f7fe ffa5 	bl	800a55a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2202      	movs	r2, #2
 800b614:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b618:	e014      	b.n	800b644 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f000 f9e0 	bl	800b9e0 <USBD_CtlSendStatus>
      break;
 800b620:	e010      	b.n	800b644 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f000 f9dc 	bl	800b9e0 <USBD_CtlSendStatus>
      break;
 800b628:	e00c      	b.n	800b644 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b62a:	6839      	ldr	r1, [r7, #0]
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f900 	bl	800b832 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b632:	4b07      	ldr	r3, [pc, #28]	@ (800b650 <USBD_SetConfig+0x150>)
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	4619      	mov	r1, r3
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f7fe ff8e 	bl	800a55a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b63e:	2303      	movs	r3, #3
 800b640:	73fb      	strb	r3, [r7, #15]
      break;
 800b642:	bf00      	nop
  }

  return ret;
 800b644:	7bfb      	ldrb	r3, [r7, #15]
}
 800b646:	4618      	mov	r0, r3
 800b648:	3710      	adds	r7, #16
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	200004f8 	.word	0x200004f8

0800b654 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	88db      	ldrh	r3, [r3, #6]
 800b662:	2b01      	cmp	r3, #1
 800b664:	d004      	beq.n	800b670 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b666:	6839      	ldr	r1, [r7, #0]
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f000 f8e2 	bl	800b832 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b66e:	e023      	b.n	800b6b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b676:	b2db      	uxtb	r3, r3
 800b678:	2b02      	cmp	r3, #2
 800b67a:	dc02      	bgt.n	800b682 <USBD_GetConfig+0x2e>
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	dc03      	bgt.n	800b688 <USBD_GetConfig+0x34>
 800b680:	e015      	b.n	800b6ae <USBD_GetConfig+0x5a>
 800b682:	2b03      	cmp	r3, #3
 800b684:	d00b      	beq.n	800b69e <USBD_GetConfig+0x4a>
 800b686:	e012      	b.n	800b6ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	3308      	adds	r3, #8
 800b692:	2201      	movs	r2, #1
 800b694:	4619      	mov	r1, r3
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 f948 	bl	800b92c <USBD_CtlSendData>
        break;
 800b69c:	e00c      	b.n	800b6b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	3304      	adds	r3, #4
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 f940 	bl	800b92c <USBD_CtlSendData>
        break;
 800b6ac:	e004      	b.n	800b6b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b6ae:	6839      	ldr	r1, [r7, #0]
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f000 f8be 	bl	800b832 <USBD_CtlError>
        break;
 800b6b6:	bf00      	nop
}
 800b6b8:	bf00      	nop
 800b6ba:	3708      	adds	r7, #8
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}

0800b6c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b082      	sub	sp, #8
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6d0:	b2db      	uxtb	r3, r3
 800b6d2:	3b01      	subs	r3, #1
 800b6d4:	2b02      	cmp	r3, #2
 800b6d6:	d81e      	bhi.n	800b716 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	88db      	ldrh	r3, [r3, #6]
 800b6dc:	2b02      	cmp	r3, #2
 800b6de:	d004      	beq.n	800b6ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b6e0:	6839      	ldr	r1, [r7, #0]
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 f8a5 	bl	800b832 <USBD_CtlError>
        break;
 800b6e8:	e01a      	b.n	800b720 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d005      	beq.n	800b706 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	f043 0202 	orr.w	r2, r3, #2
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	330c      	adds	r3, #12
 800b70a:	2202      	movs	r2, #2
 800b70c:	4619      	mov	r1, r3
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 f90c 	bl	800b92c <USBD_CtlSendData>
      break;
 800b714:	e004      	b.n	800b720 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b716:	6839      	ldr	r1, [r7, #0]
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f88a 	bl	800b832 <USBD_CtlError>
      break;
 800b71e:	bf00      	nop
  }
}
 800b720:	bf00      	nop
 800b722:	3708      	adds	r7, #8
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	885b      	ldrh	r3, [r3, #2]
 800b736:	2b01      	cmp	r3, #1
 800b738:	d107      	bne.n	800b74a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 f94c 	bl	800b9e0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b748:	e013      	b.n	800b772 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	885b      	ldrh	r3, [r3, #2]
 800b74e:	2b02      	cmp	r3, #2
 800b750:	d10b      	bne.n	800b76a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	889b      	ldrh	r3, [r3, #4]
 800b756:	0a1b      	lsrs	r3, r3, #8
 800b758:	b29b      	uxth	r3, r3
 800b75a:	b2da      	uxtb	r2, r3
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f000 f93c 	bl	800b9e0 <USBD_CtlSendStatus>
}
 800b768:	e003      	b.n	800b772 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b76a:	6839      	ldr	r1, [r7, #0]
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 f860 	bl	800b832 <USBD_CtlError>
}
 800b772:	bf00      	nop
 800b774:	3708      	adds	r7, #8
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}

0800b77a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b77a:	b580      	push	{r7, lr}
 800b77c:	b082      	sub	sp, #8
 800b77e:	af00      	add	r7, sp, #0
 800b780:	6078      	str	r0, [r7, #4]
 800b782:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	3b01      	subs	r3, #1
 800b78e:	2b02      	cmp	r3, #2
 800b790:	d80b      	bhi.n	800b7aa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	885b      	ldrh	r3, [r3, #2]
 800b796:	2b01      	cmp	r3, #1
 800b798:	d10c      	bne.n	800b7b4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2200      	movs	r2, #0
 800b79e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 f91c 	bl	800b9e0 <USBD_CtlSendStatus>
      }
      break;
 800b7a8:	e004      	b.n	800b7b4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f000 f840 	bl	800b832 <USBD_CtlError>
      break;
 800b7b2:	e000      	b.n	800b7b6 <USBD_ClrFeature+0x3c>
      break;
 800b7b4:	bf00      	nop
  }
}
 800b7b6:	bf00      	nop
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}

0800b7be <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b7be:	b580      	push	{r7, lr}
 800b7c0:	b084      	sub	sp, #16
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	6078      	str	r0, [r7, #4]
 800b7c6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	781a      	ldrb	r2, [r3, #0]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	781a      	ldrb	r2, [r3, #0]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff fa40 	bl	800ac6e <SWAPBYTE>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	3301      	adds	r3, #1
 800b800:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b802:	68f8      	ldr	r0, [r7, #12]
 800b804:	f7ff fa33 	bl	800ac6e <SWAPBYTE>
 800b808:	4603      	mov	r3, r0
 800b80a:	461a      	mov	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	3301      	adds	r3, #1
 800b814:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	3301      	adds	r3, #1
 800b81a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f7ff fa26 	bl	800ac6e <SWAPBYTE>
 800b822:	4603      	mov	r3, r0
 800b824:	461a      	mov	r2, r3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	80da      	strh	r2, [r3, #6]
}
 800b82a:	bf00      	nop
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}

0800b832 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b832:	b580      	push	{r7, lr}
 800b834:	b082      	sub	sp, #8
 800b836:	af00      	add	r7, sp, #0
 800b838:	6078      	str	r0, [r7, #4]
 800b83a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b83c:	2180      	movs	r1, #128	@ 0x80
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 fcfa 	bl	800c238 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b844:	2100      	movs	r1, #0
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f000 fcf6 	bl	800c238 <USBD_LL_StallEP>
}
 800b84c:	bf00      	nop
 800b84e:	3708      	adds	r7, #8
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b086      	sub	sp, #24
 800b858:	af00      	add	r7, sp, #0
 800b85a:	60f8      	str	r0, [r7, #12]
 800b85c:	60b9      	str	r1, [r7, #8]
 800b85e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b860:	2300      	movs	r3, #0
 800b862:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d042      	beq.n	800b8f0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b86e:	6938      	ldr	r0, [r7, #16]
 800b870:	f000 f842 	bl	800b8f8 <USBD_GetLen>
 800b874:	4603      	mov	r3, r0
 800b876:	3301      	adds	r3, #1
 800b878:	005b      	lsls	r3, r3, #1
 800b87a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b87e:	d808      	bhi.n	800b892 <USBD_GetString+0x3e>
 800b880:	6938      	ldr	r0, [r7, #16]
 800b882:	f000 f839 	bl	800b8f8 <USBD_GetLen>
 800b886:	4603      	mov	r3, r0
 800b888:	3301      	adds	r3, #1
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	005b      	lsls	r3, r3, #1
 800b88e:	b29a      	uxth	r2, r3
 800b890:	e001      	b.n	800b896 <USBD_GetString+0x42>
 800b892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b89a:	7dfb      	ldrb	r3, [r7, #23]
 800b89c:	68ba      	ldr	r2, [r7, #8]
 800b89e:	4413      	add	r3, r2
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	7812      	ldrb	r2, [r2, #0]
 800b8a4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b8a6:	7dfb      	ldrb	r3, [r7, #23]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b8ac:	7dfb      	ldrb	r3, [r7, #23]
 800b8ae:	68ba      	ldr	r2, [r7, #8]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	2203      	movs	r2, #3
 800b8b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b8b6:	7dfb      	ldrb	r3, [r7, #23]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b8bc:	e013      	b.n	800b8e6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b8be:	7dfb      	ldrb	r3, [r7, #23]
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	4413      	add	r3, r2
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	7812      	ldrb	r2, [r2, #0]
 800b8c8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b8ca:	693b      	ldr	r3, [r7, #16]
 800b8cc:	3301      	adds	r3, #1
 800b8ce:	613b      	str	r3, [r7, #16]
    idx++;
 800b8d0:	7dfb      	ldrb	r3, [r7, #23]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b8d6:	7dfb      	ldrb	r3, [r7, #23]
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	4413      	add	r3, r2
 800b8dc:	2200      	movs	r2, #0
 800b8de:	701a      	strb	r2, [r3, #0]
    idx++;
 800b8e0:	7dfb      	ldrb	r3, [r7, #23]
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d1e7      	bne.n	800b8be <USBD_GetString+0x6a>
 800b8ee:	e000      	b.n	800b8f2 <USBD_GetString+0x9e>
    return;
 800b8f0:	bf00      	nop
  }
}
 800b8f2:	3718      	adds	r7, #24
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b900:	2300      	movs	r3, #0
 800b902:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b908:	e005      	b.n	800b916 <USBD_GetLen+0x1e>
  {
    len++;
 800b90a:	7bfb      	ldrb	r3, [r7, #15]
 800b90c:	3301      	adds	r3, #1
 800b90e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	3301      	adds	r3, #1
 800b914:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d1f5      	bne.n	800b90a <USBD_GetLen+0x12>
  }

  return len;
 800b91e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3714      	adds	r7, #20
 800b924:	46bd      	mov	sp, r7
 800b926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92a:	4770      	bx	lr

0800b92c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	60f8      	str	r0, [r7, #12]
 800b934:	60b9      	str	r1, [r7, #8]
 800b936:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2202      	movs	r2, #2
 800b93c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	687a      	ldr	r2, [r7, #4]
 800b944:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	2100      	movs	r1, #0
 800b952:	68f8      	ldr	r0, [r7, #12]
 800b954:	f000 fcf9 	bl	800c34a <USBD_LL_Transmit>

  return USBD_OK;
 800b958:	2300      	movs	r3, #0
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3710      	adds	r7, #16
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}

0800b962 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b962:	b580      	push	{r7, lr}
 800b964:	b084      	sub	sp, #16
 800b966:	af00      	add	r7, sp, #0
 800b968:	60f8      	str	r0, [r7, #12]
 800b96a:	60b9      	str	r1, [r7, #8]
 800b96c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	68ba      	ldr	r2, [r7, #8]
 800b972:	2100      	movs	r1, #0
 800b974:	68f8      	ldr	r0, [r7, #12]
 800b976:	f000 fce8 	bl	800c34a <USBD_LL_Transmit>

  return USBD_OK;
 800b97a:	2300      	movs	r3, #0
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3710      	adds	r7, #16
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	60f8      	str	r0, [r7, #12]
 800b98c:	60b9      	str	r1, [r7, #8]
 800b98e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	2203      	movs	r2, #3
 800b994:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	2100      	movs	r1, #0
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	f000 fcec 	bl	800c38c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b084      	sub	sp, #16
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	60f8      	str	r0, [r7, #12]
 800b9c6:	60b9      	str	r1, [r7, #8]
 800b9c8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	68ba      	ldr	r2, [r7, #8]
 800b9ce:	2100      	movs	r1, #0
 800b9d0:	68f8      	ldr	r0, [r7, #12]
 800b9d2:	f000 fcdb 	bl	800c38c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3710      	adds	r7, #16
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2204      	movs	r2, #4
 800b9ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f000 fca7 	bl	800c34a <USBD_LL_Transmit>

  return USBD_OK;
 800b9fc:	2300      	movs	r3, #0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b082      	sub	sp, #8
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2205      	movs	r2, #5
 800ba12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ba16:	2300      	movs	r3, #0
 800ba18:	2200      	movs	r2, #0
 800ba1a:	2100      	movs	r1, #0
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f000 fcb5 	bl	800c38c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba22:	2300      	movs	r3, #0
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3708      	adds	r7, #8
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ba30:	2200      	movs	r2, #0
 800ba32:	4912      	ldr	r1, [pc, #72]	@ (800ba7c <MX_USB_DEVICE_Init+0x50>)
 800ba34:	4812      	ldr	r0, [pc, #72]	@ (800ba80 <MX_USB_DEVICE_Init+0x54>)
 800ba36:	f7fe fcf7 	bl	800a428 <USBD_Init>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d001      	beq.n	800ba44 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ba40:	f7f8 fcf8 	bl	8004434 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ba44:	490f      	ldr	r1, [pc, #60]	@ (800ba84 <MX_USB_DEVICE_Init+0x58>)
 800ba46:	480e      	ldr	r0, [pc, #56]	@ (800ba80 <MX_USB_DEVICE_Init+0x54>)
 800ba48:	f7fe fd1e 	bl	800a488 <USBD_RegisterClass>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ba52:	f7f8 fcef 	bl	8004434 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ba56:	490c      	ldr	r1, [pc, #48]	@ (800ba88 <MX_USB_DEVICE_Init+0x5c>)
 800ba58:	4809      	ldr	r0, [pc, #36]	@ (800ba80 <MX_USB_DEVICE_Init+0x54>)
 800ba5a:	f7fe fc15 	bl	800a288 <USBD_CDC_RegisterInterface>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d001      	beq.n	800ba68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ba64:	f7f8 fce6 	bl	8004434 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ba68:	4805      	ldr	r0, [pc, #20]	@ (800ba80 <MX_USB_DEVICE_Init+0x54>)
 800ba6a:	f7fe fd43 	bl	800a4f4 <USBD_Start>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d001      	beq.n	800ba78 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ba74:	f7f8 fcde 	bl	8004434 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ba78:	bf00      	nop
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	200000ac 	.word	0x200000ac
 800ba80:	200004fc 	.word	0x200004fc
 800ba84:	20000018 	.word	0x20000018
 800ba88:	20000098 	.word	0x20000098

0800ba8c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ba90:	2200      	movs	r2, #0
 800ba92:	4905      	ldr	r1, [pc, #20]	@ (800baa8 <CDC_Init_FS+0x1c>)
 800ba94:	4805      	ldr	r0, [pc, #20]	@ (800baac <CDC_Init_FS+0x20>)
 800ba96:	f7fe fc11 	bl	800a2bc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ba9a:	4905      	ldr	r1, [pc, #20]	@ (800bab0 <CDC_Init_FS+0x24>)
 800ba9c:	4803      	ldr	r0, [pc, #12]	@ (800baac <CDC_Init_FS+0x20>)
 800ba9e:	f7fe fc2f 	bl	800a300 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800baa2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	20000fd8 	.word	0x20000fd8
 800baac:	200004fc 	.word	0x200004fc
 800bab0:	200007d8 	.word	0x200007d8

0800bab4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bab4:	b480      	push	{r7}
 800bab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bab8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800baba:	4618      	mov	r0, r3
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	4603      	mov	r3, r0
 800bacc:	6039      	str	r1, [r7, #0]
 800bace:	71fb      	strb	r3, [r7, #7]
 800bad0:	4613      	mov	r3, r2
 800bad2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bad4:	79fb      	ldrb	r3, [r7, #7]
 800bad6:	2b23      	cmp	r3, #35	@ 0x23
 800bad8:	d84a      	bhi.n	800bb70 <CDC_Control_FS+0xac>
 800bada:	a201      	add	r2, pc, #4	@ (adr r2, 800bae0 <CDC_Control_FS+0x1c>)
 800badc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae0:	0800bb71 	.word	0x0800bb71
 800bae4:	0800bb71 	.word	0x0800bb71
 800bae8:	0800bb71 	.word	0x0800bb71
 800baec:	0800bb71 	.word	0x0800bb71
 800baf0:	0800bb71 	.word	0x0800bb71
 800baf4:	0800bb71 	.word	0x0800bb71
 800baf8:	0800bb71 	.word	0x0800bb71
 800bafc:	0800bb71 	.word	0x0800bb71
 800bb00:	0800bb71 	.word	0x0800bb71
 800bb04:	0800bb71 	.word	0x0800bb71
 800bb08:	0800bb71 	.word	0x0800bb71
 800bb0c:	0800bb71 	.word	0x0800bb71
 800bb10:	0800bb71 	.word	0x0800bb71
 800bb14:	0800bb71 	.word	0x0800bb71
 800bb18:	0800bb71 	.word	0x0800bb71
 800bb1c:	0800bb71 	.word	0x0800bb71
 800bb20:	0800bb71 	.word	0x0800bb71
 800bb24:	0800bb71 	.word	0x0800bb71
 800bb28:	0800bb71 	.word	0x0800bb71
 800bb2c:	0800bb71 	.word	0x0800bb71
 800bb30:	0800bb71 	.word	0x0800bb71
 800bb34:	0800bb71 	.word	0x0800bb71
 800bb38:	0800bb71 	.word	0x0800bb71
 800bb3c:	0800bb71 	.word	0x0800bb71
 800bb40:	0800bb71 	.word	0x0800bb71
 800bb44:	0800bb71 	.word	0x0800bb71
 800bb48:	0800bb71 	.word	0x0800bb71
 800bb4c:	0800bb71 	.word	0x0800bb71
 800bb50:	0800bb71 	.word	0x0800bb71
 800bb54:	0800bb71 	.word	0x0800bb71
 800bb58:	0800bb71 	.word	0x0800bb71
 800bb5c:	0800bb71 	.word	0x0800bb71
 800bb60:	0800bb71 	.word	0x0800bb71
 800bb64:	0800bb71 	.word	0x0800bb71
 800bb68:	0800bb71 	.word	0x0800bb71
 800bb6c:	0800bb71 	.word	0x0800bb71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bb70:	bf00      	nop
  }

  return (USBD_OK);
 800bb72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bb8a:	6879      	ldr	r1, [r7, #4]
 800bb8c:	480b      	ldr	r0, [pc, #44]	@ (800bbbc <CDC_Receive_FS+0x3c>)
 800bb8e:	f7fe fbb7 	bl	800a300 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bb92:	480a      	ldr	r0, [pc, #40]	@ (800bbbc <CDC_Receive_FS+0x3c>)
 800bb94:	f7fe fc12 	bl	800a3bc <USBD_CDC_ReceivePacket>

  USB_CDC_RxHandler(UserRxBufferFS, *Len);
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	4808      	ldr	r0, [pc, #32]	@ (800bbc0 <CDC_Receive_FS+0x40>)
 800bba0:	f7f5 fe6e 	bl	8001880 <USB_CDC_RxHandler>
  memset(UserRxBufferFS, '\0', *Len);
 800bba4:	683b      	ldr	r3, [r7, #0]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	461a      	mov	r2, r3
 800bbaa:	2100      	movs	r1, #0
 800bbac:	4804      	ldr	r0, [pc, #16]	@ (800bbc0 <CDC_Receive_FS+0x40>)
 800bbae:	f001 faae 	bl	800d10e <memset>

  return (USBD_OK);
 800bbb2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3708      	adds	r7, #8
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	200004fc 	.word	0x200004fc
 800bbc0:	200007d8 	.word	0x200007d8

0800bbc4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	460b      	mov	r3, r1
 800bbce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bbd4:	4b0d      	ldr	r3, [pc, #52]	@ (800bc0c <CDC_Transmit_FS+0x48>)
 800bbd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bbda:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d001      	beq.n	800bbea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	e00b      	b.n	800bc02 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bbea:	887b      	ldrh	r3, [r7, #2]
 800bbec:	461a      	mov	r2, r3
 800bbee:	6879      	ldr	r1, [r7, #4]
 800bbf0:	4806      	ldr	r0, [pc, #24]	@ (800bc0c <CDC_Transmit_FS+0x48>)
 800bbf2:	f7fe fb63 	bl	800a2bc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bbf6:	4805      	ldr	r0, [pc, #20]	@ (800bc0c <CDC_Transmit_FS+0x48>)
 800bbf8:	f7fe fba0 	bl	800a33c <USBD_CDC_TransmitPacket>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3710      	adds	r7, #16
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	200004fc 	.word	0x200004fc

0800bc10 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b087      	sub	sp, #28
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	60b9      	str	r1, [r7, #8]
 800bc1a:	4613      	mov	r3, r2
 800bc1c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bc22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	371c      	adds	r7, #28
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc30:	4770      	bx	lr
	...

0800bc34 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b083      	sub	sp, #12
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	6039      	str	r1, [r7, #0]
 800bc3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	2212      	movs	r2, #18
 800bc44:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bc46:	4b03      	ldr	r3, [pc, #12]	@ (800bc54 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	370c      	adds	r7, #12
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc52:	4770      	bx	lr
 800bc54:	200000c8 	.word	0x200000c8

0800bc58 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	4603      	mov	r3, r0
 800bc60:	6039      	str	r1, [r7, #0]
 800bc62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	2204      	movs	r2, #4
 800bc68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bc6a:	4b03      	ldr	r3, [pc, #12]	@ (800bc78 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	370c      	adds	r7, #12
 800bc70:	46bd      	mov	sp, r7
 800bc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc76:	4770      	bx	lr
 800bc78:	200000dc 	.word	0x200000dc

0800bc7c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	4603      	mov	r3, r0
 800bc84:	6039      	str	r1, [r7, #0]
 800bc86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bc88:	79fb      	ldrb	r3, [r7, #7]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d105      	bne.n	800bc9a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc8e:	683a      	ldr	r2, [r7, #0]
 800bc90:	4907      	ldr	r1, [pc, #28]	@ (800bcb0 <USBD_FS_ProductStrDescriptor+0x34>)
 800bc92:	4808      	ldr	r0, [pc, #32]	@ (800bcb4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bc94:	f7ff fdde 	bl	800b854 <USBD_GetString>
 800bc98:	e004      	b.n	800bca4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc9a:	683a      	ldr	r2, [r7, #0]
 800bc9c:	4904      	ldr	r1, [pc, #16]	@ (800bcb0 <USBD_FS_ProductStrDescriptor+0x34>)
 800bc9e:	4805      	ldr	r0, [pc, #20]	@ (800bcb4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bca0:	f7ff fdd8 	bl	800b854 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bca4:	4b02      	ldr	r3, [pc, #8]	@ (800bcb0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3708      	adds	r7, #8
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
 800bcae:	bf00      	nop
 800bcb0:	200017d8 	.word	0x200017d8
 800bcb4:	0800eda8 	.word	0x0800eda8

0800bcb8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	6039      	str	r1, [r7, #0]
 800bcc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bcc4:	683a      	ldr	r2, [r7, #0]
 800bcc6:	4904      	ldr	r1, [pc, #16]	@ (800bcd8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bcc8:	4804      	ldr	r0, [pc, #16]	@ (800bcdc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bcca:	f7ff fdc3 	bl	800b854 <USBD_GetString>
  return USBD_StrDesc;
 800bcce:	4b02      	ldr	r3, [pc, #8]	@ (800bcd8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3708      	adds	r7, #8
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bd80      	pop	{r7, pc}
 800bcd8:	200017d8 	.word	0x200017d8
 800bcdc:	0800edc0 	.word	0x0800edc0

0800bce0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	4603      	mov	r3, r0
 800bce8:	6039      	str	r1, [r7, #0]
 800bcea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	221a      	movs	r2, #26
 800bcf0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bcf2:	f000 f843 	bl	800bd7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bcf6:	4b02      	ldr	r3, [pc, #8]	@ (800bd00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3708      	adds	r7, #8
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	200000e0 	.word	0x200000e0

0800bd04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	6039      	str	r1, [r7, #0]
 800bd0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bd10:	79fb      	ldrb	r3, [r7, #7]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d105      	bne.n	800bd22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	4907      	ldr	r1, [pc, #28]	@ (800bd38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bd1a:	4808      	ldr	r0, [pc, #32]	@ (800bd3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bd1c:	f7ff fd9a 	bl	800b854 <USBD_GetString>
 800bd20:	e004      	b.n	800bd2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bd22:	683a      	ldr	r2, [r7, #0]
 800bd24:	4904      	ldr	r1, [pc, #16]	@ (800bd38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bd26:	4805      	ldr	r0, [pc, #20]	@ (800bd3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bd28:	f7ff fd94 	bl	800b854 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd2c:	4b02      	ldr	r3, [pc, #8]	@ (800bd38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3708      	adds	r7, #8
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	bf00      	nop
 800bd38:	200017d8 	.word	0x200017d8
 800bd3c:	0800edd4 	.word	0x0800edd4

0800bd40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b082      	sub	sp, #8
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	4603      	mov	r3, r0
 800bd48:	6039      	str	r1, [r7, #0]
 800bd4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bd4c:	79fb      	ldrb	r3, [r7, #7]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d105      	bne.n	800bd5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd52:	683a      	ldr	r2, [r7, #0]
 800bd54:	4907      	ldr	r1, [pc, #28]	@ (800bd74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd56:	4808      	ldr	r0, [pc, #32]	@ (800bd78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd58:	f7ff fd7c 	bl	800b854 <USBD_GetString>
 800bd5c:	e004      	b.n	800bd68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd5e:	683a      	ldr	r2, [r7, #0]
 800bd60:	4904      	ldr	r1, [pc, #16]	@ (800bd74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd62:	4805      	ldr	r0, [pc, #20]	@ (800bd78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd64:	f7ff fd76 	bl	800b854 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd68:	4b02      	ldr	r3, [pc, #8]	@ (800bd74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3708      	adds	r7, #8
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}
 800bd72:	bf00      	nop
 800bd74:	200017d8 	.word	0x200017d8
 800bd78:	0800ede0 	.word	0x0800ede0

0800bd7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bd82:	4b0f      	ldr	r3, [pc, #60]	@ (800bdc0 <Get_SerialNum+0x44>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bd88:	4b0e      	ldr	r3, [pc, #56]	@ (800bdc4 <Get_SerialNum+0x48>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bd8e:	4b0e      	ldr	r3, [pc, #56]	@ (800bdc8 <Get_SerialNum+0x4c>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bd94:	68fa      	ldr	r2, [r7, #12]
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4413      	add	r3, r2
 800bd9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d009      	beq.n	800bdb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bda2:	2208      	movs	r2, #8
 800bda4:	4909      	ldr	r1, [pc, #36]	@ (800bdcc <Get_SerialNum+0x50>)
 800bda6:	68f8      	ldr	r0, [r7, #12]
 800bda8:	f000 f814 	bl	800bdd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bdac:	2204      	movs	r2, #4
 800bdae:	4908      	ldr	r1, [pc, #32]	@ (800bdd0 <Get_SerialNum+0x54>)
 800bdb0:	68b8      	ldr	r0, [r7, #8]
 800bdb2:	f000 f80f 	bl	800bdd4 <IntToUnicode>
  }
}
 800bdb6:	bf00      	nop
 800bdb8:	3710      	adds	r7, #16
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}
 800bdbe:	bf00      	nop
 800bdc0:	1fff7a10 	.word	0x1fff7a10
 800bdc4:	1fff7a14 	.word	0x1fff7a14
 800bdc8:	1fff7a18 	.word	0x1fff7a18
 800bdcc:	200000e2 	.word	0x200000e2
 800bdd0:	200000f2 	.word	0x200000f2

0800bdd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b087      	sub	sp, #28
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	4613      	mov	r3, r2
 800bde0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bde2:	2300      	movs	r3, #0
 800bde4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bde6:	2300      	movs	r3, #0
 800bde8:	75fb      	strb	r3, [r7, #23]
 800bdea:	e027      	b.n	800be3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	0f1b      	lsrs	r3, r3, #28
 800bdf0:	2b09      	cmp	r3, #9
 800bdf2:	d80b      	bhi.n	800be0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	0f1b      	lsrs	r3, r3, #28
 800bdf8:	b2da      	uxtb	r2, r3
 800bdfa:	7dfb      	ldrb	r3, [r7, #23]
 800bdfc:	005b      	lsls	r3, r3, #1
 800bdfe:	4619      	mov	r1, r3
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	440b      	add	r3, r1
 800be04:	3230      	adds	r2, #48	@ 0x30
 800be06:	b2d2      	uxtb	r2, r2
 800be08:	701a      	strb	r2, [r3, #0]
 800be0a:	e00a      	b.n	800be22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	0f1b      	lsrs	r3, r3, #28
 800be10:	b2da      	uxtb	r2, r3
 800be12:	7dfb      	ldrb	r3, [r7, #23]
 800be14:	005b      	lsls	r3, r3, #1
 800be16:	4619      	mov	r1, r3
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	440b      	add	r3, r1
 800be1c:	3237      	adds	r2, #55	@ 0x37
 800be1e:	b2d2      	uxtb	r2, r2
 800be20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	011b      	lsls	r3, r3, #4
 800be26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800be28:	7dfb      	ldrb	r3, [r7, #23]
 800be2a:	005b      	lsls	r3, r3, #1
 800be2c:	3301      	adds	r3, #1
 800be2e:	68ba      	ldr	r2, [r7, #8]
 800be30:	4413      	add	r3, r2
 800be32:	2200      	movs	r2, #0
 800be34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800be36:	7dfb      	ldrb	r3, [r7, #23]
 800be38:	3301      	adds	r3, #1
 800be3a:	75fb      	strb	r3, [r7, #23]
 800be3c:	7dfa      	ldrb	r2, [r7, #23]
 800be3e:	79fb      	ldrb	r3, [r7, #7]
 800be40:	429a      	cmp	r2, r3
 800be42:	d3d3      	bcc.n	800bdec <IntToUnicode+0x18>
  }
}
 800be44:	bf00      	nop
 800be46:	bf00      	nop
 800be48:	371c      	adds	r7, #28
 800be4a:	46bd      	mov	sp, r7
 800be4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be50:	4770      	bx	lr
	...

0800be54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b08a      	sub	sp, #40	@ 0x28
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be5c:	f107 0314 	add.w	r3, r7, #20
 800be60:	2200      	movs	r2, #0
 800be62:	601a      	str	r2, [r3, #0]
 800be64:	605a      	str	r2, [r3, #4]
 800be66:	609a      	str	r2, [r3, #8]
 800be68:	60da      	str	r2, [r3, #12]
 800be6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be74:	d13a      	bne.n	800beec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be76:	2300      	movs	r3, #0
 800be78:	613b      	str	r3, [r7, #16]
 800be7a:	4b1e      	ldr	r3, [pc, #120]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800be7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be7e:	4a1d      	ldr	r2, [pc, #116]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800be80:	f043 0301 	orr.w	r3, r3, #1
 800be84:	6313      	str	r3, [r2, #48]	@ 0x30
 800be86:	4b1b      	ldr	r3, [pc, #108]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800be88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be8a:	f003 0301 	and.w	r3, r3, #1
 800be8e:	613b      	str	r3, [r7, #16]
 800be90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800be92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800be96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be98:	2302      	movs	r3, #2
 800be9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be9c:	2300      	movs	r3, #0
 800be9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bea0:	2303      	movs	r3, #3
 800bea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bea4:	230a      	movs	r3, #10
 800bea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bea8:	f107 0314 	add.w	r3, r7, #20
 800beac:	4619      	mov	r1, r3
 800beae:	4812      	ldr	r0, [pc, #72]	@ (800bef8 <HAL_PCD_MspInit+0xa4>)
 800beb0:	f7f8 febe 	bl	8004c30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800beb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800beb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800beb8:	4a0e      	ldr	r2, [pc, #56]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800beba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bebe:	6353      	str	r3, [r2, #52]	@ 0x34
 800bec0:	2300      	movs	r3, #0
 800bec2:	60fb      	str	r3, [r7, #12]
 800bec4:	4b0b      	ldr	r3, [pc, #44]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800bec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bec8:	4a0a      	ldr	r2, [pc, #40]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800beca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bece:	6453      	str	r3, [r2, #68]	@ 0x44
 800bed0:	4b08      	ldr	r3, [pc, #32]	@ (800bef4 <HAL_PCD_MspInit+0xa0>)
 800bed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bed8:	60fb      	str	r3, [r7, #12]
 800beda:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bedc:	2200      	movs	r2, #0
 800bede:	2100      	movs	r1, #0
 800bee0:	2043      	movs	r0, #67	@ 0x43
 800bee2:	f7f8 fe6e 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bee6:	2043      	movs	r0, #67	@ 0x43
 800bee8:	f7f8 fe87 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800beec:	bf00      	nop
 800beee:	3728      	adds	r7, #40	@ 0x28
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	40023800 	.word	0x40023800
 800bef8:	40020000 	.word	0x40020000

0800befc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b082      	sub	sp, #8
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bf10:	4619      	mov	r1, r3
 800bf12:	4610      	mov	r0, r2
 800bf14:	f7fe fb3b 	bl	800a58e <USBD_LL_SetupStage>
}
 800bf18:	bf00      	nop
 800bf1a:	3708      	adds	r7, #8
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b082      	sub	sp, #8
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	460b      	mov	r3, r1
 800bf2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bf32:	78fa      	ldrb	r2, [r7, #3]
 800bf34:	6879      	ldr	r1, [r7, #4]
 800bf36:	4613      	mov	r3, r2
 800bf38:	00db      	lsls	r3, r3, #3
 800bf3a:	4413      	add	r3, r2
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	440b      	add	r3, r1
 800bf40:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	78fb      	ldrb	r3, [r7, #3]
 800bf48:	4619      	mov	r1, r3
 800bf4a:	f7fe fb75 	bl	800a638 <USBD_LL_DataOutStage>
}
 800bf4e:	bf00      	nop
 800bf50:	3708      	adds	r7, #8
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b082      	sub	sp, #8
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
 800bf5e:	460b      	mov	r3, r1
 800bf60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bf68:	78fa      	ldrb	r2, [r7, #3]
 800bf6a:	6879      	ldr	r1, [r7, #4]
 800bf6c:	4613      	mov	r3, r2
 800bf6e:	00db      	lsls	r3, r3, #3
 800bf70:	4413      	add	r3, r2
 800bf72:	009b      	lsls	r3, r3, #2
 800bf74:	440b      	add	r3, r1
 800bf76:	3320      	adds	r3, #32
 800bf78:	681a      	ldr	r2, [r3, #0]
 800bf7a:	78fb      	ldrb	r3, [r7, #3]
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	f7fe fc0e 	bl	800a79e <USBD_LL_DataInStage>
}
 800bf82:	bf00      	nop
 800bf84:	3708      	adds	r7, #8
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b082      	sub	sp, #8
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f7fe fd48 	bl	800aa2e <USBD_LL_SOF>
}
 800bf9e:	bf00      	nop
 800bfa0:	3708      	adds	r7, #8
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}

0800bfa6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfa6:	b580      	push	{r7, lr}
 800bfa8:	b084      	sub	sp, #16
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	79db      	ldrb	r3, [r3, #7]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d102      	bne.n	800bfc0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	73fb      	strb	r3, [r7, #15]
 800bfbe:	e008      	b.n	800bfd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	79db      	ldrb	r3, [r3, #7]
 800bfc4:	2b02      	cmp	r3, #2
 800bfc6:	d102      	bne.n	800bfce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	73fb      	strb	r3, [r7, #15]
 800bfcc:	e001      	b.n	800bfd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bfce:	f7f8 fa31 	bl	8004434 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bfd8:	7bfa      	ldrb	r2, [r7, #15]
 800bfda:	4611      	mov	r1, r2
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f7fe fce2 	bl	800a9a6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bfe8:	4618      	mov	r0, r3
 800bfea:	f7fe fc8a 	bl	800a902 <USBD_LL_Reset>
}
 800bfee:	bf00      	nop
 800bff0:	3710      	adds	r7, #16
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
	...

0800bff8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c006:	4618      	mov	r0, r3
 800c008:	f7fe fcdd 	bl	800a9c6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	6812      	ldr	r2, [r2, #0]
 800c01a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c01e:	f043 0301 	orr.w	r3, r3, #1
 800c022:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	7adb      	ldrb	r3, [r3, #11]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d005      	beq.n	800c038 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c02c:	4b04      	ldr	r3, [pc, #16]	@ (800c040 <HAL_PCD_SuspendCallback+0x48>)
 800c02e:	691b      	ldr	r3, [r3, #16]
 800c030:	4a03      	ldr	r2, [pc, #12]	@ (800c040 <HAL_PCD_SuspendCallback+0x48>)
 800c032:	f043 0306 	orr.w	r3, r3, #6
 800c036:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c038:	bf00      	nop
 800c03a:	3708      	adds	r7, #8
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}
 800c040:	e000ed00 	.word	0xe000ed00

0800c044 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b082      	sub	sp, #8
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c052:	4618      	mov	r0, r3
 800c054:	f7fe fcd3 	bl	800a9fe <USBD_LL_Resume>
}
 800c058:	bf00      	nop
 800c05a:	3708      	adds	r7, #8
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}

0800c060 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b082      	sub	sp, #8
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	460b      	mov	r3, r1
 800c06a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c072:	78fa      	ldrb	r2, [r7, #3]
 800c074:	4611      	mov	r1, r2
 800c076:	4618      	mov	r0, r3
 800c078:	f7fe fd2b 	bl	800aad2 <USBD_LL_IsoOUTIncomplete>
}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b082      	sub	sp, #8
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	460b      	mov	r3, r1
 800c08e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c096:	78fa      	ldrb	r2, [r7, #3]
 800c098:	4611      	mov	r1, r2
 800c09a:	4618      	mov	r0, r3
 800c09c:	f7fe fce7 	bl	800aa6e <USBD_LL_IsoINIncomplete>
}
 800c0a0:	bf00      	nop
 800c0a2:	3708      	adds	r7, #8
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}

0800c0a8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b082      	sub	sp, #8
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7fe fd3d 	bl	800ab36 <USBD_LL_DevConnected>
}
 800c0bc:	bf00      	nop
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f7fe fd3a 	bl	800ab4c <USBD_LL_DevDisconnected>
}
 800c0d8:	bf00      	nop
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d13c      	bne.n	800c16a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c0f0:	4a20      	ldr	r2, [pc, #128]	@ (800c174 <USBD_LL_Init+0x94>)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	4a1e      	ldr	r2, [pc, #120]	@ (800c174 <USBD_LL_Init+0x94>)
 800c0fc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c100:	4b1c      	ldr	r3, [pc, #112]	@ (800c174 <USBD_LL_Init+0x94>)
 800c102:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c106:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c108:	4b1a      	ldr	r3, [pc, #104]	@ (800c174 <USBD_LL_Init+0x94>)
 800c10a:	2204      	movs	r2, #4
 800c10c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c10e:	4b19      	ldr	r3, [pc, #100]	@ (800c174 <USBD_LL_Init+0x94>)
 800c110:	2202      	movs	r2, #2
 800c112:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c114:	4b17      	ldr	r3, [pc, #92]	@ (800c174 <USBD_LL_Init+0x94>)
 800c116:	2200      	movs	r2, #0
 800c118:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c11a:	4b16      	ldr	r3, [pc, #88]	@ (800c174 <USBD_LL_Init+0x94>)
 800c11c:	2202      	movs	r2, #2
 800c11e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c120:	4b14      	ldr	r3, [pc, #80]	@ (800c174 <USBD_LL_Init+0x94>)
 800c122:	2200      	movs	r2, #0
 800c124:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c126:	4b13      	ldr	r3, [pc, #76]	@ (800c174 <USBD_LL_Init+0x94>)
 800c128:	2200      	movs	r2, #0
 800c12a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c12c:	4b11      	ldr	r3, [pc, #68]	@ (800c174 <USBD_LL_Init+0x94>)
 800c12e:	2200      	movs	r2, #0
 800c130:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c132:	4b10      	ldr	r3, [pc, #64]	@ (800c174 <USBD_LL_Init+0x94>)
 800c134:	2200      	movs	r2, #0
 800c136:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c138:	4b0e      	ldr	r3, [pc, #56]	@ (800c174 <USBD_LL_Init+0x94>)
 800c13a:	2200      	movs	r2, #0
 800c13c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c13e:	480d      	ldr	r0, [pc, #52]	@ (800c174 <USBD_LL_Init+0x94>)
 800c140:	f7f8 ff12 	bl	8004f68 <HAL_PCD_Init>
 800c144:	4603      	mov	r3, r0
 800c146:	2b00      	cmp	r3, #0
 800c148:	d001      	beq.n	800c14e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c14a:	f7f8 f973 	bl	8004434 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c14e:	2180      	movs	r1, #128	@ 0x80
 800c150:	4808      	ldr	r0, [pc, #32]	@ (800c174 <USBD_LL_Init+0x94>)
 800c152:	f7fa f93e 	bl	80063d2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c156:	2240      	movs	r2, #64	@ 0x40
 800c158:	2100      	movs	r1, #0
 800c15a:	4806      	ldr	r0, [pc, #24]	@ (800c174 <USBD_LL_Init+0x94>)
 800c15c:	f7fa f8f2 	bl	8006344 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c160:	2280      	movs	r2, #128	@ 0x80
 800c162:	2101      	movs	r1, #1
 800c164:	4803      	ldr	r0, [pc, #12]	@ (800c174 <USBD_LL_Init+0x94>)
 800c166:	f7fa f8ed 	bl	8006344 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c16a:	2300      	movs	r3, #0
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3708      	adds	r7, #8
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	200019d8 	.word	0x200019d8

0800c178 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c180:	2300      	movs	r3, #0
 800c182:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c184:	2300      	movs	r3, #0
 800c186:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c18e:	4618      	mov	r0, r3
 800c190:	f7f8 fff9 	bl	8005186 <HAL_PCD_Start>
 800c194:	4603      	mov	r3, r0
 800c196:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c198:	7bfb      	ldrb	r3, [r7, #15]
 800c19a:	4618      	mov	r0, r3
 800c19c:	f000 f942 	bl	800c424 <USBD_Get_USB_Status>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b084      	sub	sp, #16
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	6078      	str	r0, [r7, #4]
 800c1b6:	4608      	mov	r0, r1
 800c1b8:	4611      	mov	r1, r2
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	4603      	mov	r3, r0
 800c1be:	70fb      	strb	r3, [r7, #3]
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	70bb      	strb	r3, [r7, #2]
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c1d6:	78bb      	ldrb	r3, [r7, #2]
 800c1d8:	883a      	ldrh	r2, [r7, #0]
 800c1da:	78f9      	ldrb	r1, [r7, #3]
 800c1dc:	f7f9 fccd 	bl	8005b7a <HAL_PCD_EP_Open>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1e4:	7bfb      	ldrb	r3, [r7, #15]
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f000 f91c 	bl	800c424 <USBD_Get_USB_Status>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3710      	adds	r7, #16
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b084      	sub	sp, #16
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
 800c202:	460b      	mov	r3, r1
 800c204:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c206:	2300      	movs	r3, #0
 800c208:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c20a:	2300      	movs	r3, #0
 800c20c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c214:	78fa      	ldrb	r2, [r7, #3]
 800c216:	4611      	mov	r1, r2
 800c218:	4618      	mov	r0, r3
 800c21a:	f7f9 fd18 	bl	8005c4e <HAL_PCD_EP_Close>
 800c21e:	4603      	mov	r3, r0
 800c220:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c222:	7bfb      	ldrb	r3, [r7, #15]
 800c224:	4618      	mov	r0, r3
 800c226:	f000 f8fd 	bl	800c424 <USBD_Get_USB_Status>
 800c22a:	4603      	mov	r3, r0
 800c22c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c22e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c230:	4618      	mov	r0, r3
 800c232:	3710      	adds	r7, #16
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	460b      	mov	r3, r1
 800c242:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c244:	2300      	movs	r3, #0
 800c246:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c248:	2300      	movs	r3, #0
 800c24a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c252:	78fa      	ldrb	r2, [r7, #3]
 800c254:	4611      	mov	r1, r2
 800c256:	4618      	mov	r0, r3
 800c258:	f7f9 fdd0 	bl	8005dfc <HAL_PCD_EP_SetStall>
 800c25c:	4603      	mov	r3, r0
 800c25e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c260:	7bfb      	ldrb	r3, [r7, #15]
 800c262:	4618      	mov	r0, r3
 800c264:	f000 f8de 	bl	800c424 <USBD_Get_USB_Status>
 800c268:	4603      	mov	r3, r0
 800c26a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c26c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3710      	adds	r7, #16
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b084      	sub	sp, #16
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
 800c27e:	460b      	mov	r3, r1
 800c280:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c282:	2300      	movs	r3, #0
 800c284:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c286:	2300      	movs	r3, #0
 800c288:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c290:	78fa      	ldrb	r2, [r7, #3]
 800c292:	4611      	mov	r1, r2
 800c294:	4618      	mov	r0, r3
 800c296:	f7f9 fe14 	bl	8005ec2 <HAL_PCD_EP_ClrStall>
 800c29a:	4603      	mov	r3, r0
 800c29c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f000 f8bf 	bl	800c424 <USBD_Get_USB_Status>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3710      	adds	r7, #16
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b085      	sub	sp, #20
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c2c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c2c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	da0b      	bge.n	800c2e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c2d0:	78fb      	ldrb	r3, [r7, #3]
 800c2d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c2d6:	68f9      	ldr	r1, [r7, #12]
 800c2d8:	4613      	mov	r3, r2
 800c2da:	00db      	lsls	r3, r3, #3
 800c2dc:	4413      	add	r3, r2
 800c2de:	009b      	lsls	r3, r3, #2
 800c2e0:	440b      	add	r3, r1
 800c2e2:	3316      	adds	r3, #22
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	e00b      	b.n	800c300 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c2e8:	78fb      	ldrb	r3, [r7, #3]
 800c2ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c2ee:	68f9      	ldr	r1, [r7, #12]
 800c2f0:	4613      	mov	r3, r2
 800c2f2:	00db      	lsls	r3, r3, #3
 800c2f4:	4413      	add	r3, r2
 800c2f6:	009b      	lsls	r3, r3, #2
 800c2f8:	440b      	add	r3, r1
 800c2fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c2fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c300:	4618      	mov	r0, r3
 800c302:	3714      	adds	r7, #20
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	460b      	mov	r3, r1
 800c316:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c318:	2300      	movs	r3, #0
 800c31a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c31c:	2300      	movs	r3, #0
 800c31e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c326:	78fa      	ldrb	r2, [r7, #3]
 800c328:	4611      	mov	r1, r2
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7f9 fc01 	bl	8005b32 <HAL_PCD_SetAddress>
 800c330:	4603      	mov	r3, r0
 800c332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c334:	7bfb      	ldrb	r3, [r7, #15]
 800c336:	4618      	mov	r0, r3
 800c338:	f000 f874 	bl	800c424 <USBD_Get_USB_Status>
 800c33c:	4603      	mov	r3, r0
 800c33e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c340:	7bbb      	ldrb	r3, [r7, #14]
}
 800c342:	4618      	mov	r0, r3
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}

0800c34a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c34a:	b580      	push	{r7, lr}
 800c34c:	b086      	sub	sp, #24
 800c34e:	af00      	add	r7, sp, #0
 800c350:	60f8      	str	r0, [r7, #12]
 800c352:	607a      	str	r2, [r7, #4]
 800c354:	603b      	str	r3, [r7, #0]
 800c356:	460b      	mov	r3, r1
 800c358:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c35a:	2300      	movs	r3, #0
 800c35c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c35e:	2300      	movs	r3, #0
 800c360:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c368:	7af9      	ldrb	r1, [r7, #11]
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	f7f9 fd0b 	bl	8005d88 <HAL_PCD_EP_Transmit>
 800c372:	4603      	mov	r3, r0
 800c374:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c376:	7dfb      	ldrb	r3, [r7, #23]
 800c378:	4618      	mov	r0, r3
 800c37a:	f000 f853 	bl	800c424 <USBD_Get_USB_Status>
 800c37e:	4603      	mov	r3, r0
 800c380:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c382:	7dbb      	ldrb	r3, [r7, #22]
}
 800c384:	4618      	mov	r0, r3
 800c386:	3718      	adds	r7, #24
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b086      	sub	sp, #24
 800c390:	af00      	add	r7, sp, #0
 800c392:	60f8      	str	r0, [r7, #12]
 800c394:	607a      	str	r2, [r7, #4]
 800c396:	603b      	str	r3, [r7, #0]
 800c398:	460b      	mov	r3, r1
 800c39a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c39c:	2300      	movs	r3, #0
 800c39e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c3aa:	7af9      	ldrb	r1, [r7, #11]
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	f7f9 fc97 	bl	8005ce2 <HAL_PCD_EP_Receive>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3b8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 f832 	bl	800c424 <USBD_Get_USB_Status>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c3c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3718      	adds	r7, #24
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b082      	sub	sp, #8
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	6078      	str	r0, [r7, #4]
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3e0:	78fa      	ldrb	r2, [r7, #3]
 800c3e2:	4611      	mov	r1, r2
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7f9 fcb7 	bl	8005d58 <HAL_PCD_EP_GetRxCount>
 800c3ea:	4603      	mov	r3, r0
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3708      	adds	r7, #8
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c3fc:	4b03      	ldr	r3, [pc, #12]	@ (800c40c <USBD_static_malloc+0x18>)
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	370c      	adds	r7, #12
 800c402:	46bd      	mov	sp, r7
 800c404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c408:	4770      	bx	lr
 800c40a:	bf00      	nop
 800c40c:	20001ebc 	.word	0x20001ebc

0800c410 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c410:	b480      	push	{r7}
 800c412:	b083      	sub	sp, #12
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]

}
 800c418:	bf00      	nop
 800c41a:	370c      	adds	r7, #12
 800c41c:	46bd      	mov	sp, r7
 800c41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c422:	4770      	bx	lr

0800c424 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c424:	b480      	push	{r7}
 800c426:	b085      	sub	sp, #20
 800c428:	af00      	add	r7, sp, #0
 800c42a:	4603      	mov	r3, r0
 800c42c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c42e:	2300      	movs	r3, #0
 800c430:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c432:	79fb      	ldrb	r3, [r7, #7]
 800c434:	2b03      	cmp	r3, #3
 800c436:	d817      	bhi.n	800c468 <USBD_Get_USB_Status+0x44>
 800c438:	a201      	add	r2, pc, #4	@ (adr r2, 800c440 <USBD_Get_USB_Status+0x1c>)
 800c43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c43e:	bf00      	nop
 800c440:	0800c451 	.word	0x0800c451
 800c444:	0800c457 	.word	0x0800c457
 800c448:	0800c45d 	.word	0x0800c45d
 800c44c:	0800c463 	.word	0x0800c463
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c450:	2300      	movs	r3, #0
 800c452:	73fb      	strb	r3, [r7, #15]
    break;
 800c454:	e00b      	b.n	800c46e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c456:	2303      	movs	r3, #3
 800c458:	73fb      	strb	r3, [r7, #15]
    break;
 800c45a:	e008      	b.n	800c46e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c45c:	2301      	movs	r3, #1
 800c45e:	73fb      	strb	r3, [r7, #15]
    break;
 800c460:	e005      	b.n	800c46e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c462:	2303      	movs	r3, #3
 800c464:	73fb      	strb	r3, [r7, #15]
    break;
 800c466:	e002      	b.n	800c46e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c468:	2303      	movs	r3, #3
 800c46a:	73fb      	strb	r3, [r7, #15]
    break;
 800c46c:	bf00      	nop
  }
  return usb_status;
 800c46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c470:	4618      	mov	r0, r3
 800c472:	3714      	adds	r7, #20
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <__assert_func>:
 800c47c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c47e:	4614      	mov	r4, r2
 800c480:	461a      	mov	r2, r3
 800c482:	4b09      	ldr	r3, [pc, #36]	@ (800c4a8 <__assert_func+0x2c>)
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4605      	mov	r5, r0
 800c488:	68d8      	ldr	r0, [r3, #12]
 800c48a:	b14c      	cbz	r4, 800c4a0 <__assert_func+0x24>
 800c48c:	4b07      	ldr	r3, [pc, #28]	@ (800c4ac <__assert_func+0x30>)
 800c48e:	9100      	str	r1, [sp, #0]
 800c490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c494:	4906      	ldr	r1, [pc, #24]	@ (800c4b0 <__assert_func+0x34>)
 800c496:	462b      	mov	r3, r5
 800c498:	f000 fdc6 	bl	800d028 <fiprintf>
 800c49c:	f000 fed5 	bl	800d24a <abort>
 800c4a0:	4b04      	ldr	r3, [pc, #16]	@ (800c4b4 <__assert_func+0x38>)
 800c4a2:	461c      	mov	r4, r3
 800c4a4:	e7f3      	b.n	800c48e <__assert_func+0x12>
 800c4a6:	bf00      	nop
 800c4a8:	20000108 	.word	0x20000108
 800c4ac:	0800ee64 	.word	0x0800ee64
 800c4b0:	0800ee71 	.word	0x0800ee71
 800c4b4:	0800ee9f 	.word	0x0800ee9f

0800c4b8 <malloc>:
 800c4b8:	4b02      	ldr	r3, [pc, #8]	@ (800c4c4 <malloc+0xc>)
 800c4ba:	4601      	mov	r1, r0
 800c4bc:	6818      	ldr	r0, [r3, #0]
 800c4be:	f000 b82d 	b.w	800c51c <_malloc_r>
 800c4c2:	bf00      	nop
 800c4c4:	20000108 	.word	0x20000108

0800c4c8 <free>:
 800c4c8:	4b02      	ldr	r3, [pc, #8]	@ (800c4d4 <free+0xc>)
 800c4ca:	4601      	mov	r1, r0
 800c4cc:	6818      	ldr	r0, [r3, #0]
 800c4ce:	f001 bd1b 	b.w	800df08 <_free_r>
 800c4d2:	bf00      	nop
 800c4d4:	20000108 	.word	0x20000108

0800c4d8 <sbrk_aligned>:
 800c4d8:	b570      	push	{r4, r5, r6, lr}
 800c4da:	4e0f      	ldr	r6, [pc, #60]	@ (800c518 <sbrk_aligned+0x40>)
 800c4dc:	460c      	mov	r4, r1
 800c4de:	6831      	ldr	r1, [r6, #0]
 800c4e0:	4605      	mov	r5, r0
 800c4e2:	b911      	cbnz	r1, 800c4ea <sbrk_aligned+0x12>
 800c4e4:	f000 fe54 	bl	800d190 <_sbrk_r>
 800c4e8:	6030      	str	r0, [r6, #0]
 800c4ea:	4621      	mov	r1, r4
 800c4ec:	4628      	mov	r0, r5
 800c4ee:	f000 fe4f 	bl	800d190 <_sbrk_r>
 800c4f2:	1c43      	adds	r3, r0, #1
 800c4f4:	d103      	bne.n	800c4fe <sbrk_aligned+0x26>
 800c4f6:	f04f 34ff 	mov.w	r4, #4294967295
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	bd70      	pop	{r4, r5, r6, pc}
 800c4fe:	1cc4      	adds	r4, r0, #3
 800c500:	f024 0403 	bic.w	r4, r4, #3
 800c504:	42a0      	cmp	r0, r4
 800c506:	d0f8      	beq.n	800c4fa <sbrk_aligned+0x22>
 800c508:	1a21      	subs	r1, r4, r0
 800c50a:	4628      	mov	r0, r5
 800c50c:	f000 fe40 	bl	800d190 <_sbrk_r>
 800c510:	3001      	adds	r0, #1
 800c512:	d1f2      	bne.n	800c4fa <sbrk_aligned+0x22>
 800c514:	e7ef      	b.n	800c4f6 <sbrk_aligned+0x1e>
 800c516:	bf00      	nop
 800c518:	200020dc 	.word	0x200020dc

0800c51c <_malloc_r>:
 800c51c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c520:	1ccd      	adds	r5, r1, #3
 800c522:	f025 0503 	bic.w	r5, r5, #3
 800c526:	3508      	adds	r5, #8
 800c528:	2d0c      	cmp	r5, #12
 800c52a:	bf38      	it	cc
 800c52c:	250c      	movcc	r5, #12
 800c52e:	2d00      	cmp	r5, #0
 800c530:	4606      	mov	r6, r0
 800c532:	db01      	blt.n	800c538 <_malloc_r+0x1c>
 800c534:	42a9      	cmp	r1, r5
 800c536:	d904      	bls.n	800c542 <_malloc_r+0x26>
 800c538:	230c      	movs	r3, #12
 800c53a:	6033      	str	r3, [r6, #0]
 800c53c:	2000      	movs	r0, #0
 800c53e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c542:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c618 <_malloc_r+0xfc>
 800c546:	f000 f869 	bl	800c61c <__malloc_lock>
 800c54a:	f8d8 3000 	ldr.w	r3, [r8]
 800c54e:	461c      	mov	r4, r3
 800c550:	bb44      	cbnz	r4, 800c5a4 <_malloc_r+0x88>
 800c552:	4629      	mov	r1, r5
 800c554:	4630      	mov	r0, r6
 800c556:	f7ff ffbf 	bl	800c4d8 <sbrk_aligned>
 800c55a:	1c43      	adds	r3, r0, #1
 800c55c:	4604      	mov	r4, r0
 800c55e:	d158      	bne.n	800c612 <_malloc_r+0xf6>
 800c560:	f8d8 4000 	ldr.w	r4, [r8]
 800c564:	4627      	mov	r7, r4
 800c566:	2f00      	cmp	r7, #0
 800c568:	d143      	bne.n	800c5f2 <_malloc_r+0xd6>
 800c56a:	2c00      	cmp	r4, #0
 800c56c:	d04b      	beq.n	800c606 <_malloc_r+0xea>
 800c56e:	6823      	ldr	r3, [r4, #0]
 800c570:	4639      	mov	r1, r7
 800c572:	4630      	mov	r0, r6
 800c574:	eb04 0903 	add.w	r9, r4, r3
 800c578:	f000 fe0a 	bl	800d190 <_sbrk_r>
 800c57c:	4581      	cmp	r9, r0
 800c57e:	d142      	bne.n	800c606 <_malloc_r+0xea>
 800c580:	6821      	ldr	r1, [r4, #0]
 800c582:	1a6d      	subs	r5, r5, r1
 800c584:	4629      	mov	r1, r5
 800c586:	4630      	mov	r0, r6
 800c588:	f7ff ffa6 	bl	800c4d8 <sbrk_aligned>
 800c58c:	3001      	adds	r0, #1
 800c58e:	d03a      	beq.n	800c606 <_malloc_r+0xea>
 800c590:	6823      	ldr	r3, [r4, #0]
 800c592:	442b      	add	r3, r5
 800c594:	6023      	str	r3, [r4, #0]
 800c596:	f8d8 3000 	ldr.w	r3, [r8]
 800c59a:	685a      	ldr	r2, [r3, #4]
 800c59c:	bb62      	cbnz	r2, 800c5f8 <_malloc_r+0xdc>
 800c59e:	f8c8 7000 	str.w	r7, [r8]
 800c5a2:	e00f      	b.n	800c5c4 <_malloc_r+0xa8>
 800c5a4:	6822      	ldr	r2, [r4, #0]
 800c5a6:	1b52      	subs	r2, r2, r5
 800c5a8:	d420      	bmi.n	800c5ec <_malloc_r+0xd0>
 800c5aa:	2a0b      	cmp	r2, #11
 800c5ac:	d917      	bls.n	800c5de <_malloc_r+0xc2>
 800c5ae:	1961      	adds	r1, r4, r5
 800c5b0:	42a3      	cmp	r3, r4
 800c5b2:	6025      	str	r5, [r4, #0]
 800c5b4:	bf18      	it	ne
 800c5b6:	6059      	strne	r1, [r3, #4]
 800c5b8:	6863      	ldr	r3, [r4, #4]
 800c5ba:	bf08      	it	eq
 800c5bc:	f8c8 1000 	streq.w	r1, [r8]
 800c5c0:	5162      	str	r2, [r4, r5]
 800c5c2:	604b      	str	r3, [r1, #4]
 800c5c4:	4630      	mov	r0, r6
 800c5c6:	f000 f82f 	bl	800c628 <__malloc_unlock>
 800c5ca:	f104 000b 	add.w	r0, r4, #11
 800c5ce:	1d23      	adds	r3, r4, #4
 800c5d0:	f020 0007 	bic.w	r0, r0, #7
 800c5d4:	1ac2      	subs	r2, r0, r3
 800c5d6:	bf1c      	itt	ne
 800c5d8:	1a1b      	subne	r3, r3, r0
 800c5da:	50a3      	strne	r3, [r4, r2]
 800c5dc:	e7af      	b.n	800c53e <_malloc_r+0x22>
 800c5de:	6862      	ldr	r2, [r4, #4]
 800c5e0:	42a3      	cmp	r3, r4
 800c5e2:	bf0c      	ite	eq
 800c5e4:	f8c8 2000 	streq.w	r2, [r8]
 800c5e8:	605a      	strne	r2, [r3, #4]
 800c5ea:	e7eb      	b.n	800c5c4 <_malloc_r+0xa8>
 800c5ec:	4623      	mov	r3, r4
 800c5ee:	6864      	ldr	r4, [r4, #4]
 800c5f0:	e7ae      	b.n	800c550 <_malloc_r+0x34>
 800c5f2:	463c      	mov	r4, r7
 800c5f4:	687f      	ldr	r7, [r7, #4]
 800c5f6:	e7b6      	b.n	800c566 <_malloc_r+0x4a>
 800c5f8:	461a      	mov	r2, r3
 800c5fa:	685b      	ldr	r3, [r3, #4]
 800c5fc:	42a3      	cmp	r3, r4
 800c5fe:	d1fb      	bne.n	800c5f8 <_malloc_r+0xdc>
 800c600:	2300      	movs	r3, #0
 800c602:	6053      	str	r3, [r2, #4]
 800c604:	e7de      	b.n	800c5c4 <_malloc_r+0xa8>
 800c606:	230c      	movs	r3, #12
 800c608:	6033      	str	r3, [r6, #0]
 800c60a:	4630      	mov	r0, r6
 800c60c:	f000 f80c 	bl	800c628 <__malloc_unlock>
 800c610:	e794      	b.n	800c53c <_malloc_r+0x20>
 800c612:	6005      	str	r5, [r0, #0]
 800c614:	e7d6      	b.n	800c5c4 <_malloc_r+0xa8>
 800c616:	bf00      	nop
 800c618:	200020e0 	.word	0x200020e0

0800c61c <__malloc_lock>:
 800c61c:	4801      	ldr	r0, [pc, #4]	@ (800c624 <__malloc_lock+0x8>)
 800c61e:	f000 be04 	b.w	800d22a <__retarget_lock_acquire_recursive>
 800c622:	bf00      	nop
 800c624:	20002224 	.word	0x20002224

0800c628 <__malloc_unlock>:
 800c628:	4801      	ldr	r0, [pc, #4]	@ (800c630 <__malloc_unlock+0x8>)
 800c62a:	f000 bdff 	b.w	800d22c <__retarget_lock_release_recursive>
 800c62e:	bf00      	nop
 800c630:	20002224 	.word	0x20002224

0800c634 <__cvt>:
 800c634:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c638:	ec57 6b10 	vmov	r6, r7, d0
 800c63c:	2f00      	cmp	r7, #0
 800c63e:	460c      	mov	r4, r1
 800c640:	4619      	mov	r1, r3
 800c642:	463b      	mov	r3, r7
 800c644:	bfbb      	ittet	lt
 800c646:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c64a:	461f      	movlt	r7, r3
 800c64c:	2300      	movge	r3, #0
 800c64e:	232d      	movlt	r3, #45	@ 0x2d
 800c650:	700b      	strb	r3, [r1, #0]
 800c652:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c654:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c658:	4691      	mov	r9, r2
 800c65a:	f023 0820 	bic.w	r8, r3, #32
 800c65e:	bfbc      	itt	lt
 800c660:	4632      	movlt	r2, r6
 800c662:	4616      	movlt	r6, r2
 800c664:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c668:	d005      	beq.n	800c676 <__cvt+0x42>
 800c66a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c66e:	d100      	bne.n	800c672 <__cvt+0x3e>
 800c670:	3401      	adds	r4, #1
 800c672:	2102      	movs	r1, #2
 800c674:	e000      	b.n	800c678 <__cvt+0x44>
 800c676:	2103      	movs	r1, #3
 800c678:	ab03      	add	r3, sp, #12
 800c67a:	9301      	str	r3, [sp, #4]
 800c67c:	ab02      	add	r3, sp, #8
 800c67e:	9300      	str	r3, [sp, #0]
 800c680:	ec47 6b10 	vmov	d0, r6, r7
 800c684:	4653      	mov	r3, sl
 800c686:	4622      	mov	r2, r4
 800c688:	f000 fe6e 	bl	800d368 <_dtoa_r>
 800c68c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c690:	4605      	mov	r5, r0
 800c692:	d119      	bne.n	800c6c8 <__cvt+0x94>
 800c694:	f019 0f01 	tst.w	r9, #1
 800c698:	d00e      	beq.n	800c6b8 <__cvt+0x84>
 800c69a:	eb00 0904 	add.w	r9, r0, r4
 800c69e:	2200      	movs	r2, #0
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	4630      	mov	r0, r6
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	f7f4 fa0f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6aa:	b108      	cbz	r0, 800c6b0 <__cvt+0x7c>
 800c6ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800c6b0:	2230      	movs	r2, #48	@ 0x30
 800c6b2:	9b03      	ldr	r3, [sp, #12]
 800c6b4:	454b      	cmp	r3, r9
 800c6b6:	d31e      	bcc.n	800c6f6 <__cvt+0xc2>
 800c6b8:	9b03      	ldr	r3, [sp, #12]
 800c6ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6bc:	1b5b      	subs	r3, r3, r5
 800c6be:	4628      	mov	r0, r5
 800c6c0:	6013      	str	r3, [r2, #0]
 800c6c2:	b004      	add	sp, #16
 800c6c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c6cc:	eb00 0904 	add.w	r9, r0, r4
 800c6d0:	d1e5      	bne.n	800c69e <__cvt+0x6a>
 800c6d2:	7803      	ldrb	r3, [r0, #0]
 800c6d4:	2b30      	cmp	r3, #48	@ 0x30
 800c6d6:	d10a      	bne.n	800c6ee <__cvt+0xba>
 800c6d8:	2200      	movs	r2, #0
 800c6da:	2300      	movs	r3, #0
 800c6dc:	4630      	mov	r0, r6
 800c6de:	4639      	mov	r1, r7
 800c6e0:	f7f4 f9f2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6e4:	b918      	cbnz	r0, 800c6ee <__cvt+0xba>
 800c6e6:	f1c4 0401 	rsb	r4, r4, #1
 800c6ea:	f8ca 4000 	str.w	r4, [sl]
 800c6ee:	f8da 3000 	ldr.w	r3, [sl]
 800c6f2:	4499      	add	r9, r3
 800c6f4:	e7d3      	b.n	800c69e <__cvt+0x6a>
 800c6f6:	1c59      	adds	r1, r3, #1
 800c6f8:	9103      	str	r1, [sp, #12]
 800c6fa:	701a      	strb	r2, [r3, #0]
 800c6fc:	e7d9      	b.n	800c6b2 <__cvt+0x7e>

0800c6fe <__exponent>:
 800c6fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c700:	2900      	cmp	r1, #0
 800c702:	bfba      	itte	lt
 800c704:	4249      	neglt	r1, r1
 800c706:	232d      	movlt	r3, #45	@ 0x2d
 800c708:	232b      	movge	r3, #43	@ 0x2b
 800c70a:	2909      	cmp	r1, #9
 800c70c:	7002      	strb	r2, [r0, #0]
 800c70e:	7043      	strb	r3, [r0, #1]
 800c710:	dd29      	ble.n	800c766 <__exponent+0x68>
 800c712:	f10d 0307 	add.w	r3, sp, #7
 800c716:	461d      	mov	r5, r3
 800c718:	270a      	movs	r7, #10
 800c71a:	461a      	mov	r2, r3
 800c71c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c720:	fb07 1416 	mls	r4, r7, r6, r1
 800c724:	3430      	adds	r4, #48	@ 0x30
 800c726:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c72a:	460c      	mov	r4, r1
 800c72c:	2c63      	cmp	r4, #99	@ 0x63
 800c72e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c732:	4631      	mov	r1, r6
 800c734:	dcf1      	bgt.n	800c71a <__exponent+0x1c>
 800c736:	3130      	adds	r1, #48	@ 0x30
 800c738:	1e94      	subs	r4, r2, #2
 800c73a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c73e:	1c41      	adds	r1, r0, #1
 800c740:	4623      	mov	r3, r4
 800c742:	42ab      	cmp	r3, r5
 800c744:	d30a      	bcc.n	800c75c <__exponent+0x5e>
 800c746:	f10d 0309 	add.w	r3, sp, #9
 800c74a:	1a9b      	subs	r3, r3, r2
 800c74c:	42ac      	cmp	r4, r5
 800c74e:	bf88      	it	hi
 800c750:	2300      	movhi	r3, #0
 800c752:	3302      	adds	r3, #2
 800c754:	4403      	add	r3, r0
 800c756:	1a18      	subs	r0, r3, r0
 800c758:	b003      	add	sp, #12
 800c75a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c75c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c760:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c764:	e7ed      	b.n	800c742 <__exponent+0x44>
 800c766:	2330      	movs	r3, #48	@ 0x30
 800c768:	3130      	adds	r1, #48	@ 0x30
 800c76a:	7083      	strb	r3, [r0, #2]
 800c76c:	70c1      	strb	r1, [r0, #3]
 800c76e:	1d03      	adds	r3, r0, #4
 800c770:	e7f1      	b.n	800c756 <__exponent+0x58>
	...

0800c774 <_printf_float>:
 800c774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c778:	b08d      	sub	sp, #52	@ 0x34
 800c77a:	460c      	mov	r4, r1
 800c77c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c780:	4616      	mov	r6, r2
 800c782:	461f      	mov	r7, r3
 800c784:	4605      	mov	r5, r0
 800c786:	f000 fccb 	bl	800d120 <_localeconv_r>
 800c78a:	6803      	ldr	r3, [r0, #0]
 800c78c:	9304      	str	r3, [sp, #16]
 800c78e:	4618      	mov	r0, r3
 800c790:	f7f3 fd6e 	bl	8000270 <strlen>
 800c794:	2300      	movs	r3, #0
 800c796:	930a      	str	r3, [sp, #40]	@ 0x28
 800c798:	f8d8 3000 	ldr.w	r3, [r8]
 800c79c:	9005      	str	r0, [sp, #20]
 800c79e:	3307      	adds	r3, #7
 800c7a0:	f023 0307 	bic.w	r3, r3, #7
 800c7a4:	f103 0208 	add.w	r2, r3, #8
 800c7a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c7ac:	f8d4 b000 	ldr.w	fp, [r4]
 800c7b0:	f8c8 2000 	str.w	r2, [r8]
 800c7b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c7b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c7bc:	9307      	str	r3, [sp, #28]
 800c7be:	f8cd 8018 	str.w	r8, [sp, #24]
 800c7c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c7c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c7ca:	4b9c      	ldr	r3, [pc, #624]	@ (800ca3c <_printf_float+0x2c8>)
 800c7cc:	f04f 32ff 	mov.w	r2, #4294967295
 800c7d0:	f7f4 f9ac 	bl	8000b2c <__aeabi_dcmpun>
 800c7d4:	bb70      	cbnz	r0, 800c834 <_printf_float+0xc0>
 800c7d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c7da:	4b98      	ldr	r3, [pc, #608]	@ (800ca3c <_printf_float+0x2c8>)
 800c7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c7e0:	f7f4 f986 	bl	8000af0 <__aeabi_dcmple>
 800c7e4:	bb30      	cbnz	r0, 800c834 <_printf_float+0xc0>
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	4640      	mov	r0, r8
 800c7ec:	4649      	mov	r1, r9
 800c7ee:	f7f4 f975 	bl	8000adc <__aeabi_dcmplt>
 800c7f2:	b110      	cbz	r0, 800c7fa <_printf_float+0x86>
 800c7f4:	232d      	movs	r3, #45	@ 0x2d
 800c7f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7fa:	4a91      	ldr	r2, [pc, #580]	@ (800ca40 <_printf_float+0x2cc>)
 800c7fc:	4b91      	ldr	r3, [pc, #580]	@ (800ca44 <_printf_float+0x2d0>)
 800c7fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c802:	bf8c      	ite	hi
 800c804:	4690      	movhi	r8, r2
 800c806:	4698      	movls	r8, r3
 800c808:	2303      	movs	r3, #3
 800c80a:	6123      	str	r3, [r4, #16]
 800c80c:	f02b 0304 	bic.w	r3, fp, #4
 800c810:	6023      	str	r3, [r4, #0]
 800c812:	f04f 0900 	mov.w	r9, #0
 800c816:	9700      	str	r7, [sp, #0]
 800c818:	4633      	mov	r3, r6
 800c81a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c81c:	4621      	mov	r1, r4
 800c81e:	4628      	mov	r0, r5
 800c820:	f000 f9d2 	bl	800cbc8 <_printf_common>
 800c824:	3001      	adds	r0, #1
 800c826:	f040 808d 	bne.w	800c944 <_printf_float+0x1d0>
 800c82a:	f04f 30ff 	mov.w	r0, #4294967295
 800c82e:	b00d      	add	sp, #52	@ 0x34
 800c830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c834:	4642      	mov	r2, r8
 800c836:	464b      	mov	r3, r9
 800c838:	4640      	mov	r0, r8
 800c83a:	4649      	mov	r1, r9
 800c83c:	f7f4 f976 	bl	8000b2c <__aeabi_dcmpun>
 800c840:	b140      	cbz	r0, 800c854 <_printf_float+0xe0>
 800c842:	464b      	mov	r3, r9
 800c844:	2b00      	cmp	r3, #0
 800c846:	bfbc      	itt	lt
 800c848:	232d      	movlt	r3, #45	@ 0x2d
 800c84a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c84e:	4a7e      	ldr	r2, [pc, #504]	@ (800ca48 <_printf_float+0x2d4>)
 800c850:	4b7e      	ldr	r3, [pc, #504]	@ (800ca4c <_printf_float+0x2d8>)
 800c852:	e7d4      	b.n	800c7fe <_printf_float+0x8a>
 800c854:	6863      	ldr	r3, [r4, #4]
 800c856:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c85a:	9206      	str	r2, [sp, #24]
 800c85c:	1c5a      	adds	r2, r3, #1
 800c85e:	d13b      	bne.n	800c8d8 <_printf_float+0x164>
 800c860:	2306      	movs	r3, #6
 800c862:	6063      	str	r3, [r4, #4]
 800c864:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c868:	2300      	movs	r3, #0
 800c86a:	6022      	str	r2, [r4, #0]
 800c86c:	9303      	str	r3, [sp, #12]
 800c86e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c870:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c874:	ab09      	add	r3, sp, #36	@ 0x24
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	6861      	ldr	r1, [r4, #4]
 800c87a:	ec49 8b10 	vmov	d0, r8, r9
 800c87e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c882:	4628      	mov	r0, r5
 800c884:	f7ff fed6 	bl	800c634 <__cvt>
 800c888:	9b06      	ldr	r3, [sp, #24]
 800c88a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c88c:	2b47      	cmp	r3, #71	@ 0x47
 800c88e:	4680      	mov	r8, r0
 800c890:	d129      	bne.n	800c8e6 <_printf_float+0x172>
 800c892:	1cc8      	adds	r0, r1, #3
 800c894:	db02      	blt.n	800c89c <_printf_float+0x128>
 800c896:	6863      	ldr	r3, [r4, #4]
 800c898:	4299      	cmp	r1, r3
 800c89a:	dd41      	ble.n	800c920 <_printf_float+0x1ac>
 800c89c:	f1aa 0a02 	sub.w	sl, sl, #2
 800c8a0:	fa5f fa8a 	uxtb.w	sl, sl
 800c8a4:	3901      	subs	r1, #1
 800c8a6:	4652      	mov	r2, sl
 800c8a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c8ac:	9109      	str	r1, [sp, #36]	@ 0x24
 800c8ae:	f7ff ff26 	bl	800c6fe <__exponent>
 800c8b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8b4:	1813      	adds	r3, r2, r0
 800c8b6:	2a01      	cmp	r2, #1
 800c8b8:	4681      	mov	r9, r0
 800c8ba:	6123      	str	r3, [r4, #16]
 800c8bc:	dc02      	bgt.n	800c8c4 <_printf_float+0x150>
 800c8be:	6822      	ldr	r2, [r4, #0]
 800c8c0:	07d2      	lsls	r2, r2, #31
 800c8c2:	d501      	bpl.n	800c8c8 <_printf_float+0x154>
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	6123      	str	r3, [r4, #16]
 800c8c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d0a2      	beq.n	800c816 <_printf_float+0xa2>
 800c8d0:	232d      	movs	r3, #45	@ 0x2d
 800c8d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8d6:	e79e      	b.n	800c816 <_printf_float+0xa2>
 800c8d8:	9a06      	ldr	r2, [sp, #24]
 800c8da:	2a47      	cmp	r2, #71	@ 0x47
 800c8dc:	d1c2      	bne.n	800c864 <_printf_float+0xf0>
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d1c0      	bne.n	800c864 <_printf_float+0xf0>
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	e7bd      	b.n	800c862 <_printf_float+0xee>
 800c8e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c8ea:	d9db      	bls.n	800c8a4 <_printf_float+0x130>
 800c8ec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c8f0:	d118      	bne.n	800c924 <_printf_float+0x1b0>
 800c8f2:	2900      	cmp	r1, #0
 800c8f4:	6863      	ldr	r3, [r4, #4]
 800c8f6:	dd0b      	ble.n	800c910 <_printf_float+0x19c>
 800c8f8:	6121      	str	r1, [r4, #16]
 800c8fa:	b913      	cbnz	r3, 800c902 <_printf_float+0x18e>
 800c8fc:	6822      	ldr	r2, [r4, #0]
 800c8fe:	07d0      	lsls	r0, r2, #31
 800c900:	d502      	bpl.n	800c908 <_printf_float+0x194>
 800c902:	3301      	adds	r3, #1
 800c904:	440b      	add	r3, r1
 800c906:	6123      	str	r3, [r4, #16]
 800c908:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c90a:	f04f 0900 	mov.w	r9, #0
 800c90e:	e7db      	b.n	800c8c8 <_printf_float+0x154>
 800c910:	b913      	cbnz	r3, 800c918 <_printf_float+0x1a4>
 800c912:	6822      	ldr	r2, [r4, #0]
 800c914:	07d2      	lsls	r2, r2, #31
 800c916:	d501      	bpl.n	800c91c <_printf_float+0x1a8>
 800c918:	3302      	adds	r3, #2
 800c91a:	e7f4      	b.n	800c906 <_printf_float+0x192>
 800c91c:	2301      	movs	r3, #1
 800c91e:	e7f2      	b.n	800c906 <_printf_float+0x192>
 800c920:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c926:	4299      	cmp	r1, r3
 800c928:	db05      	blt.n	800c936 <_printf_float+0x1c2>
 800c92a:	6823      	ldr	r3, [r4, #0]
 800c92c:	6121      	str	r1, [r4, #16]
 800c92e:	07d8      	lsls	r0, r3, #31
 800c930:	d5ea      	bpl.n	800c908 <_printf_float+0x194>
 800c932:	1c4b      	adds	r3, r1, #1
 800c934:	e7e7      	b.n	800c906 <_printf_float+0x192>
 800c936:	2900      	cmp	r1, #0
 800c938:	bfd4      	ite	le
 800c93a:	f1c1 0202 	rsble	r2, r1, #2
 800c93e:	2201      	movgt	r2, #1
 800c940:	4413      	add	r3, r2
 800c942:	e7e0      	b.n	800c906 <_printf_float+0x192>
 800c944:	6823      	ldr	r3, [r4, #0]
 800c946:	055a      	lsls	r2, r3, #21
 800c948:	d407      	bmi.n	800c95a <_printf_float+0x1e6>
 800c94a:	6923      	ldr	r3, [r4, #16]
 800c94c:	4642      	mov	r2, r8
 800c94e:	4631      	mov	r1, r6
 800c950:	4628      	mov	r0, r5
 800c952:	47b8      	blx	r7
 800c954:	3001      	adds	r0, #1
 800c956:	d12b      	bne.n	800c9b0 <_printf_float+0x23c>
 800c958:	e767      	b.n	800c82a <_printf_float+0xb6>
 800c95a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c95e:	f240 80dd 	bls.w	800cb1c <_printf_float+0x3a8>
 800c962:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c966:	2200      	movs	r2, #0
 800c968:	2300      	movs	r3, #0
 800c96a:	f7f4 f8ad 	bl	8000ac8 <__aeabi_dcmpeq>
 800c96e:	2800      	cmp	r0, #0
 800c970:	d033      	beq.n	800c9da <_printf_float+0x266>
 800c972:	4a37      	ldr	r2, [pc, #220]	@ (800ca50 <_printf_float+0x2dc>)
 800c974:	2301      	movs	r3, #1
 800c976:	4631      	mov	r1, r6
 800c978:	4628      	mov	r0, r5
 800c97a:	47b8      	blx	r7
 800c97c:	3001      	adds	r0, #1
 800c97e:	f43f af54 	beq.w	800c82a <_printf_float+0xb6>
 800c982:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c986:	4543      	cmp	r3, r8
 800c988:	db02      	blt.n	800c990 <_printf_float+0x21c>
 800c98a:	6823      	ldr	r3, [r4, #0]
 800c98c:	07d8      	lsls	r0, r3, #31
 800c98e:	d50f      	bpl.n	800c9b0 <_printf_float+0x23c>
 800c990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c994:	4631      	mov	r1, r6
 800c996:	4628      	mov	r0, r5
 800c998:	47b8      	blx	r7
 800c99a:	3001      	adds	r0, #1
 800c99c:	f43f af45 	beq.w	800c82a <_printf_float+0xb6>
 800c9a0:	f04f 0900 	mov.w	r9, #0
 800c9a4:	f108 38ff 	add.w	r8, r8, #4294967295
 800c9a8:	f104 0a1a 	add.w	sl, r4, #26
 800c9ac:	45c8      	cmp	r8, r9
 800c9ae:	dc09      	bgt.n	800c9c4 <_printf_float+0x250>
 800c9b0:	6823      	ldr	r3, [r4, #0]
 800c9b2:	079b      	lsls	r3, r3, #30
 800c9b4:	f100 8103 	bmi.w	800cbbe <_printf_float+0x44a>
 800c9b8:	68e0      	ldr	r0, [r4, #12]
 800c9ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9bc:	4298      	cmp	r0, r3
 800c9be:	bfb8      	it	lt
 800c9c0:	4618      	movlt	r0, r3
 800c9c2:	e734      	b.n	800c82e <_printf_float+0xba>
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	4652      	mov	r2, sl
 800c9c8:	4631      	mov	r1, r6
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	47b8      	blx	r7
 800c9ce:	3001      	adds	r0, #1
 800c9d0:	f43f af2b 	beq.w	800c82a <_printf_float+0xb6>
 800c9d4:	f109 0901 	add.w	r9, r9, #1
 800c9d8:	e7e8      	b.n	800c9ac <_printf_float+0x238>
 800c9da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	dc39      	bgt.n	800ca54 <_printf_float+0x2e0>
 800c9e0:	4a1b      	ldr	r2, [pc, #108]	@ (800ca50 <_printf_float+0x2dc>)
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	4631      	mov	r1, r6
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	47b8      	blx	r7
 800c9ea:	3001      	adds	r0, #1
 800c9ec:	f43f af1d 	beq.w	800c82a <_printf_float+0xb6>
 800c9f0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c9f4:	ea59 0303 	orrs.w	r3, r9, r3
 800c9f8:	d102      	bne.n	800ca00 <_printf_float+0x28c>
 800c9fa:	6823      	ldr	r3, [r4, #0]
 800c9fc:	07d9      	lsls	r1, r3, #31
 800c9fe:	d5d7      	bpl.n	800c9b0 <_printf_float+0x23c>
 800ca00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca04:	4631      	mov	r1, r6
 800ca06:	4628      	mov	r0, r5
 800ca08:	47b8      	blx	r7
 800ca0a:	3001      	adds	r0, #1
 800ca0c:	f43f af0d 	beq.w	800c82a <_printf_float+0xb6>
 800ca10:	f04f 0a00 	mov.w	sl, #0
 800ca14:	f104 0b1a 	add.w	fp, r4, #26
 800ca18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca1a:	425b      	negs	r3, r3
 800ca1c:	4553      	cmp	r3, sl
 800ca1e:	dc01      	bgt.n	800ca24 <_printf_float+0x2b0>
 800ca20:	464b      	mov	r3, r9
 800ca22:	e793      	b.n	800c94c <_printf_float+0x1d8>
 800ca24:	2301      	movs	r3, #1
 800ca26:	465a      	mov	r2, fp
 800ca28:	4631      	mov	r1, r6
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	47b8      	blx	r7
 800ca2e:	3001      	adds	r0, #1
 800ca30:	f43f aefb 	beq.w	800c82a <_printf_float+0xb6>
 800ca34:	f10a 0a01 	add.w	sl, sl, #1
 800ca38:	e7ee      	b.n	800ca18 <_printf_float+0x2a4>
 800ca3a:	bf00      	nop
 800ca3c:	7fefffff 	.word	0x7fefffff
 800ca40:	0800eea4 	.word	0x0800eea4
 800ca44:	0800eea0 	.word	0x0800eea0
 800ca48:	0800eeac 	.word	0x0800eeac
 800ca4c:	0800eea8 	.word	0x0800eea8
 800ca50:	0800eeb0 	.word	0x0800eeb0
 800ca54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca5a:	4553      	cmp	r3, sl
 800ca5c:	bfa8      	it	ge
 800ca5e:	4653      	movge	r3, sl
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	4699      	mov	r9, r3
 800ca64:	dc36      	bgt.n	800cad4 <_printf_float+0x360>
 800ca66:	f04f 0b00 	mov.w	fp, #0
 800ca6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca6e:	f104 021a 	add.w	r2, r4, #26
 800ca72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca74:	9306      	str	r3, [sp, #24]
 800ca76:	eba3 0309 	sub.w	r3, r3, r9
 800ca7a:	455b      	cmp	r3, fp
 800ca7c:	dc31      	bgt.n	800cae2 <_printf_float+0x36e>
 800ca7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca80:	459a      	cmp	sl, r3
 800ca82:	dc3a      	bgt.n	800cafa <_printf_float+0x386>
 800ca84:	6823      	ldr	r3, [r4, #0]
 800ca86:	07da      	lsls	r2, r3, #31
 800ca88:	d437      	bmi.n	800cafa <_printf_float+0x386>
 800ca8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca8c:	ebaa 0903 	sub.w	r9, sl, r3
 800ca90:	9b06      	ldr	r3, [sp, #24]
 800ca92:	ebaa 0303 	sub.w	r3, sl, r3
 800ca96:	4599      	cmp	r9, r3
 800ca98:	bfa8      	it	ge
 800ca9a:	4699      	movge	r9, r3
 800ca9c:	f1b9 0f00 	cmp.w	r9, #0
 800caa0:	dc33      	bgt.n	800cb0a <_printf_float+0x396>
 800caa2:	f04f 0800 	mov.w	r8, #0
 800caa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800caaa:	f104 0b1a 	add.w	fp, r4, #26
 800caae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab0:	ebaa 0303 	sub.w	r3, sl, r3
 800cab4:	eba3 0309 	sub.w	r3, r3, r9
 800cab8:	4543      	cmp	r3, r8
 800caba:	f77f af79 	ble.w	800c9b0 <_printf_float+0x23c>
 800cabe:	2301      	movs	r3, #1
 800cac0:	465a      	mov	r2, fp
 800cac2:	4631      	mov	r1, r6
 800cac4:	4628      	mov	r0, r5
 800cac6:	47b8      	blx	r7
 800cac8:	3001      	adds	r0, #1
 800caca:	f43f aeae 	beq.w	800c82a <_printf_float+0xb6>
 800cace:	f108 0801 	add.w	r8, r8, #1
 800cad2:	e7ec      	b.n	800caae <_printf_float+0x33a>
 800cad4:	4642      	mov	r2, r8
 800cad6:	4631      	mov	r1, r6
 800cad8:	4628      	mov	r0, r5
 800cada:	47b8      	blx	r7
 800cadc:	3001      	adds	r0, #1
 800cade:	d1c2      	bne.n	800ca66 <_printf_float+0x2f2>
 800cae0:	e6a3      	b.n	800c82a <_printf_float+0xb6>
 800cae2:	2301      	movs	r3, #1
 800cae4:	4631      	mov	r1, r6
 800cae6:	4628      	mov	r0, r5
 800cae8:	9206      	str	r2, [sp, #24]
 800caea:	47b8      	blx	r7
 800caec:	3001      	adds	r0, #1
 800caee:	f43f ae9c 	beq.w	800c82a <_printf_float+0xb6>
 800caf2:	9a06      	ldr	r2, [sp, #24]
 800caf4:	f10b 0b01 	add.w	fp, fp, #1
 800caf8:	e7bb      	b.n	800ca72 <_printf_float+0x2fe>
 800cafa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cafe:	4631      	mov	r1, r6
 800cb00:	4628      	mov	r0, r5
 800cb02:	47b8      	blx	r7
 800cb04:	3001      	adds	r0, #1
 800cb06:	d1c0      	bne.n	800ca8a <_printf_float+0x316>
 800cb08:	e68f      	b.n	800c82a <_printf_float+0xb6>
 800cb0a:	9a06      	ldr	r2, [sp, #24]
 800cb0c:	464b      	mov	r3, r9
 800cb0e:	4442      	add	r2, r8
 800cb10:	4631      	mov	r1, r6
 800cb12:	4628      	mov	r0, r5
 800cb14:	47b8      	blx	r7
 800cb16:	3001      	adds	r0, #1
 800cb18:	d1c3      	bne.n	800caa2 <_printf_float+0x32e>
 800cb1a:	e686      	b.n	800c82a <_printf_float+0xb6>
 800cb1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cb20:	f1ba 0f01 	cmp.w	sl, #1
 800cb24:	dc01      	bgt.n	800cb2a <_printf_float+0x3b6>
 800cb26:	07db      	lsls	r3, r3, #31
 800cb28:	d536      	bpl.n	800cb98 <_printf_float+0x424>
 800cb2a:	2301      	movs	r3, #1
 800cb2c:	4642      	mov	r2, r8
 800cb2e:	4631      	mov	r1, r6
 800cb30:	4628      	mov	r0, r5
 800cb32:	47b8      	blx	r7
 800cb34:	3001      	adds	r0, #1
 800cb36:	f43f ae78 	beq.w	800c82a <_printf_float+0xb6>
 800cb3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb3e:	4631      	mov	r1, r6
 800cb40:	4628      	mov	r0, r5
 800cb42:	47b8      	blx	r7
 800cb44:	3001      	adds	r0, #1
 800cb46:	f43f ae70 	beq.w	800c82a <_printf_float+0xb6>
 800cb4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cb4e:	2200      	movs	r2, #0
 800cb50:	2300      	movs	r3, #0
 800cb52:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cb56:	f7f3 ffb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb5a:	b9c0      	cbnz	r0, 800cb8e <_printf_float+0x41a>
 800cb5c:	4653      	mov	r3, sl
 800cb5e:	f108 0201 	add.w	r2, r8, #1
 800cb62:	4631      	mov	r1, r6
 800cb64:	4628      	mov	r0, r5
 800cb66:	47b8      	blx	r7
 800cb68:	3001      	adds	r0, #1
 800cb6a:	d10c      	bne.n	800cb86 <_printf_float+0x412>
 800cb6c:	e65d      	b.n	800c82a <_printf_float+0xb6>
 800cb6e:	2301      	movs	r3, #1
 800cb70:	465a      	mov	r2, fp
 800cb72:	4631      	mov	r1, r6
 800cb74:	4628      	mov	r0, r5
 800cb76:	47b8      	blx	r7
 800cb78:	3001      	adds	r0, #1
 800cb7a:	f43f ae56 	beq.w	800c82a <_printf_float+0xb6>
 800cb7e:	f108 0801 	add.w	r8, r8, #1
 800cb82:	45d0      	cmp	r8, sl
 800cb84:	dbf3      	blt.n	800cb6e <_printf_float+0x3fa>
 800cb86:	464b      	mov	r3, r9
 800cb88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cb8c:	e6df      	b.n	800c94e <_printf_float+0x1da>
 800cb8e:	f04f 0800 	mov.w	r8, #0
 800cb92:	f104 0b1a 	add.w	fp, r4, #26
 800cb96:	e7f4      	b.n	800cb82 <_printf_float+0x40e>
 800cb98:	2301      	movs	r3, #1
 800cb9a:	4642      	mov	r2, r8
 800cb9c:	e7e1      	b.n	800cb62 <_printf_float+0x3ee>
 800cb9e:	2301      	movs	r3, #1
 800cba0:	464a      	mov	r2, r9
 800cba2:	4631      	mov	r1, r6
 800cba4:	4628      	mov	r0, r5
 800cba6:	47b8      	blx	r7
 800cba8:	3001      	adds	r0, #1
 800cbaa:	f43f ae3e 	beq.w	800c82a <_printf_float+0xb6>
 800cbae:	f108 0801 	add.w	r8, r8, #1
 800cbb2:	68e3      	ldr	r3, [r4, #12]
 800cbb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbb6:	1a5b      	subs	r3, r3, r1
 800cbb8:	4543      	cmp	r3, r8
 800cbba:	dcf0      	bgt.n	800cb9e <_printf_float+0x42a>
 800cbbc:	e6fc      	b.n	800c9b8 <_printf_float+0x244>
 800cbbe:	f04f 0800 	mov.w	r8, #0
 800cbc2:	f104 0919 	add.w	r9, r4, #25
 800cbc6:	e7f4      	b.n	800cbb2 <_printf_float+0x43e>

0800cbc8 <_printf_common>:
 800cbc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbcc:	4616      	mov	r6, r2
 800cbce:	4698      	mov	r8, r3
 800cbd0:	688a      	ldr	r2, [r1, #8]
 800cbd2:	690b      	ldr	r3, [r1, #16]
 800cbd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	bfb8      	it	lt
 800cbdc:	4613      	movlt	r3, r2
 800cbde:	6033      	str	r3, [r6, #0]
 800cbe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cbe4:	4607      	mov	r7, r0
 800cbe6:	460c      	mov	r4, r1
 800cbe8:	b10a      	cbz	r2, 800cbee <_printf_common+0x26>
 800cbea:	3301      	adds	r3, #1
 800cbec:	6033      	str	r3, [r6, #0]
 800cbee:	6823      	ldr	r3, [r4, #0]
 800cbf0:	0699      	lsls	r1, r3, #26
 800cbf2:	bf42      	ittt	mi
 800cbf4:	6833      	ldrmi	r3, [r6, #0]
 800cbf6:	3302      	addmi	r3, #2
 800cbf8:	6033      	strmi	r3, [r6, #0]
 800cbfa:	6825      	ldr	r5, [r4, #0]
 800cbfc:	f015 0506 	ands.w	r5, r5, #6
 800cc00:	d106      	bne.n	800cc10 <_printf_common+0x48>
 800cc02:	f104 0a19 	add.w	sl, r4, #25
 800cc06:	68e3      	ldr	r3, [r4, #12]
 800cc08:	6832      	ldr	r2, [r6, #0]
 800cc0a:	1a9b      	subs	r3, r3, r2
 800cc0c:	42ab      	cmp	r3, r5
 800cc0e:	dc26      	bgt.n	800cc5e <_printf_common+0x96>
 800cc10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc14:	6822      	ldr	r2, [r4, #0]
 800cc16:	3b00      	subs	r3, #0
 800cc18:	bf18      	it	ne
 800cc1a:	2301      	movne	r3, #1
 800cc1c:	0692      	lsls	r2, r2, #26
 800cc1e:	d42b      	bmi.n	800cc78 <_printf_common+0xb0>
 800cc20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc24:	4641      	mov	r1, r8
 800cc26:	4638      	mov	r0, r7
 800cc28:	47c8      	blx	r9
 800cc2a:	3001      	adds	r0, #1
 800cc2c:	d01e      	beq.n	800cc6c <_printf_common+0xa4>
 800cc2e:	6823      	ldr	r3, [r4, #0]
 800cc30:	6922      	ldr	r2, [r4, #16]
 800cc32:	f003 0306 	and.w	r3, r3, #6
 800cc36:	2b04      	cmp	r3, #4
 800cc38:	bf02      	ittt	eq
 800cc3a:	68e5      	ldreq	r5, [r4, #12]
 800cc3c:	6833      	ldreq	r3, [r6, #0]
 800cc3e:	1aed      	subeq	r5, r5, r3
 800cc40:	68a3      	ldr	r3, [r4, #8]
 800cc42:	bf0c      	ite	eq
 800cc44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc48:	2500      	movne	r5, #0
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	bfc4      	itt	gt
 800cc4e:	1a9b      	subgt	r3, r3, r2
 800cc50:	18ed      	addgt	r5, r5, r3
 800cc52:	2600      	movs	r6, #0
 800cc54:	341a      	adds	r4, #26
 800cc56:	42b5      	cmp	r5, r6
 800cc58:	d11a      	bne.n	800cc90 <_printf_common+0xc8>
 800cc5a:	2000      	movs	r0, #0
 800cc5c:	e008      	b.n	800cc70 <_printf_common+0xa8>
 800cc5e:	2301      	movs	r3, #1
 800cc60:	4652      	mov	r2, sl
 800cc62:	4641      	mov	r1, r8
 800cc64:	4638      	mov	r0, r7
 800cc66:	47c8      	blx	r9
 800cc68:	3001      	adds	r0, #1
 800cc6a:	d103      	bne.n	800cc74 <_printf_common+0xac>
 800cc6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc74:	3501      	adds	r5, #1
 800cc76:	e7c6      	b.n	800cc06 <_printf_common+0x3e>
 800cc78:	18e1      	adds	r1, r4, r3
 800cc7a:	1c5a      	adds	r2, r3, #1
 800cc7c:	2030      	movs	r0, #48	@ 0x30
 800cc7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc82:	4422      	add	r2, r4
 800cc84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc8c:	3302      	adds	r3, #2
 800cc8e:	e7c7      	b.n	800cc20 <_printf_common+0x58>
 800cc90:	2301      	movs	r3, #1
 800cc92:	4622      	mov	r2, r4
 800cc94:	4641      	mov	r1, r8
 800cc96:	4638      	mov	r0, r7
 800cc98:	47c8      	blx	r9
 800cc9a:	3001      	adds	r0, #1
 800cc9c:	d0e6      	beq.n	800cc6c <_printf_common+0xa4>
 800cc9e:	3601      	adds	r6, #1
 800cca0:	e7d9      	b.n	800cc56 <_printf_common+0x8e>
	...

0800cca4 <_printf_i>:
 800cca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cca8:	7e0f      	ldrb	r7, [r1, #24]
 800ccaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ccac:	2f78      	cmp	r7, #120	@ 0x78
 800ccae:	4691      	mov	r9, r2
 800ccb0:	4680      	mov	r8, r0
 800ccb2:	460c      	mov	r4, r1
 800ccb4:	469a      	mov	sl, r3
 800ccb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ccba:	d807      	bhi.n	800cccc <_printf_i+0x28>
 800ccbc:	2f62      	cmp	r7, #98	@ 0x62
 800ccbe:	d80a      	bhi.n	800ccd6 <_printf_i+0x32>
 800ccc0:	2f00      	cmp	r7, #0
 800ccc2:	f000 80d1 	beq.w	800ce68 <_printf_i+0x1c4>
 800ccc6:	2f58      	cmp	r7, #88	@ 0x58
 800ccc8:	f000 80b8 	beq.w	800ce3c <_printf_i+0x198>
 800cccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ccd4:	e03a      	b.n	800cd4c <_printf_i+0xa8>
 800ccd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ccda:	2b15      	cmp	r3, #21
 800ccdc:	d8f6      	bhi.n	800cccc <_printf_i+0x28>
 800ccde:	a101      	add	r1, pc, #4	@ (adr r1, 800cce4 <_printf_i+0x40>)
 800cce0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cce4:	0800cd3d 	.word	0x0800cd3d
 800cce8:	0800cd51 	.word	0x0800cd51
 800ccec:	0800cccd 	.word	0x0800cccd
 800ccf0:	0800cccd 	.word	0x0800cccd
 800ccf4:	0800cccd 	.word	0x0800cccd
 800ccf8:	0800cccd 	.word	0x0800cccd
 800ccfc:	0800cd51 	.word	0x0800cd51
 800cd00:	0800cccd 	.word	0x0800cccd
 800cd04:	0800cccd 	.word	0x0800cccd
 800cd08:	0800cccd 	.word	0x0800cccd
 800cd0c:	0800cccd 	.word	0x0800cccd
 800cd10:	0800ce4f 	.word	0x0800ce4f
 800cd14:	0800cd7b 	.word	0x0800cd7b
 800cd18:	0800ce09 	.word	0x0800ce09
 800cd1c:	0800cccd 	.word	0x0800cccd
 800cd20:	0800cccd 	.word	0x0800cccd
 800cd24:	0800ce71 	.word	0x0800ce71
 800cd28:	0800cccd 	.word	0x0800cccd
 800cd2c:	0800cd7b 	.word	0x0800cd7b
 800cd30:	0800cccd 	.word	0x0800cccd
 800cd34:	0800cccd 	.word	0x0800cccd
 800cd38:	0800ce11 	.word	0x0800ce11
 800cd3c:	6833      	ldr	r3, [r6, #0]
 800cd3e:	1d1a      	adds	r2, r3, #4
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	6032      	str	r2, [r6, #0]
 800cd44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	e09c      	b.n	800ce8a <_printf_i+0x1e6>
 800cd50:	6833      	ldr	r3, [r6, #0]
 800cd52:	6820      	ldr	r0, [r4, #0]
 800cd54:	1d19      	adds	r1, r3, #4
 800cd56:	6031      	str	r1, [r6, #0]
 800cd58:	0606      	lsls	r6, r0, #24
 800cd5a:	d501      	bpl.n	800cd60 <_printf_i+0xbc>
 800cd5c:	681d      	ldr	r5, [r3, #0]
 800cd5e:	e003      	b.n	800cd68 <_printf_i+0xc4>
 800cd60:	0645      	lsls	r5, r0, #25
 800cd62:	d5fb      	bpl.n	800cd5c <_printf_i+0xb8>
 800cd64:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd68:	2d00      	cmp	r5, #0
 800cd6a:	da03      	bge.n	800cd74 <_printf_i+0xd0>
 800cd6c:	232d      	movs	r3, #45	@ 0x2d
 800cd6e:	426d      	negs	r5, r5
 800cd70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd74:	4858      	ldr	r0, [pc, #352]	@ (800ced8 <_printf_i+0x234>)
 800cd76:	230a      	movs	r3, #10
 800cd78:	e011      	b.n	800cd9e <_printf_i+0xfa>
 800cd7a:	6821      	ldr	r1, [r4, #0]
 800cd7c:	6833      	ldr	r3, [r6, #0]
 800cd7e:	0608      	lsls	r0, r1, #24
 800cd80:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd84:	d402      	bmi.n	800cd8c <_printf_i+0xe8>
 800cd86:	0649      	lsls	r1, r1, #25
 800cd88:	bf48      	it	mi
 800cd8a:	b2ad      	uxthmi	r5, r5
 800cd8c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd8e:	4852      	ldr	r0, [pc, #328]	@ (800ced8 <_printf_i+0x234>)
 800cd90:	6033      	str	r3, [r6, #0]
 800cd92:	bf14      	ite	ne
 800cd94:	230a      	movne	r3, #10
 800cd96:	2308      	moveq	r3, #8
 800cd98:	2100      	movs	r1, #0
 800cd9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd9e:	6866      	ldr	r6, [r4, #4]
 800cda0:	60a6      	str	r6, [r4, #8]
 800cda2:	2e00      	cmp	r6, #0
 800cda4:	db05      	blt.n	800cdb2 <_printf_i+0x10e>
 800cda6:	6821      	ldr	r1, [r4, #0]
 800cda8:	432e      	orrs	r6, r5
 800cdaa:	f021 0104 	bic.w	r1, r1, #4
 800cdae:	6021      	str	r1, [r4, #0]
 800cdb0:	d04b      	beq.n	800ce4a <_printf_i+0x1a6>
 800cdb2:	4616      	mov	r6, r2
 800cdb4:	fbb5 f1f3 	udiv	r1, r5, r3
 800cdb8:	fb03 5711 	mls	r7, r3, r1, r5
 800cdbc:	5dc7      	ldrb	r7, [r0, r7]
 800cdbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cdc2:	462f      	mov	r7, r5
 800cdc4:	42bb      	cmp	r3, r7
 800cdc6:	460d      	mov	r5, r1
 800cdc8:	d9f4      	bls.n	800cdb4 <_printf_i+0x110>
 800cdca:	2b08      	cmp	r3, #8
 800cdcc:	d10b      	bne.n	800cde6 <_printf_i+0x142>
 800cdce:	6823      	ldr	r3, [r4, #0]
 800cdd0:	07df      	lsls	r7, r3, #31
 800cdd2:	d508      	bpl.n	800cde6 <_printf_i+0x142>
 800cdd4:	6923      	ldr	r3, [r4, #16]
 800cdd6:	6861      	ldr	r1, [r4, #4]
 800cdd8:	4299      	cmp	r1, r3
 800cdda:	bfde      	ittt	le
 800cddc:	2330      	movle	r3, #48	@ 0x30
 800cdde:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cde2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cde6:	1b92      	subs	r2, r2, r6
 800cde8:	6122      	str	r2, [r4, #16]
 800cdea:	f8cd a000 	str.w	sl, [sp]
 800cdee:	464b      	mov	r3, r9
 800cdf0:	aa03      	add	r2, sp, #12
 800cdf2:	4621      	mov	r1, r4
 800cdf4:	4640      	mov	r0, r8
 800cdf6:	f7ff fee7 	bl	800cbc8 <_printf_common>
 800cdfa:	3001      	adds	r0, #1
 800cdfc:	d14a      	bne.n	800ce94 <_printf_i+0x1f0>
 800cdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ce02:	b004      	add	sp, #16
 800ce04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce08:	6823      	ldr	r3, [r4, #0]
 800ce0a:	f043 0320 	orr.w	r3, r3, #32
 800ce0e:	6023      	str	r3, [r4, #0]
 800ce10:	4832      	ldr	r0, [pc, #200]	@ (800cedc <_printf_i+0x238>)
 800ce12:	2778      	movs	r7, #120	@ 0x78
 800ce14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce18:	6823      	ldr	r3, [r4, #0]
 800ce1a:	6831      	ldr	r1, [r6, #0]
 800ce1c:	061f      	lsls	r7, r3, #24
 800ce1e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce22:	d402      	bmi.n	800ce2a <_printf_i+0x186>
 800ce24:	065f      	lsls	r7, r3, #25
 800ce26:	bf48      	it	mi
 800ce28:	b2ad      	uxthmi	r5, r5
 800ce2a:	6031      	str	r1, [r6, #0]
 800ce2c:	07d9      	lsls	r1, r3, #31
 800ce2e:	bf44      	itt	mi
 800ce30:	f043 0320 	orrmi.w	r3, r3, #32
 800ce34:	6023      	strmi	r3, [r4, #0]
 800ce36:	b11d      	cbz	r5, 800ce40 <_printf_i+0x19c>
 800ce38:	2310      	movs	r3, #16
 800ce3a:	e7ad      	b.n	800cd98 <_printf_i+0xf4>
 800ce3c:	4826      	ldr	r0, [pc, #152]	@ (800ced8 <_printf_i+0x234>)
 800ce3e:	e7e9      	b.n	800ce14 <_printf_i+0x170>
 800ce40:	6823      	ldr	r3, [r4, #0]
 800ce42:	f023 0320 	bic.w	r3, r3, #32
 800ce46:	6023      	str	r3, [r4, #0]
 800ce48:	e7f6      	b.n	800ce38 <_printf_i+0x194>
 800ce4a:	4616      	mov	r6, r2
 800ce4c:	e7bd      	b.n	800cdca <_printf_i+0x126>
 800ce4e:	6833      	ldr	r3, [r6, #0]
 800ce50:	6825      	ldr	r5, [r4, #0]
 800ce52:	6961      	ldr	r1, [r4, #20]
 800ce54:	1d18      	adds	r0, r3, #4
 800ce56:	6030      	str	r0, [r6, #0]
 800ce58:	062e      	lsls	r6, r5, #24
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	d501      	bpl.n	800ce62 <_printf_i+0x1be>
 800ce5e:	6019      	str	r1, [r3, #0]
 800ce60:	e002      	b.n	800ce68 <_printf_i+0x1c4>
 800ce62:	0668      	lsls	r0, r5, #25
 800ce64:	d5fb      	bpl.n	800ce5e <_printf_i+0x1ba>
 800ce66:	8019      	strh	r1, [r3, #0]
 800ce68:	2300      	movs	r3, #0
 800ce6a:	6123      	str	r3, [r4, #16]
 800ce6c:	4616      	mov	r6, r2
 800ce6e:	e7bc      	b.n	800cdea <_printf_i+0x146>
 800ce70:	6833      	ldr	r3, [r6, #0]
 800ce72:	1d1a      	adds	r2, r3, #4
 800ce74:	6032      	str	r2, [r6, #0]
 800ce76:	681e      	ldr	r6, [r3, #0]
 800ce78:	6862      	ldr	r2, [r4, #4]
 800ce7a:	2100      	movs	r1, #0
 800ce7c:	4630      	mov	r0, r6
 800ce7e:	f7f3 f9a7 	bl	80001d0 <memchr>
 800ce82:	b108      	cbz	r0, 800ce88 <_printf_i+0x1e4>
 800ce84:	1b80      	subs	r0, r0, r6
 800ce86:	6060      	str	r0, [r4, #4]
 800ce88:	6863      	ldr	r3, [r4, #4]
 800ce8a:	6123      	str	r3, [r4, #16]
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce92:	e7aa      	b.n	800cdea <_printf_i+0x146>
 800ce94:	6923      	ldr	r3, [r4, #16]
 800ce96:	4632      	mov	r2, r6
 800ce98:	4649      	mov	r1, r9
 800ce9a:	4640      	mov	r0, r8
 800ce9c:	47d0      	blx	sl
 800ce9e:	3001      	adds	r0, #1
 800cea0:	d0ad      	beq.n	800cdfe <_printf_i+0x15a>
 800cea2:	6823      	ldr	r3, [r4, #0]
 800cea4:	079b      	lsls	r3, r3, #30
 800cea6:	d413      	bmi.n	800ced0 <_printf_i+0x22c>
 800cea8:	68e0      	ldr	r0, [r4, #12]
 800ceaa:	9b03      	ldr	r3, [sp, #12]
 800ceac:	4298      	cmp	r0, r3
 800ceae:	bfb8      	it	lt
 800ceb0:	4618      	movlt	r0, r3
 800ceb2:	e7a6      	b.n	800ce02 <_printf_i+0x15e>
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	4632      	mov	r2, r6
 800ceb8:	4649      	mov	r1, r9
 800ceba:	4640      	mov	r0, r8
 800cebc:	47d0      	blx	sl
 800cebe:	3001      	adds	r0, #1
 800cec0:	d09d      	beq.n	800cdfe <_printf_i+0x15a>
 800cec2:	3501      	adds	r5, #1
 800cec4:	68e3      	ldr	r3, [r4, #12]
 800cec6:	9903      	ldr	r1, [sp, #12]
 800cec8:	1a5b      	subs	r3, r3, r1
 800ceca:	42ab      	cmp	r3, r5
 800cecc:	dcf2      	bgt.n	800ceb4 <_printf_i+0x210>
 800cece:	e7eb      	b.n	800cea8 <_printf_i+0x204>
 800ced0:	2500      	movs	r5, #0
 800ced2:	f104 0619 	add.w	r6, r4, #25
 800ced6:	e7f5      	b.n	800cec4 <_printf_i+0x220>
 800ced8:	0800eeb2 	.word	0x0800eeb2
 800cedc:	0800eec3 	.word	0x0800eec3

0800cee0 <std>:
 800cee0:	2300      	movs	r3, #0
 800cee2:	b510      	push	{r4, lr}
 800cee4:	4604      	mov	r4, r0
 800cee6:	e9c0 3300 	strd	r3, r3, [r0]
 800ceea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ceee:	6083      	str	r3, [r0, #8]
 800cef0:	8181      	strh	r1, [r0, #12]
 800cef2:	6643      	str	r3, [r0, #100]	@ 0x64
 800cef4:	81c2      	strh	r2, [r0, #14]
 800cef6:	6183      	str	r3, [r0, #24]
 800cef8:	4619      	mov	r1, r3
 800cefa:	2208      	movs	r2, #8
 800cefc:	305c      	adds	r0, #92	@ 0x5c
 800cefe:	f000 f906 	bl	800d10e <memset>
 800cf02:	4b0d      	ldr	r3, [pc, #52]	@ (800cf38 <std+0x58>)
 800cf04:	6263      	str	r3, [r4, #36]	@ 0x24
 800cf06:	4b0d      	ldr	r3, [pc, #52]	@ (800cf3c <std+0x5c>)
 800cf08:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cf0a:	4b0d      	ldr	r3, [pc, #52]	@ (800cf40 <std+0x60>)
 800cf0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf0e:	4b0d      	ldr	r3, [pc, #52]	@ (800cf44 <std+0x64>)
 800cf10:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf12:	4b0d      	ldr	r3, [pc, #52]	@ (800cf48 <std+0x68>)
 800cf14:	6224      	str	r4, [r4, #32]
 800cf16:	429c      	cmp	r4, r3
 800cf18:	d006      	beq.n	800cf28 <std+0x48>
 800cf1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf1e:	4294      	cmp	r4, r2
 800cf20:	d002      	beq.n	800cf28 <std+0x48>
 800cf22:	33d0      	adds	r3, #208	@ 0xd0
 800cf24:	429c      	cmp	r4, r3
 800cf26:	d105      	bne.n	800cf34 <std+0x54>
 800cf28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf30:	f000 b97a 	b.w	800d228 <__retarget_lock_init_recursive>
 800cf34:	bd10      	pop	{r4, pc}
 800cf36:	bf00      	nop
 800cf38:	0800d089 	.word	0x0800d089
 800cf3c:	0800d0ab 	.word	0x0800d0ab
 800cf40:	0800d0e3 	.word	0x0800d0e3
 800cf44:	0800d107 	.word	0x0800d107
 800cf48:	200020e4 	.word	0x200020e4

0800cf4c <stdio_exit_handler>:
 800cf4c:	4a02      	ldr	r2, [pc, #8]	@ (800cf58 <stdio_exit_handler+0xc>)
 800cf4e:	4903      	ldr	r1, [pc, #12]	@ (800cf5c <stdio_exit_handler+0x10>)
 800cf50:	4803      	ldr	r0, [pc, #12]	@ (800cf60 <stdio_exit_handler+0x14>)
 800cf52:	f000 b87b 	b.w	800d04c <_fwalk_sglue>
 800cf56:	bf00      	nop
 800cf58:	200000fc 	.word	0x200000fc
 800cf5c:	0800ea1d 	.word	0x0800ea1d
 800cf60:	2000010c 	.word	0x2000010c

0800cf64 <cleanup_stdio>:
 800cf64:	6841      	ldr	r1, [r0, #4]
 800cf66:	4b0c      	ldr	r3, [pc, #48]	@ (800cf98 <cleanup_stdio+0x34>)
 800cf68:	4299      	cmp	r1, r3
 800cf6a:	b510      	push	{r4, lr}
 800cf6c:	4604      	mov	r4, r0
 800cf6e:	d001      	beq.n	800cf74 <cleanup_stdio+0x10>
 800cf70:	f001 fd54 	bl	800ea1c <_fflush_r>
 800cf74:	68a1      	ldr	r1, [r4, #8]
 800cf76:	4b09      	ldr	r3, [pc, #36]	@ (800cf9c <cleanup_stdio+0x38>)
 800cf78:	4299      	cmp	r1, r3
 800cf7a:	d002      	beq.n	800cf82 <cleanup_stdio+0x1e>
 800cf7c:	4620      	mov	r0, r4
 800cf7e:	f001 fd4d 	bl	800ea1c <_fflush_r>
 800cf82:	68e1      	ldr	r1, [r4, #12]
 800cf84:	4b06      	ldr	r3, [pc, #24]	@ (800cfa0 <cleanup_stdio+0x3c>)
 800cf86:	4299      	cmp	r1, r3
 800cf88:	d004      	beq.n	800cf94 <cleanup_stdio+0x30>
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf90:	f001 bd44 	b.w	800ea1c <_fflush_r>
 800cf94:	bd10      	pop	{r4, pc}
 800cf96:	bf00      	nop
 800cf98:	200020e4 	.word	0x200020e4
 800cf9c:	2000214c 	.word	0x2000214c
 800cfa0:	200021b4 	.word	0x200021b4

0800cfa4 <global_stdio_init.part.0>:
 800cfa4:	b510      	push	{r4, lr}
 800cfa6:	4b0b      	ldr	r3, [pc, #44]	@ (800cfd4 <global_stdio_init.part.0+0x30>)
 800cfa8:	4c0b      	ldr	r4, [pc, #44]	@ (800cfd8 <global_stdio_init.part.0+0x34>)
 800cfaa:	4a0c      	ldr	r2, [pc, #48]	@ (800cfdc <global_stdio_init.part.0+0x38>)
 800cfac:	601a      	str	r2, [r3, #0]
 800cfae:	4620      	mov	r0, r4
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	2104      	movs	r1, #4
 800cfb4:	f7ff ff94 	bl	800cee0 <std>
 800cfb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	2109      	movs	r1, #9
 800cfc0:	f7ff ff8e 	bl	800cee0 <std>
 800cfc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cfc8:	2202      	movs	r2, #2
 800cfca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfce:	2112      	movs	r1, #18
 800cfd0:	f7ff bf86 	b.w	800cee0 <std>
 800cfd4:	2000221c 	.word	0x2000221c
 800cfd8:	200020e4 	.word	0x200020e4
 800cfdc:	0800cf4d 	.word	0x0800cf4d

0800cfe0 <__sfp_lock_acquire>:
 800cfe0:	4801      	ldr	r0, [pc, #4]	@ (800cfe8 <__sfp_lock_acquire+0x8>)
 800cfe2:	f000 b922 	b.w	800d22a <__retarget_lock_acquire_recursive>
 800cfe6:	bf00      	nop
 800cfe8:	20002225 	.word	0x20002225

0800cfec <__sfp_lock_release>:
 800cfec:	4801      	ldr	r0, [pc, #4]	@ (800cff4 <__sfp_lock_release+0x8>)
 800cfee:	f000 b91d 	b.w	800d22c <__retarget_lock_release_recursive>
 800cff2:	bf00      	nop
 800cff4:	20002225 	.word	0x20002225

0800cff8 <__sinit>:
 800cff8:	b510      	push	{r4, lr}
 800cffa:	4604      	mov	r4, r0
 800cffc:	f7ff fff0 	bl	800cfe0 <__sfp_lock_acquire>
 800d000:	6a23      	ldr	r3, [r4, #32]
 800d002:	b11b      	cbz	r3, 800d00c <__sinit+0x14>
 800d004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d008:	f7ff bff0 	b.w	800cfec <__sfp_lock_release>
 800d00c:	4b04      	ldr	r3, [pc, #16]	@ (800d020 <__sinit+0x28>)
 800d00e:	6223      	str	r3, [r4, #32]
 800d010:	4b04      	ldr	r3, [pc, #16]	@ (800d024 <__sinit+0x2c>)
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d1f5      	bne.n	800d004 <__sinit+0xc>
 800d018:	f7ff ffc4 	bl	800cfa4 <global_stdio_init.part.0>
 800d01c:	e7f2      	b.n	800d004 <__sinit+0xc>
 800d01e:	bf00      	nop
 800d020:	0800cf65 	.word	0x0800cf65
 800d024:	2000221c 	.word	0x2000221c

0800d028 <fiprintf>:
 800d028:	b40e      	push	{r1, r2, r3}
 800d02a:	b503      	push	{r0, r1, lr}
 800d02c:	4601      	mov	r1, r0
 800d02e:	ab03      	add	r3, sp, #12
 800d030:	4805      	ldr	r0, [pc, #20]	@ (800d048 <fiprintf+0x20>)
 800d032:	f853 2b04 	ldr.w	r2, [r3], #4
 800d036:	6800      	ldr	r0, [r0, #0]
 800d038:	9301      	str	r3, [sp, #4]
 800d03a:	f001 fb53 	bl	800e6e4 <_vfiprintf_r>
 800d03e:	b002      	add	sp, #8
 800d040:	f85d eb04 	ldr.w	lr, [sp], #4
 800d044:	b003      	add	sp, #12
 800d046:	4770      	bx	lr
 800d048:	20000108 	.word	0x20000108

0800d04c <_fwalk_sglue>:
 800d04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d050:	4607      	mov	r7, r0
 800d052:	4688      	mov	r8, r1
 800d054:	4614      	mov	r4, r2
 800d056:	2600      	movs	r6, #0
 800d058:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d05c:	f1b9 0901 	subs.w	r9, r9, #1
 800d060:	d505      	bpl.n	800d06e <_fwalk_sglue+0x22>
 800d062:	6824      	ldr	r4, [r4, #0]
 800d064:	2c00      	cmp	r4, #0
 800d066:	d1f7      	bne.n	800d058 <_fwalk_sglue+0xc>
 800d068:	4630      	mov	r0, r6
 800d06a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d06e:	89ab      	ldrh	r3, [r5, #12]
 800d070:	2b01      	cmp	r3, #1
 800d072:	d907      	bls.n	800d084 <_fwalk_sglue+0x38>
 800d074:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d078:	3301      	adds	r3, #1
 800d07a:	d003      	beq.n	800d084 <_fwalk_sglue+0x38>
 800d07c:	4629      	mov	r1, r5
 800d07e:	4638      	mov	r0, r7
 800d080:	47c0      	blx	r8
 800d082:	4306      	orrs	r6, r0
 800d084:	3568      	adds	r5, #104	@ 0x68
 800d086:	e7e9      	b.n	800d05c <_fwalk_sglue+0x10>

0800d088 <__sread>:
 800d088:	b510      	push	{r4, lr}
 800d08a:	460c      	mov	r4, r1
 800d08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d090:	f000 f86c 	bl	800d16c <_read_r>
 800d094:	2800      	cmp	r0, #0
 800d096:	bfab      	itete	ge
 800d098:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d09a:	89a3      	ldrhlt	r3, [r4, #12]
 800d09c:	181b      	addge	r3, r3, r0
 800d09e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0a2:	bfac      	ite	ge
 800d0a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0a6:	81a3      	strhlt	r3, [r4, #12]
 800d0a8:	bd10      	pop	{r4, pc}

0800d0aa <__swrite>:
 800d0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ae:	461f      	mov	r7, r3
 800d0b0:	898b      	ldrh	r3, [r1, #12]
 800d0b2:	05db      	lsls	r3, r3, #23
 800d0b4:	4605      	mov	r5, r0
 800d0b6:	460c      	mov	r4, r1
 800d0b8:	4616      	mov	r6, r2
 800d0ba:	d505      	bpl.n	800d0c8 <__swrite+0x1e>
 800d0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0c0:	2302      	movs	r3, #2
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f000 f840 	bl	800d148 <_lseek_r>
 800d0c8:	89a3      	ldrh	r3, [r4, #12]
 800d0ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0d2:	81a3      	strh	r3, [r4, #12]
 800d0d4:	4632      	mov	r2, r6
 800d0d6:	463b      	mov	r3, r7
 800d0d8:	4628      	mov	r0, r5
 800d0da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0de:	f000 b867 	b.w	800d1b0 <_write_r>

0800d0e2 <__sseek>:
 800d0e2:	b510      	push	{r4, lr}
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0ea:	f000 f82d 	bl	800d148 <_lseek_r>
 800d0ee:	1c43      	adds	r3, r0, #1
 800d0f0:	89a3      	ldrh	r3, [r4, #12]
 800d0f2:	bf15      	itete	ne
 800d0f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d0f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d0fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d0fe:	81a3      	strheq	r3, [r4, #12]
 800d100:	bf18      	it	ne
 800d102:	81a3      	strhne	r3, [r4, #12]
 800d104:	bd10      	pop	{r4, pc}

0800d106 <__sclose>:
 800d106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d10a:	f000 b80d 	b.w	800d128 <_close_r>

0800d10e <memset>:
 800d10e:	4402      	add	r2, r0
 800d110:	4603      	mov	r3, r0
 800d112:	4293      	cmp	r3, r2
 800d114:	d100      	bne.n	800d118 <memset+0xa>
 800d116:	4770      	bx	lr
 800d118:	f803 1b01 	strb.w	r1, [r3], #1
 800d11c:	e7f9      	b.n	800d112 <memset+0x4>
	...

0800d120 <_localeconv_r>:
 800d120:	4800      	ldr	r0, [pc, #0]	@ (800d124 <_localeconv_r+0x4>)
 800d122:	4770      	bx	lr
 800d124:	20000248 	.word	0x20000248

0800d128 <_close_r>:
 800d128:	b538      	push	{r3, r4, r5, lr}
 800d12a:	4d06      	ldr	r5, [pc, #24]	@ (800d144 <_close_r+0x1c>)
 800d12c:	2300      	movs	r3, #0
 800d12e:	4604      	mov	r4, r0
 800d130:	4608      	mov	r0, r1
 800d132:	602b      	str	r3, [r5, #0]
 800d134:	f7f7 fb2e 	bl	8004794 <_close>
 800d138:	1c43      	adds	r3, r0, #1
 800d13a:	d102      	bne.n	800d142 <_close_r+0x1a>
 800d13c:	682b      	ldr	r3, [r5, #0]
 800d13e:	b103      	cbz	r3, 800d142 <_close_r+0x1a>
 800d140:	6023      	str	r3, [r4, #0]
 800d142:	bd38      	pop	{r3, r4, r5, pc}
 800d144:	20002220 	.word	0x20002220

0800d148 <_lseek_r>:
 800d148:	b538      	push	{r3, r4, r5, lr}
 800d14a:	4d07      	ldr	r5, [pc, #28]	@ (800d168 <_lseek_r+0x20>)
 800d14c:	4604      	mov	r4, r0
 800d14e:	4608      	mov	r0, r1
 800d150:	4611      	mov	r1, r2
 800d152:	2200      	movs	r2, #0
 800d154:	602a      	str	r2, [r5, #0]
 800d156:	461a      	mov	r2, r3
 800d158:	f7f7 fb43 	bl	80047e2 <_lseek>
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	d102      	bne.n	800d166 <_lseek_r+0x1e>
 800d160:	682b      	ldr	r3, [r5, #0]
 800d162:	b103      	cbz	r3, 800d166 <_lseek_r+0x1e>
 800d164:	6023      	str	r3, [r4, #0]
 800d166:	bd38      	pop	{r3, r4, r5, pc}
 800d168:	20002220 	.word	0x20002220

0800d16c <_read_r>:
 800d16c:	b538      	push	{r3, r4, r5, lr}
 800d16e:	4d07      	ldr	r5, [pc, #28]	@ (800d18c <_read_r+0x20>)
 800d170:	4604      	mov	r4, r0
 800d172:	4608      	mov	r0, r1
 800d174:	4611      	mov	r1, r2
 800d176:	2200      	movs	r2, #0
 800d178:	602a      	str	r2, [r5, #0]
 800d17a:	461a      	mov	r2, r3
 800d17c:	f7f7 faed 	bl	800475a <_read>
 800d180:	1c43      	adds	r3, r0, #1
 800d182:	d102      	bne.n	800d18a <_read_r+0x1e>
 800d184:	682b      	ldr	r3, [r5, #0]
 800d186:	b103      	cbz	r3, 800d18a <_read_r+0x1e>
 800d188:	6023      	str	r3, [r4, #0]
 800d18a:	bd38      	pop	{r3, r4, r5, pc}
 800d18c:	20002220 	.word	0x20002220

0800d190 <_sbrk_r>:
 800d190:	b538      	push	{r3, r4, r5, lr}
 800d192:	4d06      	ldr	r5, [pc, #24]	@ (800d1ac <_sbrk_r+0x1c>)
 800d194:	2300      	movs	r3, #0
 800d196:	4604      	mov	r4, r0
 800d198:	4608      	mov	r0, r1
 800d19a:	602b      	str	r3, [r5, #0]
 800d19c:	f7f7 fb2e 	bl	80047fc <_sbrk>
 800d1a0:	1c43      	adds	r3, r0, #1
 800d1a2:	d102      	bne.n	800d1aa <_sbrk_r+0x1a>
 800d1a4:	682b      	ldr	r3, [r5, #0]
 800d1a6:	b103      	cbz	r3, 800d1aa <_sbrk_r+0x1a>
 800d1a8:	6023      	str	r3, [r4, #0]
 800d1aa:	bd38      	pop	{r3, r4, r5, pc}
 800d1ac:	20002220 	.word	0x20002220

0800d1b0 <_write_r>:
 800d1b0:	b538      	push	{r3, r4, r5, lr}
 800d1b2:	4d07      	ldr	r5, [pc, #28]	@ (800d1d0 <_write_r+0x20>)
 800d1b4:	4604      	mov	r4, r0
 800d1b6:	4608      	mov	r0, r1
 800d1b8:	4611      	mov	r1, r2
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	602a      	str	r2, [r5, #0]
 800d1be:	461a      	mov	r2, r3
 800d1c0:	f7f6 f9be 	bl	8003540 <_write>
 800d1c4:	1c43      	adds	r3, r0, #1
 800d1c6:	d102      	bne.n	800d1ce <_write_r+0x1e>
 800d1c8:	682b      	ldr	r3, [r5, #0]
 800d1ca:	b103      	cbz	r3, 800d1ce <_write_r+0x1e>
 800d1cc:	6023      	str	r3, [r4, #0]
 800d1ce:	bd38      	pop	{r3, r4, r5, pc}
 800d1d0:	20002220 	.word	0x20002220

0800d1d4 <__errno>:
 800d1d4:	4b01      	ldr	r3, [pc, #4]	@ (800d1dc <__errno+0x8>)
 800d1d6:	6818      	ldr	r0, [r3, #0]
 800d1d8:	4770      	bx	lr
 800d1da:	bf00      	nop
 800d1dc:	20000108 	.word	0x20000108

0800d1e0 <__libc_init_array>:
 800d1e0:	b570      	push	{r4, r5, r6, lr}
 800d1e2:	4d0d      	ldr	r5, [pc, #52]	@ (800d218 <__libc_init_array+0x38>)
 800d1e4:	4c0d      	ldr	r4, [pc, #52]	@ (800d21c <__libc_init_array+0x3c>)
 800d1e6:	1b64      	subs	r4, r4, r5
 800d1e8:	10a4      	asrs	r4, r4, #2
 800d1ea:	2600      	movs	r6, #0
 800d1ec:	42a6      	cmp	r6, r4
 800d1ee:	d109      	bne.n	800d204 <__libc_init_array+0x24>
 800d1f0:	4d0b      	ldr	r5, [pc, #44]	@ (800d220 <__libc_init_array+0x40>)
 800d1f2:	4c0c      	ldr	r4, [pc, #48]	@ (800d224 <__libc_init_array+0x44>)
 800d1f4:	f001 fdca 	bl	800ed8c <_init>
 800d1f8:	1b64      	subs	r4, r4, r5
 800d1fa:	10a4      	asrs	r4, r4, #2
 800d1fc:	2600      	movs	r6, #0
 800d1fe:	42a6      	cmp	r6, r4
 800d200:	d105      	bne.n	800d20e <__libc_init_array+0x2e>
 800d202:	bd70      	pop	{r4, r5, r6, pc}
 800d204:	f855 3b04 	ldr.w	r3, [r5], #4
 800d208:	4798      	blx	r3
 800d20a:	3601      	adds	r6, #1
 800d20c:	e7ee      	b.n	800d1ec <__libc_init_array+0xc>
 800d20e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d212:	4798      	blx	r3
 800d214:	3601      	adds	r6, #1
 800d216:	e7f2      	b.n	800d1fe <__libc_init_array+0x1e>
 800d218:	0800f1e4 	.word	0x0800f1e4
 800d21c:	0800f1e4 	.word	0x0800f1e4
 800d220:	0800f1e4 	.word	0x0800f1e4
 800d224:	0800f1e8 	.word	0x0800f1e8

0800d228 <__retarget_lock_init_recursive>:
 800d228:	4770      	bx	lr

0800d22a <__retarget_lock_acquire_recursive>:
 800d22a:	4770      	bx	lr

0800d22c <__retarget_lock_release_recursive>:
 800d22c:	4770      	bx	lr

0800d22e <memcpy>:
 800d22e:	440a      	add	r2, r1
 800d230:	4291      	cmp	r1, r2
 800d232:	f100 33ff 	add.w	r3, r0, #4294967295
 800d236:	d100      	bne.n	800d23a <memcpy+0xc>
 800d238:	4770      	bx	lr
 800d23a:	b510      	push	{r4, lr}
 800d23c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d240:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d244:	4291      	cmp	r1, r2
 800d246:	d1f9      	bne.n	800d23c <memcpy+0xe>
 800d248:	bd10      	pop	{r4, pc}

0800d24a <abort>:
 800d24a:	b508      	push	{r3, lr}
 800d24c:	2006      	movs	r0, #6
 800d24e:	f001 fcc9 	bl	800ebe4 <raise>
 800d252:	2001      	movs	r0, #1
 800d254:	f7f7 fa76 	bl	8004744 <_exit>

0800d258 <quorem>:
 800d258:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d25c:	6903      	ldr	r3, [r0, #16]
 800d25e:	690c      	ldr	r4, [r1, #16]
 800d260:	42a3      	cmp	r3, r4
 800d262:	4607      	mov	r7, r0
 800d264:	db7e      	blt.n	800d364 <quorem+0x10c>
 800d266:	3c01      	subs	r4, #1
 800d268:	f101 0814 	add.w	r8, r1, #20
 800d26c:	00a3      	lsls	r3, r4, #2
 800d26e:	f100 0514 	add.w	r5, r0, #20
 800d272:	9300      	str	r3, [sp, #0]
 800d274:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d278:	9301      	str	r3, [sp, #4]
 800d27a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d27e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d282:	3301      	adds	r3, #1
 800d284:	429a      	cmp	r2, r3
 800d286:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d28a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d28e:	d32e      	bcc.n	800d2ee <quorem+0x96>
 800d290:	f04f 0a00 	mov.w	sl, #0
 800d294:	46c4      	mov	ip, r8
 800d296:	46ae      	mov	lr, r5
 800d298:	46d3      	mov	fp, sl
 800d29a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d29e:	b298      	uxth	r0, r3
 800d2a0:	fb06 a000 	mla	r0, r6, r0, sl
 800d2a4:	0c02      	lsrs	r2, r0, #16
 800d2a6:	0c1b      	lsrs	r3, r3, #16
 800d2a8:	fb06 2303 	mla	r3, r6, r3, r2
 800d2ac:	f8de 2000 	ldr.w	r2, [lr]
 800d2b0:	b280      	uxth	r0, r0
 800d2b2:	b292      	uxth	r2, r2
 800d2b4:	1a12      	subs	r2, r2, r0
 800d2b6:	445a      	add	r2, fp
 800d2b8:	f8de 0000 	ldr.w	r0, [lr]
 800d2bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d2c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d2ca:	b292      	uxth	r2, r2
 800d2cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d2d0:	45e1      	cmp	r9, ip
 800d2d2:	f84e 2b04 	str.w	r2, [lr], #4
 800d2d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d2da:	d2de      	bcs.n	800d29a <quorem+0x42>
 800d2dc:	9b00      	ldr	r3, [sp, #0]
 800d2de:	58eb      	ldr	r3, [r5, r3]
 800d2e0:	b92b      	cbnz	r3, 800d2ee <quorem+0x96>
 800d2e2:	9b01      	ldr	r3, [sp, #4]
 800d2e4:	3b04      	subs	r3, #4
 800d2e6:	429d      	cmp	r5, r3
 800d2e8:	461a      	mov	r2, r3
 800d2ea:	d32f      	bcc.n	800d34c <quorem+0xf4>
 800d2ec:	613c      	str	r4, [r7, #16]
 800d2ee:	4638      	mov	r0, r7
 800d2f0:	f001 f8c6 	bl	800e480 <__mcmp>
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	db25      	blt.n	800d344 <quorem+0xec>
 800d2f8:	4629      	mov	r1, r5
 800d2fa:	2000      	movs	r0, #0
 800d2fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800d300:	f8d1 c000 	ldr.w	ip, [r1]
 800d304:	fa1f fe82 	uxth.w	lr, r2
 800d308:	fa1f f38c 	uxth.w	r3, ip
 800d30c:	eba3 030e 	sub.w	r3, r3, lr
 800d310:	4403      	add	r3, r0
 800d312:	0c12      	lsrs	r2, r2, #16
 800d314:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d318:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d31c:	b29b      	uxth	r3, r3
 800d31e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d322:	45c1      	cmp	r9, r8
 800d324:	f841 3b04 	str.w	r3, [r1], #4
 800d328:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d32c:	d2e6      	bcs.n	800d2fc <quorem+0xa4>
 800d32e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d332:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d336:	b922      	cbnz	r2, 800d342 <quorem+0xea>
 800d338:	3b04      	subs	r3, #4
 800d33a:	429d      	cmp	r5, r3
 800d33c:	461a      	mov	r2, r3
 800d33e:	d30b      	bcc.n	800d358 <quorem+0x100>
 800d340:	613c      	str	r4, [r7, #16]
 800d342:	3601      	adds	r6, #1
 800d344:	4630      	mov	r0, r6
 800d346:	b003      	add	sp, #12
 800d348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d34c:	6812      	ldr	r2, [r2, #0]
 800d34e:	3b04      	subs	r3, #4
 800d350:	2a00      	cmp	r2, #0
 800d352:	d1cb      	bne.n	800d2ec <quorem+0x94>
 800d354:	3c01      	subs	r4, #1
 800d356:	e7c6      	b.n	800d2e6 <quorem+0x8e>
 800d358:	6812      	ldr	r2, [r2, #0]
 800d35a:	3b04      	subs	r3, #4
 800d35c:	2a00      	cmp	r2, #0
 800d35e:	d1ef      	bne.n	800d340 <quorem+0xe8>
 800d360:	3c01      	subs	r4, #1
 800d362:	e7ea      	b.n	800d33a <quorem+0xe2>
 800d364:	2000      	movs	r0, #0
 800d366:	e7ee      	b.n	800d346 <quorem+0xee>

0800d368 <_dtoa_r>:
 800d368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d36c:	69c7      	ldr	r7, [r0, #28]
 800d36e:	b097      	sub	sp, #92	@ 0x5c
 800d370:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d374:	ec55 4b10 	vmov	r4, r5, d0
 800d378:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d37a:	9107      	str	r1, [sp, #28]
 800d37c:	4681      	mov	r9, r0
 800d37e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d380:	9311      	str	r3, [sp, #68]	@ 0x44
 800d382:	b97f      	cbnz	r7, 800d3a4 <_dtoa_r+0x3c>
 800d384:	2010      	movs	r0, #16
 800d386:	f7ff f897 	bl	800c4b8 <malloc>
 800d38a:	4602      	mov	r2, r0
 800d38c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d390:	b920      	cbnz	r0, 800d39c <_dtoa_r+0x34>
 800d392:	4ba9      	ldr	r3, [pc, #676]	@ (800d638 <_dtoa_r+0x2d0>)
 800d394:	21ef      	movs	r1, #239	@ 0xef
 800d396:	48a9      	ldr	r0, [pc, #676]	@ (800d63c <_dtoa_r+0x2d4>)
 800d398:	f7ff f870 	bl	800c47c <__assert_func>
 800d39c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d3a0:	6007      	str	r7, [r0, #0]
 800d3a2:	60c7      	str	r7, [r0, #12]
 800d3a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3a8:	6819      	ldr	r1, [r3, #0]
 800d3aa:	b159      	cbz	r1, 800d3c4 <_dtoa_r+0x5c>
 800d3ac:	685a      	ldr	r2, [r3, #4]
 800d3ae:	604a      	str	r2, [r1, #4]
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	4093      	lsls	r3, r2
 800d3b4:	608b      	str	r3, [r1, #8]
 800d3b6:	4648      	mov	r0, r9
 800d3b8:	f000 fe30 	bl	800e01c <_Bfree>
 800d3bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	601a      	str	r2, [r3, #0]
 800d3c4:	1e2b      	subs	r3, r5, #0
 800d3c6:	bfb9      	ittee	lt
 800d3c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d3cc:	9305      	strlt	r3, [sp, #20]
 800d3ce:	2300      	movge	r3, #0
 800d3d0:	6033      	strge	r3, [r6, #0]
 800d3d2:	9f05      	ldr	r7, [sp, #20]
 800d3d4:	4b9a      	ldr	r3, [pc, #616]	@ (800d640 <_dtoa_r+0x2d8>)
 800d3d6:	bfbc      	itt	lt
 800d3d8:	2201      	movlt	r2, #1
 800d3da:	6032      	strlt	r2, [r6, #0]
 800d3dc:	43bb      	bics	r3, r7
 800d3de:	d112      	bne.n	800d406 <_dtoa_r+0x9e>
 800d3e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d3e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d3e6:	6013      	str	r3, [r2, #0]
 800d3e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d3ec:	4323      	orrs	r3, r4
 800d3ee:	f000 855a 	beq.w	800dea6 <_dtoa_r+0xb3e>
 800d3f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d3f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d654 <_dtoa_r+0x2ec>
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	f000 855c 	beq.w	800deb6 <_dtoa_r+0xb4e>
 800d3fe:	f10a 0303 	add.w	r3, sl, #3
 800d402:	f000 bd56 	b.w	800deb2 <_dtoa_r+0xb4a>
 800d406:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d40a:	2200      	movs	r2, #0
 800d40c:	ec51 0b17 	vmov	r0, r1, d7
 800d410:	2300      	movs	r3, #0
 800d412:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d416:	f7f3 fb57 	bl	8000ac8 <__aeabi_dcmpeq>
 800d41a:	4680      	mov	r8, r0
 800d41c:	b158      	cbz	r0, 800d436 <_dtoa_r+0xce>
 800d41e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d420:	2301      	movs	r3, #1
 800d422:	6013      	str	r3, [r2, #0]
 800d424:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d426:	b113      	cbz	r3, 800d42e <_dtoa_r+0xc6>
 800d428:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d42a:	4b86      	ldr	r3, [pc, #536]	@ (800d644 <_dtoa_r+0x2dc>)
 800d42c:	6013      	str	r3, [r2, #0]
 800d42e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d658 <_dtoa_r+0x2f0>
 800d432:	f000 bd40 	b.w	800deb6 <_dtoa_r+0xb4e>
 800d436:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d43a:	aa14      	add	r2, sp, #80	@ 0x50
 800d43c:	a915      	add	r1, sp, #84	@ 0x54
 800d43e:	4648      	mov	r0, r9
 800d440:	f001 f8ce 	bl	800e5e0 <__d2b>
 800d444:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d448:	9002      	str	r0, [sp, #8]
 800d44a:	2e00      	cmp	r6, #0
 800d44c:	d078      	beq.n	800d540 <_dtoa_r+0x1d8>
 800d44e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d450:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d458:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d45c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d460:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d464:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d468:	4619      	mov	r1, r3
 800d46a:	2200      	movs	r2, #0
 800d46c:	4b76      	ldr	r3, [pc, #472]	@ (800d648 <_dtoa_r+0x2e0>)
 800d46e:	f7f2 ff0b 	bl	8000288 <__aeabi_dsub>
 800d472:	a36b      	add	r3, pc, #428	@ (adr r3, 800d620 <_dtoa_r+0x2b8>)
 800d474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d478:	f7f3 f8be 	bl	80005f8 <__aeabi_dmul>
 800d47c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d628 <_dtoa_r+0x2c0>)
 800d47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d482:	f7f2 ff03 	bl	800028c <__adddf3>
 800d486:	4604      	mov	r4, r0
 800d488:	4630      	mov	r0, r6
 800d48a:	460d      	mov	r5, r1
 800d48c:	f7f3 f84a 	bl	8000524 <__aeabi_i2d>
 800d490:	a367      	add	r3, pc, #412	@ (adr r3, 800d630 <_dtoa_r+0x2c8>)
 800d492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d496:	f7f3 f8af 	bl	80005f8 <__aeabi_dmul>
 800d49a:	4602      	mov	r2, r0
 800d49c:	460b      	mov	r3, r1
 800d49e:	4620      	mov	r0, r4
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	f7f2 fef3 	bl	800028c <__adddf3>
 800d4a6:	4604      	mov	r4, r0
 800d4a8:	460d      	mov	r5, r1
 800d4aa:	f7f3 fb55 	bl	8000b58 <__aeabi_d2iz>
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	4607      	mov	r7, r0
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f3 fb10 	bl	8000adc <__aeabi_dcmplt>
 800d4bc:	b140      	cbz	r0, 800d4d0 <_dtoa_r+0x168>
 800d4be:	4638      	mov	r0, r7
 800d4c0:	f7f3 f830 	bl	8000524 <__aeabi_i2d>
 800d4c4:	4622      	mov	r2, r4
 800d4c6:	462b      	mov	r3, r5
 800d4c8:	f7f3 fafe 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4cc:	b900      	cbnz	r0, 800d4d0 <_dtoa_r+0x168>
 800d4ce:	3f01      	subs	r7, #1
 800d4d0:	2f16      	cmp	r7, #22
 800d4d2:	d852      	bhi.n	800d57a <_dtoa_r+0x212>
 800d4d4:	4b5d      	ldr	r3, [pc, #372]	@ (800d64c <_dtoa_r+0x2e4>)
 800d4d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d4e2:	f7f3 fafb 	bl	8000adc <__aeabi_dcmplt>
 800d4e6:	2800      	cmp	r0, #0
 800d4e8:	d049      	beq.n	800d57e <_dtoa_r+0x216>
 800d4ea:	3f01      	subs	r7, #1
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800d4f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d4f2:	1b9b      	subs	r3, r3, r6
 800d4f4:	1e5a      	subs	r2, r3, #1
 800d4f6:	bf45      	ittet	mi
 800d4f8:	f1c3 0301 	rsbmi	r3, r3, #1
 800d4fc:	9300      	strmi	r3, [sp, #0]
 800d4fe:	2300      	movpl	r3, #0
 800d500:	2300      	movmi	r3, #0
 800d502:	9206      	str	r2, [sp, #24]
 800d504:	bf54      	ite	pl
 800d506:	9300      	strpl	r3, [sp, #0]
 800d508:	9306      	strmi	r3, [sp, #24]
 800d50a:	2f00      	cmp	r7, #0
 800d50c:	db39      	blt.n	800d582 <_dtoa_r+0x21a>
 800d50e:	9b06      	ldr	r3, [sp, #24]
 800d510:	970d      	str	r7, [sp, #52]	@ 0x34
 800d512:	443b      	add	r3, r7
 800d514:	9306      	str	r3, [sp, #24]
 800d516:	2300      	movs	r3, #0
 800d518:	9308      	str	r3, [sp, #32]
 800d51a:	9b07      	ldr	r3, [sp, #28]
 800d51c:	2b09      	cmp	r3, #9
 800d51e:	d863      	bhi.n	800d5e8 <_dtoa_r+0x280>
 800d520:	2b05      	cmp	r3, #5
 800d522:	bfc4      	itt	gt
 800d524:	3b04      	subgt	r3, #4
 800d526:	9307      	strgt	r3, [sp, #28]
 800d528:	9b07      	ldr	r3, [sp, #28]
 800d52a:	f1a3 0302 	sub.w	r3, r3, #2
 800d52e:	bfcc      	ite	gt
 800d530:	2400      	movgt	r4, #0
 800d532:	2401      	movle	r4, #1
 800d534:	2b03      	cmp	r3, #3
 800d536:	d863      	bhi.n	800d600 <_dtoa_r+0x298>
 800d538:	e8df f003 	tbb	[pc, r3]
 800d53c:	2b375452 	.word	0x2b375452
 800d540:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d544:	441e      	add	r6, r3
 800d546:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d54a:	2b20      	cmp	r3, #32
 800d54c:	bfc1      	itttt	gt
 800d54e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d552:	409f      	lslgt	r7, r3
 800d554:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d558:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d55c:	bfd6      	itet	le
 800d55e:	f1c3 0320 	rsble	r3, r3, #32
 800d562:	ea47 0003 	orrgt.w	r0, r7, r3
 800d566:	fa04 f003 	lslle.w	r0, r4, r3
 800d56a:	f7f2 ffcb 	bl	8000504 <__aeabi_ui2d>
 800d56e:	2201      	movs	r2, #1
 800d570:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d574:	3e01      	subs	r6, #1
 800d576:	9212      	str	r2, [sp, #72]	@ 0x48
 800d578:	e776      	b.n	800d468 <_dtoa_r+0x100>
 800d57a:	2301      	movs	r3, #1
 800d57c:	e7b7      	b.n	800d4ee <_dtoa_r+0x186>
 800d57e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d580:	e7b6      	b.n	800d4f0 <_dtoa_r+0x188>
 800d582:	9b00      	ldr	r3, [sp, #0]
 800d584:	1bdb      	subs	r3, r3, r7
 800d586:	9300      	str	r3, [sp, #0]
 800d588:	427b      	negs	r3, r7
 800d58a:	9308      	str	r3, [sp, #32]
 800d58c:	2300      	movs	r3, #0
 800d58e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d590:	e7c3      	b.n	800d51a <_dtoa_r+0x1b2>
 800d592:	2301      	movs	r3, #1
 800d594:	9309      	str	r3, [sp, #36]	@ 0x24
 800d596:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d598:	eb07 0b03 	add.w	fp, r7, r3
 800d59c:	f10b 0301 	add.w	r3, fp, #1
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	9303      	str	r3, [sp, #12]
 800d5a4:	bfb8      	it	lt
 800d5a6:	2301      	movlt	r3, #1
 800d5a8:	e006      	b.n	800d5b8 <_dtoa_r+0x250>
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	dd28      	ble.n	800d606 <_dtoa_r+0x29e>
 800d5b4:	469b      	mov	fp, r3
 800d5b6:	9303      	str	r3, [sp, #12]
 800d5b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d5bc:	2100      	movs	r1, #0
 800d5be:	2204      	movs	r2, #4
 800d5c0:	f102 0514 	add.w	r5, r2, #20
 800d5c4:	429d      	cmp	r5, r3
 800d5c6:	d926      	bls.n	800d616 <_dtoa_r+0x2ae>
 800d5c8:	6041      	str	r1, [r0, #4]
 800d5ca:	4648      	mov	r0, r9
 800d5cc:	f000 fce6 	bl	800df9c <_Balloc>
 800d5d0:	4682      	mov	sl, r0
 800d5d2:	2800      	cmp	r0, #0
 800d5d4:	d142      	bne.n	800d65c <_dtoa_r+0x2f4>
 800d5d6:	4b1e      	ldr	r3, [pc, #120]	@ (800d650 <_dtoa_r+0x2e8>)
 800d5d8:	4602      	mov	r2, r0
 800d5da:	f240 11af 	movw	r1, #431	@ 0x1af
 800d5de:	e6da      	b.n	800d396 <_dtoa_r+0x2e>
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	e7e3      	b.n	800d5ac <_dtoa_r+0x244>
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	e7d5      	b.n	800d594 <_dtoa_r+0x22c>
 800d5e8:	2401      	movs	r4, #1
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	9307      	str	r3, [sp, #28]
 800d5ee:	9409      	str	r4, [sp, #36]	@ 0x24
 800d5f0:	f04f 3bff 	mov.w	fp, #4294967295
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	f8cd b00c 	str.w	fp, [sp, #12]
 800d5fa:	2312      	movs	r3, #18
 800d5fc:	920c      	str	r2, [sp, #48]	@ 0x30
 800d5fe:	e7db      	b.n	800d5b8 <_dtoa_r+0x250>
 800d600:	2301      	movs	r3, #1
 800d602:	9309      	str	r3, [sp, #36]	@ 0x24
 800d604:	e7f4      	b.n	800d5f0 <_dtoa_r+0x288>
 800d606:	f04f 0b01 	mov.w	fp, #1
 800d60a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d60e:	465b      	mov	r3, fp
 800d610:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d614:	e7d0      	b.n	800d5b8 <_dtoa_r+0x250>
 800d616:	3101      	adds	r1, #1
 800d618:	0052      	lsls	r2, r2, #1
 800d61a:	e7d1      	b.n	800d5c0 <_dtoa_r+0x258>
 800d61c:	f3af 8000 	nop.w
 800d620:	636f4361 	.word	0x636f4361
 800d624:	3fd287a7 	.word	0x3fd287a7
 800d628:	8b60c8b3 	.word	0x8b60c8b3
 800d62c:	3fc68a28 	.word	0x3fc68a28
 800d630:	509f79fb 	.word	0x509f79fb
 800d634:	3fd34413 	.word	0x3fd34413
 800d638:	0800eee1 	.word	0x0800eee1
 800d63c:	0800eef8 	.word	0x0800eef8
 800d640:	7ff00000 	.word	0x7ff00000
 800d644:	0800eeb1 	.word	0x0800eeb1
 800d648:	3ff80000 	.word	0x3ff80000
 800d64c:	0800f010 	.word	0x0800f010
 800d650:	0800ef50 	.word	0x0800ef50
 800d654:	0800eedd 	.word	0x0800eedd
 800d658:	0800eeb0 	.word	0x0800eeb0
 800d65c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d660:	6018      	str	r0, [r3, #0]
 800d662:	9b03      	ldr	r3, [sp, #12]
 800d664:	2b0e      	cmp	r3, #14
 800d666:	f200 80a1 	bhi.w	800d7ac <_dtoa_r+0x444>
 800d66a:	2c00      	cmp	r4, #0
 800d66c:	f000 809e 	beq.w	800d7ac <_dtoa_r+0x444>
 800d670:	2f00      	cmp	r7, #0
 800d672:	dd33      	ble.n	800d6dc <_dtoa_r+0x374>
 800d674:	4b9c      	ldr	r3, [pc, #624]	@ (800d8e8 <_dtoa_r+0x580>)
 800d676:	f007 020f 	and.w	r2, r7, #15
 800d67a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d67e:	ed93 7b00 	vldr	d7, [r3]
 800d682:	05f8      	lsls	r0, r7, #23
 800d684:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d688:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d68c:	d516      	bpl.n	800d6bc <_dtoa_r+0x354>
 800d68e:	4b97      	ldr	r3, [pc, #604]	@ (800d8ec <_dtoa_r+0x584>)
 800d690:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d694:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d698:	f7f3 f8d8 	bl	800084c <__aeabi_ddiv>
 800d69c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6a0:	f004 040f 	and.w	r4, r4, #15
 800d6a4:	2603      	movs	r6, #3
 800d6a6:	4d91      	ldr	r5, [pc, #580]	@ (800d8ec <_dtoa_r+0x584>)
 800d6a8:	b954      	cbnz	r4, 800d6c0 <_dtoa_r+0x358>
 800d6aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d6ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6b2:	f7f3 f8cb 	bl	800084c <__aeabi_ddiv>
 800d6b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6ba:	e028      	b.n	800d70e <_dtoa_r+0x3a6>
 800d6bc:	2602      	movs	r6, #2
 800d6be:	e7f2      	b.n	800d6a6 <_dtoa_r+0x33e>
 800d6c0:	07e1      	lsls	r1, r4, #31
 800d6c2:	d508      	bpl.n	800d6d6 <_dtoa_r+0x36e>
 800d6c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d6c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6cc:	f7f2 ff94 	bl	80005f8 <__aeabi_dmul>
 800d6d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d6d4:	3601      	adds	r6, #1
 800d6d6:	1064      	asrs	r4, r4, #1
 800d6d8:	3508      	adds	r5, #8
 800d6da:	e7e5      	b.n	800d6a8 <_dtoa_r+0x340>
 800d6dc:	f000 80af 	beq.w	800d83e <_dtoa_r+0x4d6>
 800d6e0:	427c      	negs	r4, r7
 800d6e2:	4b81      	ldr	r3, [pc, #516]	@ (800d8e8 <_dtoa_r+0x580>)
 800d6e4:	4d81      	ldr	r5, [pc, #516]	@ (800d8ec <_dtoa_r+0x584>)
 800d6e6:	f004 020f 	and.w	r2, r4, #15
 800d6ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d6f6:	f7f2 ff7f 	bl	80005f8 <__aeabi_dmul>
 800d6fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6fe:	1124      	asrs	r4, r4, #4
 800d700:	2300      	movs	r3, #0
 800d702:	2602      	movs	r6, #2
 800d704:	2c00      	cmp	r4, #0
 800d706:	f040 808f 	bne.w	800d828 <_dtoa_r+0x4c0>
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d1d3      	bne.n	800d6b6 <_dtoa_r+0x34e>
 800d70e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d710:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d714:	2b00      	cmp	r3, #0
 800d716:	f000 8094 	beq.w	800d842 <_dtoa_r+0x4da>
 800d71a:	4b75      	ldr	r3, [pc, #468]	@ (800d8f0 <_dtoa_r+0x588>)
 800d71c:	2200      	movs	r2, #0
 800d71e:	4620      	mov	r0, r4
 800d720:	4629      	mov	r1, r5
 800d722:	f7f3 f9db 	bl	8000adc <__aeabi_dcmplt>
 800d726:	2800      	cmp	r0, #0
 800d728:	f000 808b 	beq.w	800d842 <_dtoa_r+0x4da>
 800d72c:	9b03      	ldr	r3, [sp, #12]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	f000 8087 	beq.w	800d842 <_dtoa_r+0x4da>
 800d734:	f1bb 0f00 	cmp.w	fp, #0
 800d738:	dd34      	ble.n	800d7a4 <_dtoa_r+0x43c>
 800d73a:	4620      	mov	r0, r4
 800d73c:	4b6d      	ldr	r3, [pc, #436]	@ (800d8f4 <_dtoa_r+0x58c>)
 800d73e:	2200      	movs	r2, #0
 800d740:	4629      	mov	r1, r5
 800d742:	f7f2 ff59 	bl	80005f8 <__aeabi_dmul>
 800d746:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d74a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d74e:	3601      	adds	r6, #1
 800d750:	465c      	mov	r4, fp
 800d752:	4630      	mov	r0, r6
 800d754:	f7f2 fee6 	bl	8000524 <__aeabi_i2d>
 800d758:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d75c:	f7f2 ff4c 	bl	80005f8 <__aeabi_dmul>
 800d760:	4b65      	ldr	r3, [pc, #404]	@ (800d8f8 <_dtoa_r+0x590>)
 800d762:	2200      	movs	r2, #0
 800d764:	f7f2 fd92 	bl	800028c <__adddf3>
 800d768:	4605      	mov	r5, r0
 800d76a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d76e:	2c00      	cmp	r4, #0
 800d770:	d16a      	bne.n	800d848 <_dtoa_r+0x4e0>
 800d772:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d776:	4b61      	ldr	r3, [pc, #388]	@ (800d8fc <_dtoa_r+0x594>)
 800d778:	2200      	movs	r2, #0
 800d77a:	f7f2 fd85 	bl	8000288 <__aeabi_dsub>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d786:	462a      	mov	r2, r5
 800d788:	4633      	mov	r3, r6
 800d78a:	f7f3 f9c5 	bl	8000b18 <__aeabi_dcmpgt>
 800d78e:	2800      	cmp	r0, #0
 800d790:	f040 8298 	bne.w	800dcc4 <_dtoa_r+0x95c>
 800d794:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d798:	462a      	mov	r2, r5
 800d79a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d79e:	f7f3 f99d 	bl	8000adc <__aeabi_dcmplt>
 800d7a2:	bb38      	cbnz	r0, 800d7f4 <_dtoa_r+0x48c>
 800d7a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d7a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d7ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f2c0 8157 	blt.w	800da62 <_dtoa_r+0x6fa>
 800d7b4:	2f0e      	cmp	r7, #14
 800d7b6:	f300 8154 	bgt.w	800da62 <_dtoa_r+0x6fa>
 800d7ba:	4b4b      	ldr	r3, [pc, #300]	@ (800d8e8 <_dtoa_r+0x580>)
 800d7bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d7c0:	ed93 7b00 	vldr	d7, [r3]
 800d7c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	ed8d 7b00 	vstr	d7, [sp]
 800d7cc:	f280 80e5 	bge.w	800d99a <_dtoa_r+0x632>
 800d7d0:	9b03      	ldr	r3, [sp, #12]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	f300 80e1 	bgt.w	800d99a <_dtoa_r+0x632>
 800d7d8:	d10c      	bne.n	800d7f4 <_dtoa_r+0x48c>
 800d7da:	4b48      	ldr	r3, [pc, #288]	@ (800d8fc <_dtoa_r+0x594>)
 800d7dc:	2200      	movs	r2, #0
 800d7de:	ec51 0b17 	vmov	r0, r1, d7
 800d7e2:	f7f2 ff09 	bl	80005f8 <__aeabi_dmul>
 800d7e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d7ea:	f7f3 f98b 	bl	8000b04 <__aeabi_dcmpge>
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	f000 8266 	beq.w	800dcc0 <_dtoa_r+0x958>
 800d7f4:	2400      	movs	r4, #0
 800d7f6:	4625      	mov	r5, r4
 800d7f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7fa:	4656      	mov	r6, sl
 800d7fc:	ea6f 0803 	mvn.w	r8, r3
 800d800:	2700      	movs	r7, #0
 800d802:	4621      	mov	r1, r4
 800d804:	4648      	mov	r0, r9
 800d806:	f000 fc09 	bl	800e01c <_Bfree>
 800d80a:	2d00      	cmp	r5, #0
 800d80c:	f000 80bd 	beq.w	800d98a <_dtoa_r+0x622>
 800d810:	b12f      	cbz	r7, 800d81e <_dtoa_r+0x4b6>
 800d812:	42af      	cmp	r7, r5
 800d814:	d003      	beq.n	800d81e <_dtoa_r+0x4b6>
 800d816:	4639      	mov	r1, r7
 800d818:	4648      	mov	r0, r9
 800d81a:	f000 fbff 	bl	800e01c <_Bfree>
 800d81e:	4629      	mov	r1, r5
 800d820:	4648      	mov	r0, r9
 800d822:	f000 fbfb 	bl	800e01c <_Bfree>
 800d826:	e0b0      	b.n	800d98a <_dtoa_r+0x622>
 800d828:	07e2      	lsls	r2, r4, #31
 800d82a:	d505      	bpl.n	800d838 <_dtoa_r+0x4d0>
 800d82c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d830:	f7f2 fee2 	bl	80005f8 <__aeabi_dmul>
 800d834:	3601      	adds	r6, #1
 800d836:	2301      	movs	r3, #1
 800d838:	1064      	asrs	r4, r4, #1
 800d83a:	3508      	adds	r5, #8
 800d83c:	e762      	b.n	800d704 <_dtoa_r+0x39c>
 800d83e:	2602      	movs	r6, #2
 800d840:	e765      	b.n	800d70e <_dtoa_r+0x3a6>
 800d842:	9c03      	ldr	r4, [sp, #12]
 800d844:	46b8      	mov	r8, r7
 800d846:	e784      	b.n	800d752 <_dtoa_r+0x3ea>
 800d848:	4b27      	ldr	r3, [pc, #156]	@ (800d8e8 <_dtoa_r+0x580>)
 800d84a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d84c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d850:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d854:	4454      	add	r4, sl
 800d856:	2900      	cmp	r1, #0
 800d858:	d054      	beq.n	800d904 <_dtoa_r+0x59c>
 800d85a:	4929      	ldr	r1, [pc, #164]	@ (800d900 <_dtoa_r+0x598>)
 800d85c:	2000      	movs	r0, #0
 800d85e:	f7f2 fff5 	bl	800084c <__aeabi_ddiv>
 800d862:	4633      	mov	r3, r6
 800d864:	462a      	mov	r2, r5
 800d866:	f7f2 fd0f 	bl	8000288 <__aeabi_dsub>
 800d86a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d86e:	4656      	mov	r6, sl
 800d870:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d874:	f7f3 f970 	bl	8000b58 <__aeabi_d2iz>
 800d878:	4605      	mov	r5, r0
 800d87a:	f7f2 fe53 	bl	8000524 <__aeabi_i2d>
 800d87e:	4602      	mov	r2, r0
 800d880:	460b      	mov	r3, r1
 800d882:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d886:	f7f2 fcff 	bl	8000288 <__aeabi_dsub>
 800d88a:	3530      	adds	r5, #48	@ 0x30
 800d88c:	4602      	mov	r2, r0
 800d88e:	460b      	mov	r3, r1
 800d890:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d894:	f806 5b01 	strb.w	r5, [r6], #1
 800d898:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d89c:	f7f3 f91e 	bl	8000adc <__aeabi_dcmplt>
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	d172      	bne.n	800d98a <_dtoa_r+0x622>
 800d8a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8a8:	4911      	ldr	r1, [pc, #68]	@ (800d8f0 <_dtoa_r+0x588>)
 800d8aa:	2000      	movs	r0, #0
 800d8ac:	f7f2 fcec 	bl	8000288 <__aeabi_dsub>
 800d8b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d8b4:	f7f3 f912 	bl	8000adc <__aeabi_dcmplt>
 800d8b8:	2800      	cmp	r0, #0
 800d8ba:	f040 80b4 	bne.w	800da26 <_dtoa_r+0x6be>
 800d8be:	42a6      	cmp	r6, r4
 800d8c0:	f43f af70 	beq.w	800d7a4 <_dtoa_r+0x43c>
 800d8c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d8c8:	4b0a      	ldr	r3, [pc, #40]	@ (800d8f4 <_dtoa_r+0x58c>)
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f7f2 fe94 	bl	80005f8 <__aeabi_dmul>
 800d8d0:	4b08      	ldr	r3, [pc, #32]	@ (800d8f4 <_dtoa_r+0x58c>)
 800d8d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8dc:	f7f2 fe8c 	bl	80005f8 <__aeabi_dmul>
 800d8e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8e4:	e7c4      	b.n	800d870 <_dtoa_r+0x508>
 800d8e6:	bf00      	nop
 800d8e8:	0800f010 	.word	0x0800f010
 800d8ec:	0800efe8 	.word	0x0800efe8
 800d8f0:	3ff00000 	.word	0x3ff00000
 800d8f4:	40240000 	.word	0x40240000
 800d8f8:	401c0000 	.word	0x401c0000
 800d8fc:	40140000 	.word	0x40140000
 800d900:	3fe00000 	.word	0x3fe00000
 800d904:	4631      	mov	r1, r6
 800d906:	4628      	mov	r0, r5
 800d908:	f7f2 fe76 	bl	80005f8 <__aeabi_dmul>
 800d90c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d910:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d912:	4656      	mov	r6, sl
 800d914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d918:	f7f3 f91e 	bl	8000b58 <__aeabi_d2iz>
 800d91c:	4605      	mov	r5, r0
 800d91e:	f7f2 fe01 	bl	8000524 <__aeabi_i2d>
 800d922:	4602      	mov	r2, r0
 800d924:	460b      	mov	r3, r1
 800d926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d92a:	f7f2 fcad 	bl	8000288 <__aeabi_dsub>
 800d92e:	3530      	adds	r5, #48	@ 0x30
 800d930:	f806 5b01 	strb.w	r5, [r6], #1
 800d934:	4602      	mov	r2, r0
 800d936:	460b      	mov	r3, r1
 800d938:	42a6      	cmp	r6, r4
 800d93a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d93e:	f04f 0200 	mov.w	r2, #0
 800d942:	d124      	bne.n	800d98e <_dtoa_r+0x626>
 800d944:	4baf      	ldr	r3, [pc, #700]	@ (800dc04 <_dtoa_r+0x89c>)
 800d946:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d94a:	f7f2 fc9f 	bl	800028c <__adddf3>
 800d94e:	4602      	mov	r2, r0
 800d950:	460b      	mov	r3, r1
 800d952:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d956:	f7f3 f8df 	bl	8000b18 <__aeabi_dcmpgt>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d163      	bne.n	800da26 <_dtoa_r+0x6be>
 800d95e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d962:	49a8      	ldr	r1, [pc, #672]	@ (800dc04 <_dtoa_r+0x89c>)
 800d964:	2000      	movs	r0, #0
 800d966:	f7f2 fc8f 	bl	8000288 <__aeabi_dsub>
 800d96a:	4602      	mov	r2, r0
 800d96c:	460b      	mov	r3, r1
 800d96e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d972:	f7f3 f8b3 	bl	8000adc <__aeabi_dcmplt>
 800d976:	2800      	cmp	r0, #0
 800d978:	f43f af14 	beq.w	800d7a4 <_dtoa_r+0x43c>
 800d97c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d97e:	1e73      	subs	r3, r6, #1
 800d980:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d982:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d986:	2b30      	cmp	r3, #48	@ 0x30
 800d988:	d0f8      	beq.n	800d97c <_dtoa_r+0x614>
 800d98a:	4647      	mov	r7, r8
 800d98c:	e03b      	b.n	800da06 <_dtoa_r+0x69e>
 800d98e:	4b9e      	ldr	r3, [pc, #632]	@ (800dc08 <_dtoa_r+0x8a0>)
 800d990:	f7f2 fe32 	bl	80005f8 <__aeabi_dmul>
 800d994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d998:	e7bc      	b.n	800d914 <_dtoa_r+0x5ac>
 800d99a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d99e:	4656      	mov	r6, sl
 800d9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	4629      	mov	r1, r5
 800d9a8:	f7f2 ff50 	bl	800084c <__aeabi_ddiv>
 800d9ac:	f7f3 f8d4 	bl	8000b58 <__aeabi_d2iz>
 800d9b0:	4680      	mov	r8, r0
 800d9b2:	f7f2 fdb7 	bl	8000524 <__aeabi_i2d>
 800d9b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9ba:	f7f2 fe1d 	bl	80005f8 <__aeabi_dmul>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4620      	mov	r0, r4
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d9ca:	f7f2 fc5d 	bl	8000288 <__aeabi_dsub>
 800d9ce:	f806 4b01 	strb.w	r4, [r6], #1
 800d9d2:	9d03      	ldr	r5, [sp, #12]
 800d9d4:	eba6 040a 	sub.w	r4, r6, sl
 800d9d8:	42a5      	cmp	r5, r4
 800d9da:	4602      	mov	r2, r0
 800d9dc:	460b      	mov	r3, r1
 800d9de:	d133      	bne.n	800da48 <_dtoa_r+0x6e0>
 800d9e0:	f7f2 fc54 	bl	800028c <__adddf3>
 800d9e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	460d      	mov	r5, r1
 800d9ec:	f7f3 f894 	bl	8000b18 <__aeabi_dcmpgt>
 800d9f0:	b9c0      	cbnz	r0, 800da24 <_dtoa_r+0x6bc>
 800d9f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9f6:	4620      	mov	r0, r4
 800d9f8:	4629      	mov	r1, r5
 800d9fa:	f7f3 f865 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9fe:	b110      	cbz	r0, 800da06 <_dtoa_r+0x69e>
 800da00:	f018 0f01 	tst.w	r8, #1
 800da04:	d10e      	bne.n	800da24 <_dtoa_r+0x6bc>
 800da06:	9902      	ldr	r1, [sp, #8]
 800da08:	4648      	mov	r0, r9
 800da0a:	f000 fb07 	bl	800e01c <_Bfree>
 800da0e:	2300      	movs	r3, #0
 800da10:	7033      	strb	r3, [r6, #0]
 800da12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800da14:	3701      	adds	r7, #1
 800da16:	601f      	str	r7, [r3, #0]
 800da18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	f000 824b 	beq.w	800deb6 <_dtoa_r+0xb4e>
 800da20:	601e      	str	r6, [r3, #0]
 800da22:	e248      	b.n	800deb6 <_dtoa_r+0xb4e>
 800da24:	46b8      	mov	r8, r7
 800da26:	4633      	mov	r3, r6
 800da28:	461e      	mov	r6, r3
 800da2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da2e:	2a39      	cmp	r2, #57	@ 0x39
 800da30:	d106      	bne.n	800da40 <_dtoa_r+0x6d8>
 800da32:	459a      	cmp	sl, r3
 800da34:	d1f8      	bne.n	800da28 <_dtoa_r+0x6c0>
 800da36:	2230      	movs	r2, #48	@ 0x30
 800da38:	f108 0801 	add.w	r8, r8, #1
 800da3c:	f88a 2000 	strb.w	r2, [sl]
 800da40:	781a      	ldrb	r2, [r3, #0]
 800da42:	3201      	adds	r2, #1
 800da44:	701a      	strb	r2, [r3, #0]
 800da46:	e7a0      	b.n	800d98a <_dtoa_r+0x622>
 800da48:	4b6f      	ldr	r3, [pc, #444]	@ (800dc08 <_dtoa_r+0x8a0>)
 800da4a:	2200      	movs	r2, #0
 800da4c:	f7f2 fdd4 	bl	80005f8 <__aeabi_dmul>
 800da50:	2200      	movs	r2, #0
 800da52:	2300      	movs	r3, #0
 800da54:	4604      	mov	r4, r0
 800da56:	460d      	mov	r5, r1
 800da58:	f7f3 f836 	bl	8000ac8 <__aeabi_dcmpeq>
 800da5c:	2800      	cmp	r0, #0
 800da5e:	d09f      	beq.n	800d9a0 <_dtoa_r+0x638>
 800da60:	e7d1      	b.n	800da06 <_dtoa_r+0x69e>
 800da62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da64:	2a00      	cmp	r2, #0
 800da66:	f000 80ea 	beq.w	800dc3e <_dtoa_r+0x8d6>
 800da6a:	9a07      	ldr	r2, [sp, #28]
 800da6c:	2a01      	cmp	r2, #1
 800da6e:	f300 80cd 	bgt.w	800dc0c <_dtoa_r+0x8a4>
 800da72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800da74:	2a00      	cmp	r2, #0
 800da76:	f000 80c1 	beq.w	800dbfc <_dtoa_r+0x894>
 800da7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800da7e:	9c08      	ldr	r4, [sp, #32]
 800da80:	9e00      	ldr	r6, [sp, #0]
 800da82:	9a00      	ldr	r2, [sp, #0]
 800da84:	441a      	add	r2, r3
 800da86:	9200      	str	r2, [sp, #0]
 800da88:	9a06      	ldr	r2, [sp, #24]
 800da8a:	2101      	movs	r1, #1
 800da8c:	441a      	add	r2, r3
 800da8e:	4648      	mov	r0, r9
 800da90:	9206      	str	r2, [sp, #24]
 800da92:	f000 fb77 	bl	800e184 <__i2b>
 800da96:	4605      	mov	r5, r0
 800da98:	b166      	cbz	r6, 800dab4 <_dtoa_r+0x74c>
 800da9a:	9b06      	ldr	r3, [sp, #24]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	dd09      	ble.n	800dab4 <_dtoa_r+0x74c>
 800daa0:	42b3      	cmp	r3, r6
 800daa2:	9a00      	ldr	r2, [sp, #0]
 800daa4:	bfa8      	it	ge
 800daa6:	4633      	movge	r3, r6
 800daa8:	1ad2      	subs	r2, r2, r3
 800daaa:	9200      	str	r2, [sp, #0]
 800daac:	9a06      	ldr	r2, [sp, #24]
 800daae:	1af6      	subs	r6, r6, r3
 800dab0:	1ad3      	subs	r3, r2, r3
 800dab2:	9306      	str	r3, [sp, #24]
 800dab4:	9b08      	ldr	r3, [sp, #32]
 800dab6:	b30b      	cbz	r3, 800dafc <_dtoa_r+0x794>
 800dab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daba:	2b00      	cmp	r3, #0
 800dabc:	f000 80c6 	beq.w	800dc4c <_dtoa_r+0x8e4>
 800dac0:	2c00      	cmp	r4, #0
 800dac2:	f000 80c0 	beq.w	800dc46 <_dtoa_r+0x8de>
 800dac6:	4629      	mov	r1, r5
 800dac8:	4622      	mov	r2, r4
 800daca:	4648      	mov	r0, r9
 800dacc:	f000 fc12 	bl	800e2f4 <__pow5mult>
 800dad0:	9a02      	ldr	r2, [sp, #8]
 800dad2:	4601      	mov	r1, r0
 800dad4:	4605      	mov	r5, r0
 800dad6:	4648      	mov	r0, r9
 800dad8:	f000 fb6a 	bl	800e1b0 <__multiply>
 800dadc:	9902      	ldr	r1, [sp, #8]
 800dade:	4680      	mov	r8, r0
 800dae0:	4648      	mov	r0, r9
 800dae2:	f000 fa9b 	bl	800e01c <_Bfree>
 800dae6:	9b08      	ldr	r3, [sp, #32]
 800dae8:	1b1b      	subs	r3, r3, r4
 800daea:	9308      	str	r3, [sp, #32]
 800daec:	f000 80b1 	beq.w	800dc52 <_dtoa_r+0x8ea>
 800daf0:	9a08      	ldr	r2, [sp, #32]
 800daf2:	4641      	mov	r1, r8
 800daf4:	4648      	mov	r0, r9
 800daf6:	f000 fbfd 	bl	800e2f4 <__pow5mult>
 800dafa:	9002      	str	r0, [sp, #8]
 800dafc:	2101      	movs	r1, #1
 800dafe:	4648      	mov	r0, r9
 800db00:	f000 fb40 	bl	800e184 <__i2b>
 800db04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db06:	4604      	mov	r4, r0
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f000 81d8 	beq.w	800debe <_dtoa_r+0xb56>
 800db0e:	461a      	mov	r2, r3
 800db10:	4601      	mov	r1, r0
 800db12:	4648      	mov	r0, r9
 800db14:	f000 fbee 	bl	800e2f4 <__pow5mult>
 800db18:	9b07      	ldr	r3, [sp, #28]
 800db1a:	2b01      	cmp	r3, #1
 800db1c:	4604      	mov	r4, r0
 800db1e:	f300 809f 	bgt.w	800dc60 <_dtoa_r+0x8f8>
 800db22:	9b04      	ldr	r3, [sp, #16]
 800db24:	2b00      	cmp	r3, #0
 800db26:	f040 8097 	bne.w	800dc58 <_dtoa_r+0x8f0>
 800db2a:	9b05      	ldr	r3, [sp, #20]
 800db2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db30:	2b00      	cmp	r3, #0
 800db32:	f040 8093 	bne.w	800dc5c <_dtoa_r+0x8f4>
 800db36:	9b05      	ldr	r3, [sp, #20]
 800db38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800db3c:	0d1b      	lsrs	r3, r3, #20
 800db3e:	051b      	lsls	r3, r3, #20
 800db40:	b133      	cbz	r3, 800db50 <_dtoa_r+0x7e8>
 800db42:	9b00      	ldr	r3, [sp, #0]
 800db44:	3301      	adds	r3, #1
 800db46:	9300      	str	r3, [sp, #0]
 800db48:	9b06      	ldr	r3, [sp, #24]
 800db4a:	3301      	adds	r3, #1
 800db4c:	9306      	str	r3, [sp, #24]
 800db4e:	2301      	movs	r3, #1
 800db50:	9308      	str	r3, [sp, #32]
 800db52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db54:	2b00      	cmp	r3, #0
 800db56:	f000 81b8 	beq.w	800deca <_dtoa_r+0xb62>
 800db5a:	6923      	ldr	r3, [r4, #16]
 800db5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800db60:	6918      	ldr	r0, [r3, #16]
 800db62:	f000 fac3 	bl	800e0ec <__hi0bits>
 800db66:	f1c0 0020 	rsb	r0, r0, #32
 800db6a:	9b06      	ldr	r3, [sp, #24]
 800db6c:	4418      	add	r0, r3
 800db6e:	f010 001f 	ands.w	r0, r0, #31
 800db72:	f000 8082 	beq.w	800dc7a <_dtoa_r+0x912>
 800db76:	f1c0 0320 	rsb	r3, r0, #32
 800db7a:	2b04      	cmp	r3, #4
 800db7c:	dd73      	ble.n	800dc66 <_dtoa_r+0x8fe>
 800db7e:	9b00      	ldr	r3, [sp, #0]
 800db80:	f1c0 001c 	rsb	r0, r0, #28
 800db84:	4403      	add	r3, r0
 800db86:	9300      	str	r3, [sp, #0]
 800db88:	9b06      	ldr	r3, [sp, #24]
 800db8a:	4403      	add	r3, r0
 800db8c:	4406      	add	r6, r0
 800db8e:	9306      	str	r3, [sp, #24]
 800db90:	9b00      	ldr	r3, [sp, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	dd05      	ble.n	800dba2 <_dtoa_r+0x83a>
 800db96:	9902      	ldr	r1, [sp, #8]
 800db98:	461a      	mov	r2, r3
 800db9a:	4648      	mov	r0, r9
 800db9c:	f000 fc04 	bl	800e3a8 <__lshift>
 800dba0:	9002      	str	r0, [sp, #8]
 800dba2:	9b06      	ldr	r3, [sp, #24]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	dd05      	ble.n	800dbb4 <_dtoa_r+0x84c>
 800dba8:	4621      	mov	r1, r4
 800dbaa:	461a      	mov	r2, r3
 800dbac:	4648      	mov	r0, r9
 800dbae:	f000 fbfb 	bl	800e3a8 <__lshift>
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d061      	beq.n	800dc7e <_dtoa_r+0x916>
 800dbba:	9802      	ldr	r0, [sp, #8]
 800dbbc:	4621      	mov	r1, r4
 800dbbe:	f000 fc5f 	bl	800e480 <__mcmp>
 800dbc2:	2800      	cmp	r0, #0
 800dbc4:	da5b      	bge.n	800dc7e <_dtoa_r+0x916>
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	9902      	ldr	r1, [sp, #8]
 800dbca:	220a      	movs	r2, #10
 800dbcc:	4648      	mov	r0, r9
 800dbce:	f000 fa47 	bl	800e060 <__multadd>
 800dbd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbd4:	9002      	str	r0, [sp, #8]
 800dbd6:	f107 38ff 	add.w	r8, r7, #4294967295
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	f000 8177 	beq.w	800dece <_dtoa_r+0xb66>
 800dbe0:	4629      	mov	r1, r5
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	220a      	movs	r2, #10
 800dbe6:	4648      	mov	r0, r9
 800dbe8:	f000 fa3a 	bl	800e060 <__multadd>
 800dbec:	f1bb 0f00 	cmp.w	fp, #0
 800dbf0:	4605      	mov	r5, r0
 800dbf2:	dc6f      	bgt.n	800dcd4 <_dtoa_r+0x96c>
 800dbf4:	9b07      	ldr	r3, [sp, #28]
 800dbf6:	2b02      	cmp	r3, #2
 800dbf8:	dc49      	bgt.n	800dc8e <_dtoa_r+0x926>
 800dbfa:	e06b      	b.n	800dcd4 <_dtoa_r+0x96c>
 800dbfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dbfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dc02:	e73c      	b.n	800da7e <_dtoa_r+0x716>
 800dc04:	3fe00000 	.word	0x3fe00000
 800dc08:	40240000 	.word	0x40240000
 800dc0c:	9b03      	ldr	r3, [sp, #12]
 800dc0e:	1e5c      	subs	r4, r3, #1
 800dc10:	9b08      	ldr	r3, [sp, #32]
 800dc12:	42a3      	cmp	r3, r4
 800dc14:	db09      	blt.n	800dc2a <_dtoa_r+0x8c2>
 800dc16:	1b1c      	subs	r4, r3, r4
 800dc18:	9b03      	ldr	r3, [sp, #12]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f6bf af30 	bge.w	800da80 <_dtoa_r+0x718>
 800dc20:	9b00      	ldr	r3, [sp, #0]
 800dc22:	9a03      	ldr	r2, [sp, #12]
 800dc24:	1a9e      	subs	r6, r3, r2
 800dc26:	2300      	movs	r3, #0
 800dc28:	e72b      	b.n	800da82 <_dtoa_r+0x71a>
 800dc2a:	9b08      	ldr	r3, [sp, #32]
 800dc2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dc2e:	9408      	str	r4, [sp, #32]
 800dc30:	1ae3      	subs	r3, r4, r3
 800dc32:	441a      	add	r2, r3
 800dc34:	9e00      	ldr	r6, [sp, #0]
 800dc36:	9b03      	ldr	r3, [sp, #12]
 800dc38:	920d      	str	r2, [sp, #52]	@ 0x34
 800dc3a:	2400      	movs	r4, #0
 800dc3c:	e721      	b.n	800da82 <_dtoa_r+0x71a>
 800dc3e:	9c08      	ldr	r4, [sp, #32]
 800dc40:	9e00      	ldr	r6, [sp, #0]
 800dc42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800dc44:	e728      	b.n	800da98 <_dtoa_r+0x730>
 800dc46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800dc4a:	e751      	b.n	800daf0 <_dtoa_r+0x788>
 800dc4c:	9a08      	ldr	r2, [sp, #32]
 800dc4e:	9902      	ldr	r1, [sp, #8]
 800dc50:	e750      	b.n	800daf4 <_dtoa_r+0x78c>
 800dc52:	f8cd 8008 	str.w	r8, [sp, #8]
 800dc56:	e751      	b.n	800dafc <_dtoa_r+0x794>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	e779      	b.n	800db50 <_dtoa_r+0x7e8>
 800dc5c:	9b04      	ldr	r3, [sp, #16]
 800dc5e:	e777      	b.n	800db50 <_dtoa_r+0x7e8>
 800dc60:	2300      	movs	r3, #0
 800dc62:	9308      	str	r3, [sp, #32]
 800dc64:	e779      	b.n	800db5a <_dtoa_r+0x7f2>
 800dc66:	d093      	beq.n	800db90 <_dtoa_r+0x828>
 800dc68:	9a00      	ldr	r2, [sp, #0]
 800dc6a:	331c      	adds	r3, #28
 800dc6c:	441a      	add	r2, r3
 800dc6e:	9200      	str	r2, [sp, #0]
 800dc70:	9a06      	ldr	r2, [sp, #24]
 800dc72:	441a      	add	r2, r3
 800dc74:	441e      	add	r6, r3
 800dc76:	9206      	str	r2, [sp, #24]
 800dc78:	e78a      	b.n	800db90 <_dtoa_r+0x828>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	e7f4      	b.n	800dc68 <_dtoa_r+0x900>
 800dc7e:	9b03      	ldr	r3, [sp, #12]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	46b8      	mov	r8, r7
 800dc84:	dc20      	bgt.n	800dcc8 <_dtoa_r+0x960>
 800dc86:	469b      	mov	fp, r3
 800dc88:	9b07      	ldr	r3, [sp, #28]
 800dc8a:	2b02      	cmp	r3, #2
 800dc8c:	dd1e      	ble.n	800dccc <_dtoa_r+0x964>
 800dc8e:	f1bb 0f00 	cmp.w	fp, #0
 800dc92:	f47f adb1 	bne.w	800d7f8 <_dtoa_r+0x490>
 800dc96:	4621      	mov	r1, r4
 800dc98:	465b      	mov	r3, fp
 800dc9a:	2205      	movs	r2, #5
 800dc9c:	4648      	mov	r0, r9
 800dc9e:	f000 f9df 	bl	800e060 <__multadd>
 800dca2:	4601      	mov	r1, r0
 800dca4:	4604      	mov	r4, r0
 800dca6:	9802      	ldr	r0, [sp, #8]
 800dca8:	f000 fbea 	bl	800e480 <__mcmp>
 800dcac:	2800      	cmp	r0, #0
 800dcae:	f77f ada3 	ble.w	800d7f8 <_dtoa_r+0x490>
 800dcb2:	4656      	mov	r6, sl
 800dcb4:	2331      	movs	r3, #49	@ 0x31
 800dcb6:	f806 3b01 	strb.w	r3, [r6], #1
 800dcba:	f108 0801 	add.w	r8, r8, #1
 800dcbe:	e59f      	b.n	800d800 <_dtoa_r+0x498>
 800dcc0:	9c03      	ldr	r4, [sp, #12]
 800dcc2:	46b8      	mov	r8, r7
 800dcc4:	4625      	mov	r5, r4
 800dcc6:	e7f4      	b.n	800dcb2 <_dtoa_r+0x94a>
 800dcc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	f000 8101 	beq.w	800ded6 <_dtoa_r+0xb6e>
 800dcd4:	2e00      	cmp	r6, #0
 800dcd6:	dd05      	ble.n	800dce4 <_dtoa_r+0x97c>
 800dcd8:	4629      	mov	r1, r5
 800dcda:	4632      	mov	r2, r6
 800dcdc:	4648      	mov	r0, r9
 800dcde:	f000 fb63 	bl	800e3a8 <__lshift>
 800dce2:	4605      	mov	r5, r0
 800dce4:	9b08      	ldr	r3, [sp, #32]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d05c      	beq.n	800dda4 <_dtoa_r+0xa3c>
 800dcea:	6869      	ldr	r1, [r5, #4]
 800dcec:	4648      	mov	r0, r9
 800dcee:	f000 f955 	bl	800df9c <_Balloc>
 800dcf2:	4606      	mov	r6, r0
 800dcf4:	b928      	cbnz	r0, 800dd02 <_dtoa_r+0x99a>
 800dcf6:	4b82      	ldr	r3, [pc, #520]	@ (800df00 <_dtoa_r+0xb98>)
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dcfe:	f7ff bb4a 	b.w	800d396 <_dtoa_r+0x2e>
 800dd02:	692a      	ldr	r2, [r5, #16]
 800dd04:	3202      	adds	r2, #2
 800dd06:	0092      	lsls	r2, r2, #2
 800dd08:	f105 010c 	add.w	r1, r5, #12
 800dd0c:	300c      	adds	r0, #12
 800dd0e:	f7ff fa8e 	bl	800d22e <memcpy>
 800dd12:	2201      	movs	r2, #1
 800dd14:	4631      	mov	r1, r6
 800dd16:	4648      	mov	r0, r9
 800dd18:	f000 fb46 	bl	800e3a8 <__lshift>
 800dd1c:	f10a 0301 	add.w	r3, sl, #1
 800dd20:	9300      	str	r3, [sp, #0]
 800dd22:	eb0a 030b 	add.w	r3, sl, fp
 800dd26:	9308      	str	r3, [sp, #32]
 800dd28:	9b04      	ldr	r3, [sp, #16]
 800dd2a:	f003 0301 	and.w	r3, r3, #1
 800dd2e:	462f      	mov	r7, r5
 800dd30:	9306      	str	r3, [sp, #24]
 800dd32:	4605      	mov	r5, r0
 800dd34:	9b00      	ldr	r3, [sp, #0]
 800dd36:	9802      	ldr	r0, [sp, #8]
 800dd38:	4621      	mov	r1, r4
 800dd3a:	f103 3bff 	add.w	fp, r3, #4294967295
 800dd3e:	f7ff fa8b 	bl	800d258 <quorem>
 800dd42:	4603      	mov	r3, r0
 800dd44:	3330      	adds	r3, #48	@ 0x30
 800dd46:	9003      	str	r0, [sp, #12]
 800dd48:	4639      	mov	r1, r7
 800dd4a:	9802      	ldr	r0, [sp, #8]
 800dd4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd4e:	f000 fb97 	bl	800e480 <__mcmp>
 800dd52:	462a      	mov	r2, r5
 800dd54:	9004      	str	r0, [sp, #16]
 800dd56:	4621      	mov	r1, r4
 800dd58:	4648      	mov	r0, r9
 800dd5a:	f000 fbad 	bl	800e4b8 <__mdiff>
 800dd5e:	68c2      	ldr	r2, [r0, #12]
 800dd60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd62:	4606      	mov	r6, r0
 800dd64:	bb02      	cbnz	r2, 800dda8 <_dtoa_r+0xa40>
 800dd66:	4601      	mov	r1, r0
 800dd68:	9802      	ldr	r0, [sp, #8]
 800dd6a:	f000 fb89 	bl	800e480 <__mcmp>
 800dd6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd70:	4602      	mov	r2, r0
 800dd72:	4631      	mov	r1, r6
 800dd74:	4648      	mov	r0, r9
 800dd76:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd78:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd7a:	f000 f94f 	bl	800e01c <_Bfree>
 800dd7e:	9b07      	ldr	r3, [sp, #28]
 800dd80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dd82:	9e00      	ldr	r6, [sp, #0]
 800dd84:	ea42 0103 	orr.w	r1, r2, r3
 800dd88:	9b06      	ldr	r3, [sp, #24]
 800dd8a:	4319      	orrs	r1, r3
 800dd8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd8e:	d10d      	bne.n	800ddac <_dtoa_r+0xa44>
 800dd90:	2b39      	cmp	r3, #57	@ 0x39
 800dd92:	d027      	beq.n	800dde4 <_dtoa_r+0xa7c>
 800dd94:	9a04      	ldr	r2, [sp, #16]
 800dd96:	2a00      	cmp	r2, #0
 800dd98:	dd01      	ble.n	800dd9e <_dtoa_r+0xa36>
 800dd9a:	9b03      	ldr	r3, [sp, #12]
 800dd9c:	3331      	adds	r3, #49	@ 0x31
 800dd9e:	f88b 3000 	strb.w	r3, [fp]
 800dda2:	e52e      	b.n	800d802 <_dtoa_r+0x49a>
 800dda4:	4628      	mov	r0, r5
 800dda6:	e7b9      	b.n	800dd1c <_dtoa_r+0x9b4>
 800dda8:	2201      	movs	r2, #1
 800ddaa:	e7e2      	b.n	800dd72 <_dtoa_r+0xa0a>
 800ddac:	9904      	ldr	r1, [sp, #16]
 800ddae:	2900      	cmp	r1, #0
 800ddb0:	db04      	blt.n	800ddbc <_dtoa_r+0xa54>
 800ddb2:	9807      	ldr	r0, [sp, #28]
 800ddb4:	4301      	orrs	r1, r0
 800ddb6:	9806      	ldr	r0, [sp, #24]
 800ddb8:	4301      	orrs	r1, r0
 800ddba:	d120      	bne.n	800ddfe <_dtoa_r+0xa96>
 800ddbc:	2a00      	cmp	r2, #0
 800ddbe:	ddee      	ble.n	800dd9e <_dtoa_r+0xa36>
 800ddc0:	9902      	ldr	r1, [sp, #8]
 800ddc2:	9300      	str	r3, [sp, #0]
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	4648      	mov	r0, r9
 800ddc8:	f000 faee 	bl	800e3a8 <__lshift>
 800ddcc:	4621      	mov	r1, r4
 800ddce:	9002      	str	r0, [sp, #8]
 800ddd0:	f000 fb56 	bl	800e480 <__mcmp>
 800ddd4:	2800      	cmp	r0, #0
 800ddd6:	9b00      	ldr	r3, [sp, #0]
 800ddd8:	dc02      	bgt.n	800dde0 <_dtoa_r+0xa78>
 800ddda:	d1e0      	bne.n	800dd9e <_dtoa_r+0xa36>
 800dddc:	07da      	lsls	r2, r3, #31
 800ddde:	d5de      	bpl.n	800dd9e <_dtoa_r+0xa36>
 800dde0:	2b39      	cmp	r3, #57	@ 0x39
 800dde2:	d1da      	bne.n	800dd9a <_dtoa_r+0xa32>
 800dde4:	2339      	movs	r3, #57	@ 0x39
 800dde6:	f88b 3000 	strb.w	r3, [fp]
 800ddea:	4633      	mov	r3, r6
 800ddec:	461e      	mov	r6, r3
 800ddee:	3b01      	subs	r3, #1
 800ddf0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ddf4:	2a39      	cmp	r2, #57	@ 0x39
 800ddf6:	d04e      	beq.n	800de96 <_dtoa_r+0xb2e>
 800ddf8:	3201      	adds	r2, #1
 800ddfa:	701a      	strb	r2, [r3, #0]
 800ddfc:	e501      	b.n	800d802 <_dtoa_r+0x49a>
 800ddfe:	2a00      	cmp	r2, #0
 800de00:	dd03      	ble.n	800de0a <_dtoa_r+0xaa2>
 800de02:	2b39      	cmp	r3, #57	@ 0x39
 800de04:	d0ee      	beq.n	800dde4 <_dtoa_r+0xa7c>
 800de06:	3301      	adds	r3, #1
 800de08:	e7c9      	b.n	800dd9e <_dtoa_r+0xa36>
 800de0a:	9a00      	ldr	r2, [sp, #0]
 800de0c:	9908      	ldr	r1, [sp, #32]
 800de0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800de12:	428a      	cmp	r2, r1
 800de14:	d028      	beq.n	800de68 <_dtoa_r+0xb00>
 800de16:	9902      	ldr	r1, [sp, #8]
 800de18:	2300      	movs	r3, #0
 800de1a:	220a      	movs	r2, #10
 800de1c:	4648      	mov	r0, r9
 800de1e:	f000 f91f 	bl	800e060 <__multadd>
 800de22:	42af      	cmp	r7, r5
 800de24:	9002      	str	r0, [sp, #8]
 800de26:	f04f 0300 	mov.w	r3, #0
 800de2a:	f04f 020a 	mov.w	r2, #10
 800de2e:	4639      	mov	r1, r7
 800de30:	4648      	mov	r0, r9
 800de32:	d107      	bne.n	800de44 <_dtoa_r+0xadc>
 800de34:	f000 f914 	bl	800e060 <__multadd>
 800de38:	4607      	mov	r7, r0
 800de3a:	4605      	mov	r5, r0
 800de3c:	9b00      	ldr	r3, [sp, #0]
 800de3e:	3301      	adds	r3, #1
 800de40:	9300      	str	r3, [sp, #0]
 800de42:	e777      	b.n	800dd34 <_dtoa_r+0x9cc>
 800de44:	f000 f90c 	bl	800e060 <__multadd>
 800de48:	4629      	mov	r1, r5
 800de4a:	4607      	mov	r7, r0
 800de4c:	2300      	movs	r3, #0
 800de4e:	220a      	movs	r2, #10
 800de50:	4648      	mov	r0, r9
 800de52:	f000 f905 	bl	800e060 <__multadd>
 800de56:	4605      	mov	r5, r0
 800de58:	e7f0      	b.n	800de3c <_dtoa_r+0xad4>
 800de5a:	f1bb 0f00 	cmp.w	fp, #0
 800de5e:	bfcc      	ite	gt
 800de60:	465e      	movgt	r6, fp
 800de62:	2601      	movle	r6, #1
 800de64:	4456      	add	r6, sl
 800de66:	2700      	movs	r7, #0
 800de68:	9902      	ldr	r1, [sp, #8]
 800de6a:	9300      	str	r3, [sp, #0]
 800de6c:	2201      	movs	r2, #1
 800de6e:	4648      	mov	r0, r9
 800de70:	f000 fa9a 	bl	800e3a8 <__lshift>
 800de74:	4621      	mov	r1, r4
 800de76:	9002      	str	r0, [sp, #8]
 800de78:	f000 fb02 	bl	800e480 <__mcmp>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	dcb4      	bgt.n	800ddea <_dtoa_r+0xa82>
 800de80:	d102      	bne.n	800de88 <_dtoa_r+0xb20>
 800de82:	9b00      	ldr	r3, [sp, #0]
 800de84:	07db      	lsls	r3, r3, #31
 800de86:	d4b0      	bmi.n	800ddea <_dtoa_r+0xa82>
 800de88:	4633      	mov	r3, r6
 800de8a:	461e      	mov	r6, r3
 800de8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de90:	2a30      	cmp	r2, #48	@ 0x30
 800de92:	d0fa      	beq.n	800de8a <_dtoa_r+0xb22>
 800de94:	e4b5      	b.n	800d802 <_dtoa_r+0x49a>
 800de96:	459a      	cmp	sl, r3
 800de98:	d1a8      	bne.n	800ddec <_dtoa_r+0xa84>
 800de9a:	2331      	movs	r3, #49	@ 0x31
 800de9c:	f108 0801 	add.w	r8, r8, #1
 800dea0:	f88a 3000 	strb.w	r3, [sl]
 800dea4:	e4ad      	b.n	800d802 <_dtoa_r+0x49a>
 800dea6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dea8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800df04 <_dtoa_r+0xb9c>
 800deac:	b11b      	cbz	r3, 800deb6 <_dtoa_r+0xb4e>
 800deae:	f10a 0308 	add.w	r3, sl, #8
 800deb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800deb4:	6013      	str	r3, [r2, #0]
 800deb6:	4650      	mov	r0, sl
 800deb8:	b017      	add	sp, #92	@ 0x5c
 800deba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800debe:	9b07      	ldr	r3, [sp, #28]
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	f77f ae2e 	ble.w	800db22 <_dtoa_r+0x7ba>
 800dec6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dec8:	9308      	str	r3, [sp, #32]
 800deca:	2001      	movs	r0, #1
 800decc:	e64d      	b.n	800db6a <_dtoa_r+0x802>
 800dece:	f1bb 0f00 	cmp.w	fp, #0
 800ded2:	f77f aed9 	ble.w	800dc88 <_dtoa_r+0x920>
 800ded6:	4656      	mov	r6, sl
 800ded8:	9802      	ldr	r0, [sp, #8]
 800deda:	4621      	mov	r1, r4
 800dedc:	f7ff f9bc 	bl	800d258 <quorem>
 800dee0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dee4:	f806 3b01 	strb.w	r3, [r6], #1
 800dee8:	eba6 020a 	sub.w	r2, r6, sl
 800deec:	4593      	cmp	fp, r2
 800deee:	ddb4      	ble.n	800de5a <_dtoa_r+0xaf2>
 800def0:	9902      	ldr	r1, [sp, #8]
 800def2:	2300      	movs	r3, #0
 800def4:	220a      	movs	r2, #10
 800def6:	4648      	mov	r0, r9
 800def8:	f000 f8b2 	bl	800e060 <__multadd>
 800defc:	9002      	str	r0, [sp, #8]
 800defe:	e7eb      	b.n	800ded8 <_dtoa_r+0xb70>
 800df00:	0800ef50 	.word	0x0800ef50
 800df04:	0800eed4 	.word	0x0800eed4

0800df08 <_free_r>:
 800df08:	b538      	push	{r3, r4, r5, lr}
 800df0a:	4605      	mov	r5, r0
 800df0c:	2900      	cmp	r1, #0
 800df0e:	d041      	beq.n	800df94 <_free_r+0x8c>
 800df10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df14:	1f0c      	subs	r4, r1, #4
 800df16:	2b00      	cmp	r3, #0
 800df18:	bfb8      	it	lt
 800df1a:	18e4      	addlt	r4, r4, r3
 800df1c:	f7fe fb7e 	bl	800c61c <__malloc_lock>
 800df20:	4a1d      	ldr	r2, [pc, #116]	@ (800df98 <_free_r+0x90>)
 800df22:	6813      	ldr	r3, [r2, #0]
 800df24:	b933      	cbnz	r3, 800df34 <_free_r+0x2c>
 800df26:	6063      	str	r3, [r4, #4]
 800df28:	6014      	str	r4, [r2, #0]
 800df2a:	4628      	mov	r0, r5
 800df2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df30:	f7fe bb7a 	b.w	800c628 <__malloc_unlock>
 800df34:	42a3      	cmp	r3, r4
 800df36:	d908      	bls.n	800df4a <_free_r+0x42>
 800df38:	6820      	ldr	r0, [r4, #0]
 800df3a:	1821      	adds	r1, r4, r0
 800df3c:	428b      	cmp	r3, r1
 800df3e:	bf01      	itttt	eq
 800df40:	6819      	ldreq	r1, [r3, #0]
 800df42:	685b      	ldreq	r3, [r3, #4]
 800df44:	1809      	addeq	r1, r1, r0
 800df46:	6021      	streq	r1, [r4, #0]
 800df48:	e7ed      	b.n	800df26 <_free_r+0x1e>
 800df4a:	461a      	mov	r2, r3
 800df4c:	685b      	ldr	r3, [r3, #4]
 800df4e:	b10b      	cbz	r3, 800df54 <_free_r+0x4c>
 800df50:	42a3      	cmp	r3, r4
 800df52:	d9fa      	bls.n	800df4a <_free_r+0x42>
 800df54:	6811      	ldr	r1, [r2, #0]
 800df56:	1850      	adds	r0, r2, r1
 800df58:	42a0      	cmp	r0, r4
 800df5a:	d10b      	bne.n	800df74 <_free_r+0x6c>
 800df5c:	6820      	ldr	r0, [r4, #0]
 800df5e:	4401      	add	r1, r0
 800df60:	1850      	adds	r0, r2, r1
 800df62:	4283      	cmp	r3, r0
 800df64:	6011      	str	r1, [r2, #0]
 800df66:	d1e0      	bne.n	800df2a <_free_r+0x22>
 800df68:	6818      	ldr	r0, [r3, #0]
 800df6a:	685b      	ldr	r3, [r3, #4]
 800df6c:	6053      	str	r3, [r2, #4]
 800df6e:	4408      	add	r0, r1
 800df70:	6010      	str	r0, [r2, #0]
 800df72:	e7da      	b.n	800df2a <_free_r+0x22>
 800df74:	d902      	bls.n	800df7c <_free_r+0x74>
 800df76:	230c      	movs	r3, #12
 800df78:	602b      	str	r3, [r5, #0]
 800df7a:	e7d6      	b.n	800df2a <_free_r+0x22>
 800df7c:	6820      	ldr	r0, [r4, #0]
 800df7e:	1821      	adds	r1, r4, r0
 800df80:	428b      	cmp	r3, r1
 800df82:	bf04      	itt	eq
 800df84:	6819      	ldreq	r1, [r3, #0]
 800df86:	685b      	ldreq	r3, [r3, #4]
 800df88:	6063      	str	r3, [r4, #4]
 800df8a:	bf04      	itt	eq
 800df8c:	1809      	addeq	r1, r1, r0
 800df8e:	6021      	streq	r1, [r4, #0]
 800df90:	6054      	str	r4, [r2, #4]
 800df92:	e7ca      	b.n	800df2a <_free_r+0x22>
 800df94:	bd38      	pop	{r3, r4, r5, pc}
 800df96:	bf00      	nop
 800df98:	200020e0 	.word	0x200020e0

0800df9c <_Balloc>:
 800df9c:	b570      	push	{r4, r5, r6, lr}
 800df9e:	69c6      	ldr	r6, [r0, #28]
 800dfa0:	4604      	mov	r4, r0
 800dfa2:	460d      	mov	r5, r1
 800dfa4:	b976      	cbnz	r6, 800dfc4 <_Balloc+0x28>
 800dfa6:	2010      	movs	r0, #16
 800dfa8:	f7fe fa86 	bl	800c4b8 <malloc>
 800dfac:	4602      	mov	r2, r0
 800dfae:	61e0      	str	r0, [r4, #28]
 800dfb0:	b920      	cbnz	r0, 800dfbc <_Balloc+0x20>
 800dfb2:	4b18      	ldr	r3, [pc, #96]	@ (800e014 <_Balloc+0x78>)
 800dfb4:	4818      	ldr	r0, [pc, #96]	@ (800e018 <_Balloc+0x7c>)
 800dfb6:	216b      	movs	r1, #107	@ 0x6b
 800dfb8:	f7fe fa60 	bl	800c47c <__assert_func>
 800dfbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfc0:	6006      	str	r6, [r0, #0]
 800dfc2:	60c6      	str	r6, [r0, #12]
 800dfc4:	69e6      	ldr	r6, [r4, #28]
 800dfc6:	68f3      	ldr	r3, [r6, #12]
 800dfc8:	b183      	cbz	r3, 800dfec <_Balloc+0x50>
 800dfca:	69e3      	ldr	r3, [r4, #28]
 800dfcc:	68db      	ldr	r3, [r3, #12]
 800dfce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dfd2:	b9b8      	cbnz	r0, 800e004 <_Balloc+0x68>
 800dfd4:	2101      	movs	r1, #1
 800dfd6:	fa01 f605 	lsl.w	r6, r1, r5
 800dfda:	1d72      	adds	r2, r6, #5
 800dfdc:	0092      	lsls	r2, r2, #2
 800dfde:	4620      	mov	r0, r4
 800dfe0:	f000 fe1c 	bl	800ec1c <_calloc_r>
 800dfe4:	b160      	cbz	r0, 800e000 <_Balloc+0x64>
 800dfe6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dfea:	e00e      	b.n	800e00a <_Balloc+0x6e>
 800dfec:	2221      	movs	r2, #33	@ 0x21
 800dfee:	2104      	movs	r1, #4
 800dff0:	4620      	mov	r0, r4
 800dff2:	f000 fe13 	bl	800ec1c <_calloc_r>
 800dff6:	69e3      	ldr	r3, [r4, #28]
 800dff8:	60f0      	str	r0, [r6, #12]
 800dffa:	68db      	ldr	r3, [r3, #12]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d1e4      	bne.n	800dfca <_Balloc+0x2e>
 800e000:	2000      	movs	r0, #0
 800e002:	bd70      	pop	{r4, r5, r6, pc}
 800e004:	6802      	ldr	r2, [r0, #0]
 800e006:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e00a:	2300      	movs	r3, #0
 800e00c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e010:	e7f7      	b.n	800e002 <_Balloc+0x66>
 800e012:	bf00      	nop
 800e014:	0800eee1 	.word	0x0800eee1
 800e018:	0800ef61 	.word	0x0800ef61

0800e01c <_Bfree>:
 800e01c:	b570      	push	{r4, r5, r6, lr}
 800e01e:	69c6      	ldr	r6, [r0, #28]
 800e020:	4605      	mov	r5, r0
 800e022:	460c      	mov	r4, r1
 800e024:	b976      	cbnz	r6, 800e044 <_Bfree+0x28>
 800e026:	2010      	movs	r0, #16
 800e028:	f7fe fa46 	bl	800c4b8 <malloc>
 800e02c:	4602      	mov	r2, r0
 800e02e:	61e8      	str	r0, [r5, #28]
 800e030:	b920      	cbnz	r0, 800e03c <_Bfree+0x20>
 800e032:	4b09      	ldr	r3, [pc, #36]	@ (800e058 <_Bfree+0x3c>)
 800e034:	4809      	ldr	r0, [pc, #36]	@ (800e05c <_Bfree+0x40>)
 800e036:	218f      	movs	r1, #143	@ 0x8f
 800e038:	f7fe fa20 	bl	800c47c <__assert_func>
 800e03c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e040:	6006      	str	r6, [r0, #0]
 800e042:	60c6      	str	r6, [r0, #12]
 800e044:	b13c      	cbz	r4, 800e056 <_Bfree+0x3a>
 800e046:	69eb      	ldr	r3, [r5, #28]
 800e048:	6862      	ldr	r2, [r4, #4]
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e050:	6021      	str	r1, [r4, #0]
 800e052:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e056:	bd70      	pop	{r4, r5, r6, pc}
 800e058:	0800eee1 	.word	0x0800eee1
 800e05c:	0800ef61 	.word	0x0800ef61

0800e060 <__multadd>:
 800e060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e064:	690d      	ldr	r5, [r1, #16]
 800e066:	4607      	mov	r7, r0
 800e068:	460c      	mov	r4, r1
 800e06a:	461e      	mov	r6, r3
 800e06c:	f101 0c14 	add.w	ip, r1, #20
 800e070:	2000      	movs	r0, #0
 800e072:	f8dc 3000 	ldr.w	r3, [ip]
 800e076:	b299      	uxth	r1, r3
 800e078:	fb02 6101 	mla	r1, r2, r1, r6
 800e07c:	0c1e      	lsrs	r6, r3, #16
 800e07e:	0c0b      	lsrs	r3, r1, #16
 800e080:	fb02 3306 	mla	r3, r2, r6, r3
 800e084:	b289      	uxth	r1, r1
 800e086:	3001      	adds	r0, #1
 800e088:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e08c:	4285      	cmp	r5, r0
 800e08e:	f84c 1b04 	str.w	r1, [ip], #4
 800e092:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e096:	dcec      	bgt.n	800e072 <__multadd+0x12>
 800e098:	b30e      	cbz	r6, 800e0de <__multadd+0x7e>
 800e09a:	68a3      	ldr	r3, [r4, #8]
 800e09c:	42ab      	cmp	r3, r5
 800e09e:	dc19      	bgt.n	800e0d4 <__multadd+0x74>
 800e0a0:	6861      	ldr	r1, [r4, #4]
 800e0a2:	4638      	mov	r0, r7
 800e0a4:	3101      	adds	r1, #1
 800e0a6:	f7ff ff79 	bl	800df9c <_Balloc>
 800e0aa:	4680      	mov	r8, r0
 800e0ac:	b928      	cbnz	r0, 800e0ba <__multadd+0x5a>
 800e0ae:	4602      	mov	r2, r0
 800e0b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e0e4 <__multadd+0x84>)
 800e0b2:	480d      	ldr	r0, [pc, #52]	@ (800e0e8 <__multadd+0x88>)
 800e0b4:	21ba      	movs	r1, #186	@ 0xba
 800e0b6:	f7fe f9e1 	bl	800c47c <__assert_func>
 800e0ba:	6922      	ldr	r2, [r4, #16]
 800e0bc:	3202      	adds	r2, #2
 800e0be:	f104 010c 	add.w	r1, r4, #12
 800e0c2:	0092      	lsls	r2, r2, #2
 800e0c4:	300c      	adds	r0, #12
 800e0c6:	f7ff f8b2 	bl	800d22e <memcpy>
 800e0ca:	4621      	mov	r1, r4
 800e0cc:	4638      	mov	r0, r7
 800e0ce:	f7ff ffa5 	bl	800e01c <_Bfree>
 800e0d2:	4644      	mov	r4, r8
 800e0d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0d8:	3501      	adds	r5, #1
 800e0da:	615e      	str	r6, [r3, #20]
 800e0dc:	6125      	str	r5, [r4, #16]
 800e0de:	4620      	mov	r0, r4
 800e0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0e4:	0800ef50 	.word	0x0800ef50
 800e0e8:	0800ef61 	.word	0x0800ef61

0800e0ec <__hi0bits>:
 800e0ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	bf36      	itet	cc
 800e0f4:	0403      	lslcc	r3, r0, #16
 800e0f6:	2000      	movcs	r0, #0
 800e0f8:	2010      	movcc	r0, #16
 800e0fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e0fe:	bf3c      	itt	cc
 800e100:	021b      	lslcc	r3, r3, #8
 800e102:	3008      	addcc	r0, #8
 800e104:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e108:	bf3c      	itt	cc
 800e10a:	011b      	lslcc	r3, r3, #4
 800e10c:	3004      	addcc	r0, #4
 800e10e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e112:	bf3c      	itt	cc
 800e114:	009b      	lslcc	r3, r3, #2
 800e116:	3002      	addcc	r0, #2
 800e118:	2b00      	cmp	r3, #0
 800e11a:	db05      	blt.n	800e128 <__hi0bits+0x3c>
 800e11c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e120:	f100 0001 	add.w	r0, r0, #1
 800e124:	bf08      	it	eq
 800e126:	2020      	moveq	r0, #32
 800e128:	4770      	bx	lr

0800e12a <__lo0bits>:
 800e12a:	6803      	ldr	r3, [r0, #0]
 800e12c:	4602      	mov	r2, r0
 800e12e:	f013 0007 	ands.w	r0, r3, #7
 800e132:	d00b      	beq.n	800e14c <__lo0bits+0x22>
 800e134:	07d9      	lsls	r1, r3, #31
 800e136:	d421      	bmi.n	800e17c <__lo0bits+0x52>
 800e138:	0798      	lsls	r0, r3, #30
 800e13a:	bf49      	itett	mi
 800e13c:	085b      	lsrmi	r3, r3, #1
 800e13e:	089b      	lsrpl	r3, r3, #2
 800e140:	2001      	movmi	r0, #1
 800e142:	6013      	strmi	r3, [r2, #0]
 800e144:	bf5c      	itt	pl
 800e146:	6013      	strpl	r3, [r2, #0]
 800e148:	2002      	movpl	r0, #2
 800e14a:	4770      	bx	lr
 800e14c:	b299      	uxth	r1, r3
 800e14e:	b909      	cbnz	r1, 800e154 <__lo0bits+0x2a>
 800e150:	0c1b      	lsrs	r3, r3, #16
 800e152:	2010      	movs	r0, #16
 800e154:	b2d9      	uxtb	r1, r3
 800e156:	b909      	cbnz	r1, 800e15c <__lo0bits+0x32>
 800e158:	3008      	adds	r0, #8
 800e15a:	0a1b      	lsrs	r3, r3, #8
 800e15c:	0719      	lsls	r1, r3, #28
 800e15e:	bf04      	itt	eq
 800e160:	091b      	lsreq	r3, r3, #4
 800e162:	3004      	addeq	r0, #4
 800e164:	0799      	lsls	r1, r3, #30
 800e166:	bf04      	itt	eq
 800e168:	089b      	lsreq	r3, r3, #2
 800e16a:	3002      	addeq	r0, #2
 800e16c:	07d9      	lsls	r1, r3, #31
 800e16e:	d403      	bmi.n	800e178 <__lo0bits+0x4e>
 800e170:	085b      	lsrs	r3, r3, #1
 800e172:	f100 0001 	add.w	r0, r0, #1
 800e176:	d003      	beq.n	800e180 <__lo0bits+0x56>
 800e178:	6013      	str	r3, [r2, #0]
 800e17a:	4770      	bx	lr
 800e17c:	2000      	movs	r0, #0
 800e17e:	4770      	bx	lr
 800e180:	2020      	movs	r0, #32
 800e182:	4770      	bx	lr

0800e184 <__i2b>:
 800e184:	b510      	push	{r4, lr}
 800e186:	460c      	mov	r4, r1
 800e188:	2101      	movs	r1, #1
 800e18a:	f7ff ff07 	bl	800df9c <_Balloc>
 800e18e:	4602      	mov	r2, r0
 800e190:	b928      	cbnz	r0, 800e19e <__i2b+0x1a>
 800e192:	4b05      	ldr	r3, [pc, #20]	@ (800e1a8 <__i2b+0x24>)
 800e194:	4805      	ldr	r0, [pc, #20]	@ (800e1ac <__i2b+0x28>)
 800e196:	f240 1145 	movw	r1, #325	@ 0x145
 800e19a:	f7fe f96f 	bl	800c47c <__assert_func>
 800e19e:	2301      	movs	r3, #1
 800e1a0:	6144      	str	r4, [r0, #20]
 800e1a2:	6103      	str	r3, [r0, #16]
 800e1a4:	bd10      	pop	{r4, pc}
 800e1a6:	bf00      	nop
 800e1a8:	0800ef50 	.word	0x0800ef50
 800e1ac:	0800ef61 	.word	0x0800ef61

0800e1b0 <__multiply>:
 800e1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b4:	4617      	mov	r7, r2
 800e1b6:	690a      	ldr	r2, [r1, #16]
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	429a      	cmp	r2, r3
 800e1bc:	bfa8      	it	ge
 800e1be:	463b      	movge	r3, r7
 800e1c0:	4689      	mov	r9, r1
 800e1c2:	bfa4      	itt	ge
 800e1c4:	460f      	movge	r7, r1
 800e1c6:	4699      	movge	r9, r3
 800e1c8:	693d      	ldr	r5, [r7, #16]
 800e1ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	6879      	ldr	r1, [r7, #4]
 800e1d2:	eb05 060a 	add.w	r6, r5, sl
 800e1d6:	42b3      	cmp	r3, r6
 800e1d8:	b085      	sub	sp, #20
 800e1da:	bfb8      	it	lt
 800e1dc:	3101      	addlt	r1, #1
 800e1de:	f7ff fedd 	bl	800df9c <_Balloc>
 800e1e2:	b930      	cbnz	r0, 800e1f2 <__multiply+0x42>
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	4b41      	ldr	r3, [pc, #260]	@ (800e2ec <__multiply+0x13c>)
 800e1e8:	4841      	ldr	r0, [pc, #260]	@ (800e2f0 <__multiply+0x140>)
 800e1ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e1ee:	f7fe f945 	bl	800c47c <__assert_func>
 800e1f2:	f100 0414 	add.w	r4, r0, #20
 800e1f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e1fa:	4623      	mov	r3, r4
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	4573      	cmp	r3, lr
 800e200:	d320      	bcc.n	800e244 <__multiply+0x94>
 800e202:	f107 0814 	add.w	r8, r7, #20
 800e206:	f109 0114 	add.w	r1, r9, #20
 800e20a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e20e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e212:	9302      	str	r3, [sp, #8]
 800e214:	1beb      	subs	r3, r5, r7
 800e216:	3b15      	subs	r3, #21
 800e218:	f023 0303 	bic.w	r3, r3, #3
 800e21c:	3304      	adds	r3, #4
 800e21e:	3715      	adds	r7, #21
 800e220:	42bd      	cmp	r5, r7
 800e222:	bf38      	it	cc
 800e224:	2304      	movcc	r3, #4
 800e226:	9301      	str	r3, [sp, #4]
 800e228:	9b02      	ldr	r3, [sp, #8]
 800e22a:	9103      	str	r1, [sp, #12]
 800e22c:	428b      	cmp	r3, r1
 800e22e:	d80c      	bhi.n	800e24a <__multiply+0x9a>
 800e230:	2e00      	cmp	r6, #0
 800e232:	dd03      	ble.n	800e23c <__multiply+0x8c>
 800e234:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d055      	beq.n	800e2e8 <__multiply+0x138>
 800e23c:	6106      	str	r6, [r0, #16]
 800e23e:	b005      	add	sp, #20
 800e240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e244:	f843 2b04 	str.w	r2, [r3], #4
 800e248:	e7d9      	b.n	800e1fe <__multiply+0x4e>
 800e24a:	f8b1 a000 	ldrh.w	sl, [r1]
 800e24e:	f1ba 0f00 	cmp.w	sl, #0
 800e252:	d01f      	beq.n	800e294 <__multiply+0xe4>
 800e254:	46c4      	mov	ip, r8
 800e256:	46a1      	mov	r9, r4
 800e258:	2700      	movs	r7, #0
 800e25a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e25e:	f8d9 3000 	ldr.w	r3, [r9]
 800e262:	fa1f fb82 	uxth.w	fp, r2
 800e266:	b29b      	uxth	r3, r3
 800e268:	fb0a 330b 	mla	r3, sl, fp, r3
 800e26c:	443b      	add	r3, r7
 800e26e:	f8d9 7000 	ldr.w	r7, [r9]
 800e272:	0c12      	lsrs	r2, r2, #16
 800e274:	0c3f      	lsrs	r7, r7, #16
 800e276:	fb0a 7202 	mla	r2, sl, r2, r7
 800e27a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e27e:	b29b      	uxth	r3, r3
 800e280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e284:	4565      	cmp	r5, ip
 800e286:	f849 3b04 	str.w	r3, [r9], #4
 800e28a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e28e:	d8e4      	bhi.n	800e25a <__multiply+0xaa>
 800e290:	9b01      	ldr	r3, [sp, #4]
 800e292:	50e7      	str	r7, [r4, r3]
 800e294:	9b03      	ldr	r3, [sp, #12]
 800e296:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e29a:	3104      	adds	r1, #4
 800e29c:	f1b9 0f00 	cmp.w	r9, #0
 800e2a0:	d020      	beq.n	800e2e4 <__multiply+0x134>
 800e2a2:	6823      	ldr	r3, [r4, #0]
 800e2a4:	4647      	mov	r7, r8
 800e2a6:	46a4      	mov	ip, r4
 800e2a8:	f04f 0a00 	mov.w	sl, #0
 800e2ac:	f8b7 b000 	ldrh.w	fp, [r7]
 800e2b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e2b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e2b8:	4452      	add	r2, sl
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2c0:	f84c 3b04 	str.w	r3, [ip], #4
 800e2c4:	f857 3b04 	ldr.w	r3, [r7], #4
 800e2c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2cc:	f8bc 3000 	ldrh.w	r3, [ip]
 800e2d0:	fb09 330a 	mla	r3, r9, sl, r3
 800e2d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e2d8:	42bd      	cmp	r5, r7
 800e2da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2de:	d8e5      	bhi.n	800e2ac <__multiply+0xfc>
 800e2e0:	9a01      	ldr	r2, [sp, #4]
 800e2e2:	50a3      	str	r3, [r4, r2]
 800e2e4:	3404      	adds	r4, #4
 800e2e6:	e79f      	b.n	800e228 <__multiply+0x78>
 800e2e8:	3e01      	subs	r6, #1
 800e2ea:	e7a1      	b.n	800e230 <__multiply+0x80>
 800e2ec:	0800ef50 	.word	0x0800ef50
 800e2f0:	0800ef61 	.word	0x0800ef61

0800e2f4 <__pow5mult>:
 800e2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2f8:	4615      	mov	r5, r2
 800e2fa:	f012 0203 	ands.w	r2, r2, #3
 800e2fe:	4607      	mov	r7, r0
 800e300:	460e      	mov	r6, r1
 800e302:	d007      	beq.n	800e314 <__pow5mult+0x20>
 800e304:	4c25      	ldr	r4, [pc, #148]	@ (800e39c <__pow5mult+0xa8>)
 800e306:	3a01      	subs	r2, #1
 800e308:	2300      	movs	r3, #0
 800e30a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e30e:	f7ff fea7 	bl	800e060 <__multadd>
 800e312:	4606      	mov	r6, r0
 800e314:	10ad      	asrs	r5, r5, #2
 800e316:	d03d      	beq.n	800e394 <__pow5mult+0xa0>
 800e318:	69fc      	ldr	r4, [r7, #28]
 800e31a:	b97c      	cbnz	r4, 800e33c <__pow5mult+0x48>
 800e31c:	2010      	movs	r0, #16
 800e31e:	f7fe f8cb 	bl	800c4b8 <malloc>
 800e322:	4602      	mov	r2, r0
 800e324:	61f8      	str	r0, [r7, #28]
 800e326:	b928      	cbnz	r0, 800e334 <__pow5mult+0x40>
 800e328:	4b1d      	ldr	r3, [pc, #116]	@ (800e3a0 <__pow5mult+0xac>)
 800e32a:	481e      	ldr	r0, [pc, #120]	@ (800e3a4 <__pow5mult+0xb0>)
 800e32c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e330:	f7fe f8a4 	bl	800c47c <__assert_func>
 800e334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e338:	6004      	str	r4, [r0, #0]
 800e33a:	60c4      	str	r4, [r0, #12]
 800e33c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e344:	b94c      	cbnz	r4, 800e35a <__pow5mult+0x66>
 800e346:	f240 2171 	movw	r1, #625	@ 0x271
 800e34a:	4638      	mov	r0, r7
 800e34c:	f7ff ff1a 	bl	800e184 <__i2b>
 800e350:	2300      	movs	r3, #0
 800e352:	f8c8 0008 	str.w	r0, [r8, #8]
 800e356:	4604      	mov	r4, r0
 800e358:	6003      	str	r3, [r0, #0]
 800e35a:	f04f 0900 	mov.w	r9, #0
 800e35e:	07eb      	lsls	r3, r5, #31
 800e360:	d50a      	bpl.n	800e378 <__pow5mult+0x84>
 800e362:	4631      	mov	r1, r6
 800e364:	4622      	mov	r2, r4
 800e366:	4638      	mov	r0, r7
 800e368:	f7ff ff22 	bl	800e1b0 <__multiply>
 800e36c:	4631      	mov	r1, r6
 800e36e:	4680      	mov	r8, r0
 800e370:	4638      	mov	r0, r7
 800e372:	f7ff fe53 	bl	800e01c <_Bfree>
 800e376:	4646      	mov	r6, r8
 800e378:	106d      	asrs	r5, r5, #1
 800e37a:	d00b      	beq.n	800e394 <__pow5mult+0xa0>
 800e37c:	6820      	ldr	r0, [r4, #0]
 800e37e:	b938      	cbnz	r0, 800e390 <__pow5mult+0x9c>
 800e380:	4622      	mov	r2, r4
 800e382:	4621      	mov	r1, r4
 800e384:	4638      	mov	r0, r7
 800e386:	f7ff ff13 	bl	800e1b0 <__multiply>
 800e38a:	6020      	str	r0, [r4, #0]
 800e38c:	f8c0 9000 	str.w	r9, [r0]
 800e390:	4604      	mov	r4, r0
 800e392:	e7e4      	b.n	800e35e <__pow5mult+0x6a>
 800e394:	4630      	mov	r0, r6
 800e396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e39a:	bf00      	nop
 800e39c:	0800efd8 	.word	0x0800efd8
 800e3a0:	0800eee1 	.word	0x0800eee1
 800e3a4:	0800ef61 	.word	0x0800ef61

0800e3a8 <__lshift>:
 800e3a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3ac:	460c      	mov	r4, r1
 800e3ae:	6849      	ldr	r1, [r1, #4]
 800e3b0:	6923      	ldr	r3, [r4, #16]
 800e3b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e3b6:	68a3      	ldr	r3, [r4, #8]
 800e3b8:	4607      	mov	r7, r0
 800e3ba:	4691      	mov	r9, r2
 800e3bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3c0:	f108 0601 	add.w	r6, r8, #1
 800e3c4:	42b3      	cmp	r3, r6
 800e3c6:	db0b      	blt.n	800e3e0 <__lshift+0x38>
 800e3c8:	4638      	mov	r0, r7
 800e3ca:	f7ff fde7 	bl	800df9c <_Balloc>
 800e3ce:	4605      	mov	r5, r0
 800e3d0:	b948      	cbnz	r0, 800e3e6 <__lshift+0x3e>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	4b28      	ldr	r3, [pc, #160]	@ (800e478 <__lshift+0xd0>)
 800e3d6:	4829      	ldr	r0, [pc, #164]	@ (800e47c <__lshift+0xd4>)
 800e3d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e3dc:	f7fe f84e 	bl	800c47c <__assert_func>
 800e3e0:	3101      	adds	r1, #1
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	e7ee      	b.n	800e3c4 <__lshift+0x1c>
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	f100 0114 	add.w	r1, r0, #20
 800e3ec:	f100 0210 	add.w	r2, r0, #16
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	4553      	cmp	r3, sl
 800e3f4:	db33      	blt.n	800e45e <__lshift+0xb6>
 800e3f6:	6920      	ldr	r0, [r4, #16]
 800e3f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e3fc:	f104 0314 	add.w	r3, r4, #20
 800e400:	f019 091f 	ands.w	r9, r9, #31
 800e404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e40c:	d02b      	beq.n	800e466 <__lshift+0xbe>
 800e40e:	f1c9 0e20 	rsb	lr, r9, #32
 800e412:	468a      	mov	sl, r1
 800e414:	2200      	movs	r2, #0
 800e416:	6818      	ldr	r0, [r3, #0]
 800e418:	fa00 f009 	lsl.w	r0, r0, r9
 800e41c:	4310      	orrs	r0, r2
 800e41e:	f84a 0b04 	str.w	r0, [sl], #4
 800e422:	f853 2b04 	ldr.w	r2, [r3], #4
 800e426:	459c      	cmp	ip, r3
 800e428:	fa22 f20e 	lsr.w	r2, r2, lr
 800e42c:	d8f3      	bhi.n	800e416 <__lshift+0x6e>
 800e42e:	ebac 0304 	sub.w	r3, ip, r4
 800e432:	3b15      	subs	r3, #21
 800e434:	f023 0303 	bic.w	r3, r3, #3
 800e438:	3304      	adds	r3, #4
 800e43a:	f104 0015 	add.w	r0, r4, #21
 800e43e:	4560      	cmp	r0, ip
 800e440:	bf88      	it	hi
 800e442:	2304      	movhi	r3, #4
 800e444:	50ca      	str	r2, [r1, r3]
 800e446:	b10a      	cbz	r2, 800e44c <__lshift+0xa4>
 800e448:	f108 0602 	add.w	r6, r8, #2
 800e44c:	3e01      	subs	r6, #1
 800e44e:	4638      	mov	r0, r7
 800e450:	612e      	str	r6, [r5, #16]
 800e452:	4621      	mov	r1, r4
 800e454:	f7ff fde2 	bl	800e01c <_Bfree>
 800e458:	4628      	mov	r0, r5
 800e45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e45e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e462:	3301      	adds	r3, #1
 800e464:	e7c5      	b.n	800e3f2 <__lshift+0x4a>
 800e466:	3904      	subs	r1, #4
 800e468:	f853 2b04 	ldr.w	r2, [r3], #4
 800e46c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e470:	459c      	cmp	ip, r3
 800e472:	d8f9      	bhi.n	800e468 <__lshift+0xc0>
 800e474:	e7ea      	b.n	800e44c <__lshift+0xa4>
 800e476:	bf00      	nop
 800e478:	0800ef50 	.word	0x0800ef50
 800e47c:	0800ef61 	.word	0x0800ef61

0800e480 <__mcmp>:
 800e480:	690a      	ldr	r2, [r1, #16]
 800e482:	4603      	mov	r3, r0
 800e484:	6900      	ldr	r0, [r0, #16]
 800e486:	1a80      	subs	r0, r0, r2
 800e488:	b530      	push	{r4, r5, lr}
 800e48a:	d10e      	bne.n	800e4aa <__mcmp+0x2a>
 800e48c:	3314      	adds	r3, #20
 800e48e:	3114      	adds	r1, #20
 800e490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e49c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e4a0:	4295      	cmp	r5, r2
 800e4a2:	d003      	beq.n	800e4ac <__mcmp+0x2c>
 800e4a4:	d205      	bcs.n	800e4b2 <__mcmp+0x32>
 800e4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4aa:	bd30      	pop	{r4, r5, pc}
 800e4ac:	42a3      	cmp	r3, r4
 800e4ae:	d3f3      	bcc.n	800e498 <__mcmp+0x18>
 800e4b0:	e7fb      	b.n	800e4aa <__mcmp+0x2a>
 800e4b2:	2001      	movs	r0, #1
 800e4b4:	e7f9      	b.n	800e4aa <__mcmp+0x2a>
	...

0800e4b8 <__mdiff>:
 800e4b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4bc:	4689      	mov	r9, r1
 800e4be:	4606      	mov	r6, r0
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	4648      	mov	r0, r9
 800e4c4:	4614      	mov	r4, r2
 800e4c6:	f7ff ffdb 	bl	800e480 <__mcmp>
 800e4ca:	1e05      	subs	r5, r0, #0
 800e4cc:	d112      	bne.n	800e4f4 <__mdiff+0x3c>
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	4630      	mov	r0, r6
 800e4d2:	f7ff fd63 	bl	800df9c <_Balloc>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	b928      	cbnz	r0, 800e4e6 <__mdiff+0x2e>
 800e4da:	4b3f      	ldr	r3, [pc, #252]	@ (800e5d8 <__mdiff+0x120>)
 800e4dc:	f240 2137 	movw	r1, #567	@ 0x237
 800e4e0:	483e      	ldr	r0, [pc, #248]	@ (800e5dc <__mdiff+0x124>)
 800e4e2:	f7fd ffcb 	bl	800c47c <__assert_func>
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e4ec:	4610      	mov	r0, r2
 800e4ee:	b003      	add	sp, #12
 800e4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4f4:	bfbc      	itt	lt
 800e4f6:	464b      	movlt	r3, r9
 800e4f8:	46a1      	movlt	r9, r4
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e500:	bfba      	itte	lt
 800e502:	461c      	movlt	r4, r3
 800e504:	2501      	movlt	r5, #1
 800e506:	2500      	movge	r5, #0
 800e508:	f7ff fd48 	bl	800df9c <_Balloc>
 800e50c:	4602      	mov	r2, r0
 800e50e:	b918      	cbnz	r0, 800e518 <__mdiff+0x60>
 800e510:	4b31      	ldr	r3, [pc, #196]	@ (800e5d8 <__mdiff+0x120>)
 800e512:	f240 2145 	movw	r1, #581	@ 0x245
 800e516:	e7e3      	b.n	800e4e0 <__mdiff+0x28>
 800e518:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e51c:	6926      	ldr	r6, [r4, #16]
 800e51e:	60c5      	str	r5, [r0, #12]
 800e520:	f109 0310 	add.w	r3, r9, #16
 800e524:	f109 0514 	add.w	r5, r9, #20
 800e528:	f104 0e14 	add.w	lr, r4, #20
 800e52c:	f100 0b14 	add.w	fp, r0, #20
 800e530:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e534:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e538:	9301      	str	r3, [sp, #4]
 800e53a:	46d9      	mov	r9, fp
 800e53c:	f04f 0c00 	mov.w	ip, #0
 800e540:	9b01      	ldr	r3, [sp, #4]
 800e542:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e546:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e54a:	9301      	str	r3, [sp, #4]
 800e54c:	fa1f f38a 	uxth.w	r3, sl
 800e550:	4619      	mov	r1, r3
 800e552:	b283      	uxth	r3, r0
 800e554:	1acb      	subs	r3, r1, r3
 800e556:	0c00      	lsrs	r0, r0, #16
 800e558:	4463      	add	r3, ip
 800e55a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e55e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e562:	b29b      	uxth	r3, r3
 800e564:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e568:	4576      	cmp	r6, lr
 800e56a:	f849 3b04 	str.w	r3, [r9], #4
 800e56e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e572:	d8e5      	bhi.n	800e540 <__mdiff+0x88>
 800e574:	1b33      	subs	r3, r6, r4
 800e576:	3b15      	subs	r3, #21
 800e578:	f023 0303 	bic.w	r3, r3, #3
 800e57c:	3415      	adds	r4, #21
 800e57e:	3304      	adds	r3, #4
 800e580:	42a6      	cmp	r6, r4
 800e582:	bf38      	it	cc
 800e584:	2304      	movcc	r3, #4
 800e586:	441d      	add	r5, r3
 800e588:	445b      	add	r3, fp
 800e58a:	461e      	mov	r6, r3
 800e58c:	462c      	mov	r4, r5
 800e58e:	4544      	cmp	r4, r8
 800e590:	d30e      	bcc.n	800e5b0 <__mdiff+0xf8>
 800e592:	f108 0103 	add.w	r1, r8, #3
 800e596:	1b49      	subs	r1, r1, r5
 800e598:	f021 0103 	bic.w	r1, r1, #3
 800e59c:	3d03      	subs	r5, #3
 800e59e:	45a8      	cmp	r8, r5
 800e5a0:	bf38      	it	cc
 800e5a2:	2100      	movcc	r1, #0
 800e5a4:	440b      	add	r3, r1
 800e5a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e5aa:	b191      	cbz	r1, 800e5d2 <__mdiff+0x11a>
 800e5ac:	6117      	str	r7, [r2, #16]
 800e5ae:	e79d      	b.n	800e4ec <__mdiff+0x34>
 800e5b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e5b4:	46e6      	mov	lr, ip
 800e5b6:	0c08      	lsrs	r0, r1, #16
 800e5b8:	fa1c fc81 	uxtah	ip, ip, r1
 800e5bc:	4471      	add	r1, lr
 800e5be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e5c2:	b289      	uxth	r1, r1
 800e5c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e5c8:	f846 1b04 	str.w	r1, [r6], #4
 800e5cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e5d0:	e7dd      	b.n	800e58e <__mdiff+0xd6>
 800e5d2:	3f01      	subs	r7, #1
 800e5d4:	e7e7      	b.n	800e5a6 <__mdiff+0xee>
 800e5d6:	bf00      	nop
 800e5d8:	0800ef50 	.word	0x0800ef50
 800e5dc:	0800ef61 	.word	0x0800ef61

0800e5e0 <__d2b>:
 800e5e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e5e4:	460f      	mov	r7, r1
 800e5e6:	2101      	movs	r1, #1
 800e5e8:	ec59 8b10 	vmov	r8, r9, d0
 800e5ec:	4616      	mov	r6, r2
 800e5ee:	f7ff fcd5 	bl	800df9c <_Balloc>
 800e5f2:	4604      	mov	r4, r0
 800e5f4:	b930      	cbnz	r0, 800e604 <__d2b+0x24>
 800e5f6:	4602      	mov	r2, r0
 800e5f8:	4b23      	ldr	r3, [pc, #140]	@ (800e688 <__d2b+0xa8>)
 800e5fa:	4824      	ldr	r0, [pc, #144]	@ (800e68c <__d2b+0xac>)
 800e5fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800e600:	f7fd ff3c 	bl	800c47c <__assert_func>
 800e604:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e608:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e60c:	b10d      	cbz	r5, 800e612 <__d2b+0x32>
 800e60e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e612:	9301      	str	r3, [sp, #4]
 800e614:	f1b8 0300 	subs.w	r3, r8, #0
 800e618:	d023      	beq.n	800e662 <__d2b+0x82>
 800e61a:	4668      	mov	r0, sp
 800e61c:	9300      	str	r3, [sp, #0]
 800e61e:	f7ff fd84 	bl	800e12a <__lo0bits>
 800e622:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e626:	b1d0      	cbz	r0, 800e65e <__d2b+0x7e>
 800e628:	f1c0 0320 	rsb	r3, r0, #32
 800e62c:	fa02 f303 	lsl.w	r3, r2, r3
 800e630:	430b      	orrs	r3, r1
 800e632:	40c2      	lsrs	r2, r0
 800e634:	6163      	str	r3, [r4, #20]
 800e636:	9201      	str	r2, [sp, #4]
 800e638:	9b01      	ldr	r3, [sp, #4]
 800e63a:	61a3      	str	r3, [r4, #24]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	bf0c      	ite	eq
 800e640:	2201      	moveq	r2, #1
 800e642:	2202      	movne	r2, #2
 800e644:	6122      	str	r2, [r4, #16]
 800e646:	b1a5      	cbz	r5, 800e672 <__d2b+0x92>
 800e648:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e64c:	4405      	add	r5, r0
 800e64e:	603d      	str	r5, [r7, #0]
 800e650:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e654:	6030      	str	r0, [r6, #0]
 800e656:	4620      	mov	r0, r4
 800e658:	b003      	add	sp, #12
 800e65a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e65e:	6161      	str	r1, [r4, #20]
 800e660:	e7ea      	b.n	800e638 <__d2b+0x58>
 800e662:	a801      	add	r0, sp, #4
 800e664:	f7ff fd61 	bl	800e12a <__lo0bits>
 800e668:	9b01      	ldr	r3, [sp, #4]
 800e66a:	6163      	str	r3, [r4, #20]
 800e66c:	3020      	adds	r0, #32
 800e66e:	2201      	movs	r2, #1
 800e670:	e7e8      	b.n	800e644 <__d2b+0x64>
 800e672:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e676:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e67a:	6038      	str	r0, [r7, #0]
 800e67c:	6918      	ldr	r0, [r3, #16]
 800e67e:	f7ff fd35 	bl	800e0ec <__hi0bits>
 800e682:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e686:	e7e5      	b.n	800e654 <__d2b+0x74>
 800e688:	0800ef50 	.word	0x0800ef50
 800e68c:	0800ef61 	.word	0x0800ef61

0800e690 <__sfputc_r>:
 800e690:	6893      	ldr	r3, [r2, #8]
 800e692:	3b01      	subs	r3, #1
 800e694:	2b00      	cmp	r3, #0
 800e696:	b410      	push	{r4}
 800e698:	6093      	str	r3, [r2, #8]
 800e69a:	da08      	bge.n	800e6ae <__sfputc_r+0x1e>
 800e69c:	6994      	ldr	r4, [r2, #24]
 800e69e:	42a3      	cmp	r3, r4
 800e6a0:	db01      	blt.n	800e6a6 <__sfputc_r+0x16>
 800e6a2:	290a      	cmp	r1, #10
 800e6a4:	d103      	bne.n	800e6ae <__sfputc_r+0x1e>
 800e6a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6aa:	f000 b9df 	b.w	800ea6c <__swbuf_r>
 800e6ae:	6813      	ldr	r3, [r2, #0]
 800e6b0:	1c58      	adds	r0, r3, #1
 800e6b2:	6010      	str	r0, [r2, #0]
 800e6b4:	7019      	strb	r1, [r3, #0]
 800e6b6:	4608      	mov	r0, r1
 800e6b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6bc:	4770      	bx	lr

0800e6be <__sfputs_r>:
 800e6be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c0:	4606      	mov	r6, r0
 800e6c2:	460f      	mov	r7, r1
 800e6c4:	4614      	mov	r4, r2
 800e6c6:	18d5      	adds	r5, r2, r3
 800e6c8:	42ac      	cmp	r4, r5
 800e6ca:	d101      	bne.n	800e6d0 <__sfputs_r+0x12>
 800e6cc:	2000      	movs	r0, #0
 800e6ce:	e007      	b.n	800e6e0 <__sfputs_r+0x22>
 800e6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6d4:	463a      	mov	r2, r7
 800e6d6:	4630      	mov	r0, r6
 800e6d8:	f7ff ffda 	bl	800e690 <__sfputc_r>
 800e6dc:	1c43      	adds	r3, r0, #1
 800e6de:	d1f3      	bne.n	800e6c8 <__sfputs_r+0xa>
 800e6e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e6e4 <_vfiprintf_r>:
 800e6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e8:	460d      	mov	r5, r1
 800e6ea:	b09d      	sub	sp, #116	@ 0x74
 800e6ec:	4614      	mov	r4, r2
 800e6ee:	4698      	mov	r8, r3
 800e6f0:	4606      	mov	r6, r0
 800e6f2:	b118      	cbz	r0, 800e6fc <_vfiprintf_r+0x18>
 800e6f4:	6a03      	ldr	r3, [r0, #32]
 800e6f6:	b90b      	cbnz	r3, 800e6fc <_vfiprintf_r+0x18>
 800e6f8:	f7fe fc7e 	bl	800cff8 <__sinit>
 800e6fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6fe:	07d9      	lsls	r1, r3, #31
 800e700:	d405      	bmi.n	800e70e <_vfiprintf_r+0x2a>
 800e702:	89ab      	ldrh	r3, [r5, #12]
 800e704:	059a      	lsls	r2, r3, #22
 800e706:	d402      	bmi.n	800e70e <_vfiprintf_r+0x2a>
 800e708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e70a:	f7fe fd8e 	bl	800d22a <__retarget_lock_acquire_recursive>
 800e70e:	89ab      	ldrh	r3, [r5, #12]
 800e710:	071b      	lsls	r3, r3, #28
 800e712:	d501      	bpl.n	800e718 <_vfiprintf_r+0x34>
 800e714:	692b      	ldr	r3, [r5, #16]
 800e716:	b99b      	cbnz	r3, 800e740 <_vfiprintf_r+0x5c>
 800e718:	4629      	mov	r1, r5
 800e71a:	4630      	mov	r0, r6
 800e71c:	f000 f9e4 	bl	800eae8 <__swsetup_r>
 800e720:	b170      	cbz	r0, 800e740 <_vfiprintf_r+0x5c>
 800e722:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e724:	07dc      	lsls	r4, r3, #31
 800e726:	d504      	bpl.n	800e732 <_vfiprintf_r+0x4e>
 800e728:	f04f 30ff 	mov.w	r0, #4294967295
 800e72c:	b01d      	add	sp, #116	@ 0x74
 800e72e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e732:	89ab      	ldrh	r3, [r5, #12]
 800e734:	0598      	lsls	r0, r3, #22
 800e736:	d4f7      	bmi.n	800e728 <_vfiprintf_r+0x44>
 800e738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e73a:	f7fe fd77 	bl	800d22c <__retarget_lock_release_recursive>
 800e73e:	e7f3      	b.n	800e728 <_vfiprintf_r+0x44>
 800e740:	2300      	movs	r3, #0
 800e742:	9309      	str	r3, [sp, #36]	@ 0x24
 800e744:	2320      	movs	r3, #32
 800e746:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e74a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e74e:	2330      	movs	r3, #48	@ 0x30
 800e750:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e900 <_vfiprintf_r+0x21c>
 800e754:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e758:	f04f 0901 	mov.w	r9, #1
 800e75c:	4623      	mov	r3, r4
 800e75e:	469a      	mov	sl, r3
 800e760:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e764:	b10a      	cbz	r2, 800e76a <_vfiprintf_r+0x86>
 800e766:	2a25      	cmp	r2, #37	@ 0x25
 800e768:	d1f9      	bne.n	800e75e <_vfiprintf_r+0x7a>
 800e76a:	ebba 0b04 	subs.w	fp, sl, r4
 800e76e:	d00b      	beq.n	800e788 <_vfiprintf_r+0xa4>
 800e770:	465b      	mov	r3, fp
 800e772:	4622      	mov	r2, r4
 800e774:	4629      	mov	r1, r5
 800e776:	4630      	mov	r0, r6
 800e778:	f7ff ffa1 	bl	800e6be <__sfputs_r>
 800e77c:	3001      	adds	r0, #1
 800e77e:	f000 80a7 	beq.w	800e8d0 <_vfiprintf_r+0x1ec>
 800e782:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e784:	445a      	add	r2, fp
 800e786:	9209      	str	r2, [sp, #36]	@ 0x24
 800e788:	f89a 3000 	ldrb.w	r3, [sl]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	f000 809f 	beq.w	800e8d0 <_vfiprintf_r+0x1ec>
 800e792:	2300      	movs	r3, #0
 800e794:	f04f 32ff 	mov.w	r2, #4294967295
 800e798:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e79c:	f10a 0a01 	add.w	sl, sl, #1
 800e7a0:	9304      	str	r3, [sp, #16]
 800e7a2:	9307      	str	r3, [sp, #28]
 800e7a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7aa:	4654      	mov	r4, sl
 800e7ac:	2205      	movs	r2, #5
 800e7ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7b2:	4853      	ldr	r0, [pc, #332]	@ (800e900 <_vfiprintf_r+0x21c>)
 800e7b4:	f7f1 fd0c 	bl	80001d0 <memchr>
 800e7b8:	9a04      	ldr	r2, [sp, #16]
 800e7ba:	b9d8      	cbnz	r0, 800e7f4 <_vfiprintf_r+0x110>
 800e7bc:	06d1      	lsls	r1, r2, #27
 800e7be:	bf44      	itt	mi
 800e7c0:	2320      	movmi	r3, #32
 800e7c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7c6:	0713      	lsls	r3, r2, #28
 800e7c8:	bf44      	itt	mi
 800e7ca:	232b      	movmi	r3, #43	@ 0x2b
 800e7cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7d0:	f89a 3000 	ldrb.w	r3, [sl]
 800e7d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7d6:	d015      	beq.n	800e804 <_vfiprintf_r+0x120>
 800e7d8:	9a07      	ldr	r2, [sp, #28]
 800e7da:	4654      	mov	r4, sl
 800e7dc:	2000      	movs	r0, #0
 800e7de:	f04f 0c0a 	mov.w	ip, #10
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e7e8:	3b30      	subs	r3, #48	@ 0x30
 800e7ea:	2b09      	cmp	r3, #9
 800e7ec:	d94b      	bls.n	800e886 <_vfiprintf_r+0x1a2>
 800e7ee:	b1b0      	cbz	r0, 800e81e <_vfiprintf_r+0x13a>
 800e7f0:	9207      	str	r2, [sp, #28]
 800e7f2:	e014      	b.n	800e81e <_vfiprintf_r+0x13a>
 800e7f4:	eba0 0308 	sub.w	r3, r0, r8
 800e7f8:	fa09 f303 	lsl.w	r3, r9, r3
 800e7fc:	4313      	orrs	r3, r2
 800e7fe:	9304      	str	r3, [sp, #16]
 800e800:	46a2      	mov	sl, r4
 800e802:	e7d2      	b.n	800e7aa <_vfiprintf_r+0xc6>
 800e804:	9b03      	ldr	r3, [sp, #12]
 800e806:	1d19      	adds	r1, r3, #4
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	9103      	str	r1, [sp, #12]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	bfbb      	ittet	lt
 800e810:	425b      	neglt	r3, r3
 800e812:	f042 0202 	orrlt.w	r2, r2, #2
 800e816:	9307      	strge	r3, [sp, #28]
 800e818:	9307      	strlt	r3, [sp, #28]
 800e81a:	bfb8      	it	lt
 800e81c:	9204      	strlt	r2, [sp, #16]
 800e81e:	7823      	ldrb	r3, [r4, #0]
 800e820:	2b2e      	cmp	r3, #46	@ 0x2e
 800e822:	d10a      	bne.n	800e83a <_vfiprintf_r+0x156>
 800e824:	7863      	ldrb	r3, [r4, #1]
 800e826:	2b2a      	cmp	r3, #42	@ 0x2a
 800e828:	d132      	bne.n	800e890 <_vfiprintf_r+0x1ac>
 800e82a:	9b03      	ldr	r3, [sp, #12]
 800e82c:	1d1a      	adds	r2, r3, #4
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	9203      	str	r2, [sp, #12]
 800e832:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e836:	3402      	adds	r4, #2
 800e838:	9305      	str	r3, [sp, #20]
 800e83a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e910 <_vfiprintf_r+0x22c>
 800e83e:	7821      	ldrb	r1, [r4, #0]
 800e840:	2203      	movs	r2, #3
 800e842:	4650      	mov	r0, sl
 800e844:	f7f1 fcc4 	bl	80001d0 <memchr>
 800e848:	b138      	cbz	r0, 800e85a <_vfiprintf_r+0x176>
 800e84a:	9b04      	ldr	r3, [sp, #16]
 800e84c:	eba0 000a 	sub.w	r0, r0, sl
 800e850:	2240      	movs	r2, #64	@ 0x40
 800e852:	4082      	lsls	r2, r0
 800e854:	4313      	orrs	r3, r2
 800e856:	3401      	adds	r4, #1
 800e858:	9304      	str	r3, [sp, #16]
 800e85a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e85e:	4829      	ldr	r0, [pc, #164]	@ (800e904 <_vfiprintf_r+0x220>)
 800e860:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e864:	2206      	movs	r2, #6
 800e866:	f7f1 fcb3 	bl	80001d0 <memchr>
 800e86a:	2800      	cmp	r0, #0
 800e86c:	d03f      	beq.n	800e8ee <_vfiprintf_r+0x20a>
 800e86e:	4b26      	ldr	r3, [pc, #152]	@ (800e908 <_vfiprintf_r+0x224>)
 800e870:	bb1b      	cbnz	r3, 800e8ba <_vfiprintf_r+0x1d6>
 800e872:	9b03      	ldr	r3, [sp, #12]
 800e874:	3307      	adds	r3, #7
 800e876:	f023 0307 	bic.w	r3, r3, #7
 800e87a:	3308      	adds	r3, #8
 800e87c:	9303      	str	r3, [sp, #12]
 800e87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e880:	443b      	add	r3, r7
 800e882:	9309      	str	r3, [sp, #36]	@ 0x24
 800e884:	e76a      	b.n	800e75c <_vfiprintf_r+0x78>
 800e886:	fb0c 3202 	mla	r2, ip, r2, r3
 800e88a:	460c      	mov	r4, r1
 800e88c:	2001      	movs	r0, #1
 800e88e:	e7a8      	b.n	800e7e2 <_vfiprintf_r+0xfe>
 800e890:	2300      	movs	r3, #0
 800e892:	3401      	adds	r4, #1
 800e894:	9305      	str	r3, [sp, #20]
 800e896:	4619      	mov	r1, r3
 800e898:	f04f 0c0a 	mov.w	ip, #10
 800e89c:	4620      	mov	r0, r4
 800e89e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8a2:	3a30      	subs	r2, #48	@ 0x30
 800e8a4:	2a09      	cmp	r2, #9
 800e8a6:	d903      	bls.n	800e8b0 <_vfiprintf_r+0x1cc>
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d0c6      	beq.n	800e83a <_vfiprintf_r+0x156>
 800e8ac:	9105      	str	r1, [sp, #20]
 800e8ae:	e7c4      	b.n	800e83a <_vfiprintf_r+0x156>
 800e8b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8b4:	4604      	mov	r4, r0
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	e7f0      	b.n	800e89c <_vfiprintf_r+0x1b8>
 800e8ba:	ab03      	add	r3, sp, #12
 800e8bc:	9300      	str	r3, [sp, #0]
 800e8be:	462a      	mov	r2, r5
 800e8c0:	4b12      	ldr	r3, [pc, #72]	@ (800e90c <_vfiprintf_r+0x228>)
 800e8c2:	a904      	add	r1, sp, #16
 800e8c4:	4630      	mov	r0, r6
 800e8c6:	f7fd ff55 	bl	800c774 <_printf_float>
 800e8ca:	4607      	mov	r7, r0
 800e8cc:	1c78      	adds	r0, r7, #1
 800e8ce:	d1d6      	bne.n	800e87e <_vfiprintf_r+0x19a>
 800e8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8d2:	07d9      	lsls	r1, r3, #31
 800e8d4:	d405      	bmi.n	800e8e2 <_vfiprintf_r+0x1fe>
 800e8d6:	89ab      	ldrh	r3, [r5, #12]
 800e8d8:	059a      	lsls	r2, r3, #22
 800e8da:	d402      	bmi.n	800e8e2 <_vfiprintf_r+0x1fe>
 800e8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8de:	f7fe fca5 	bl	800d22c <__retarget_lock_release_recursive>
 800e8e2:	89ab      	ldrh	r3, [r5, #12]
 800e8e4:	065b      	lsls	r3, r3, #25
 800e8e6:	f53f af1f 	bmi.w	800e728 <_vfiprintf_r+0x44>
 800e8ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e8ec:	e71e      	b.n	800e72c <_vfiprintf_r+0x48>
 800e8ee:	ab03      	add	r3, sp, #12
 800e8f0:	9300      	str	r3, [sp, #0]
 800e8f2:	462a      	mov	r2, r5
 800e8f4:	4b05      	ldr	r3, [pc, #20]	@ (800e90c <_vfiprintf_r+0x228>)
 800e8f6:	a904      	add	r1, sp, #16
 800e8f8:	4630      	mov	r0, r6
 800e8fa:	f7fe f9d3 	bl	800cca4 <_printf_i>
 800e8fe:	e7e4      	b.n	800e8ca <_vfiprintf_r+0x1e6>
 800e900:	0800efba 	.word	0x0800efba
 800e904:	0800efc4 	.word	0x0800efc4
 800e908:	0800c775 	.word	0x0800c775
 800e90c:	0800e6bf 	.word	0x0800e6bf
 800e910:	0800efc0 	.word	0x0800efc0

0800e914 <__sflush_r>:
 800e914:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e91c:	0716      	lsls	r6, r2, #28
 800e91e:	4605      	mov	r5, r0
 800e920:	460c      	mov	r4, r1
 800e922:	d454      	bmi.n	800e9ce <__sflush_r+0xba>
 800e924:	684b      	ldr	r3, [r1, #4]
 800e926:	2b00      	cmp	r3, #0
 800e928:	dc02      	bgt.n	800e930 <__sflush_r+0x1c>
 800e92a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	dd48      	ble.n	800e9c2 <__sflush_r+0xae>
 800e930:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e932:	2e00      	cmp	r6, #0
 800e934:	d045      	beq.n	800e9c2 <__sflush_r+0xae>
 800e936:	2300      	movs	r3, #0
 800e938:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e93c:	682f      	ldr	r7, [r5, #0]
 800e93e:	6a21      	ldr	r1, [r4, #32]
 800e940:	602b      	str	r3, [r5, #0]
 800e942:	d030      	beq.n	800e9a6 <__sflush_r+0x92>
 800e944:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e946:	89a3      	ldrh	r3, [r4, #12]
 800e948:	0759      	lsls	r1, r3, #29
 800e94a:	d505      	bpl.n	800e958 <__sflush_r+0x44>
 800e94c:	6863      	ldr	r3, [r4, #4]
 800e94e:	1ad2      	subs	r2, r2, r3
 800e950:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e952:	b10b      	cbz	r3, 800e958 <__sflush_r+0x44>
 800e954:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e956:	1ad2      	subs	r2, r2, r3
 800e958:	2300      	movs	r3, #0
 800e95a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e95c:	6a21      	ldr	r1, [r4, #32]
 800e95e:	4628      	mov	r0, r5
 800e960:	47b0      	blx	r6
 800e962:	1c43      	adds	r3, r0, #1
 800e964:	89a3      	ldrh	r3, [r4, #12]
 800e966:	d106      	bne.n	800e976 <__sflush_r+0x62>
 800e968:	6829      	ldr	r1, [r5, #0]
 800e96a:	291d      	cmp	r1, #29
 800e96c:	d82b      	bhi.n	800e9c6 <__sflush_r+0xb2>
 800e96e:	4a2a      	ldr	r2, [pc, #168]	@ (800ea18 <__sflush_r+0x104>)
 800e970:	40ca      	lsrs	r2, r1
 800e972:	07d6      	lsls	r6, r2, #31
 800e974:	d527      	bpl.n	800e9c6 <__sflush_r+0xb2>
 800e976:	2200      	movs	r2, #0
 800e978:	6062      	str	r2, [r4, #4]
 800e97a:	04d9      	lsls	r1, r3, #19
 800e97c:	6922      	ldr	r2, [r4, #16]
 800e97e:	6022      	str	r2, [r4, #0]
 800e980:	d504      	bpl.n	800e98c <__sflush_r+0x78>
 800e982:	1c42      	adds	r2, r0, #1
 800e984:	d101      	bne.n	800e98a <__sflush_r+0x76>
 800e986:	682b      	ldr	r3, [r5, #0]
 800e988:	b903      	cbnz	r3, 800e98c <__sflush_r+0x78>
 800e98a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e98c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e98e:	602f      	str	r7, [r5, #0]
 800e990:	b1b9      	cbz	r1, 800e9c2 <__sflush_r+0xae>
 800e992:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e996:	4299      	cmp	r1, r3
 800e998:	d002      	beq.n	800e9a0 <__sflush_r+0x8c>
 800e99a:	4628      	mov	r0, r5
 800e99c:	f7ff fab4 	bl	800df08 <_free_r>
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9a4:	e00d      	b.n	800e9c2 <__sflush_r+0xae>
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	4628      	mov	r0, r5
 800e9aa:	47b0      	blx	r6
 800e9ac:	4602      	mov	r2, r0
 800e9ae:	1c50      	adds	r0, r2, #1
 800e9b0:	d1c9      	bne.n	800e946 <__sflush_r+0x32>
 800e9b2:	682b      	ldr	r3, [r5, #0]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d0c6      	beq.n	800e946 <__sflush_r+0x32>
 800e9b8:	2b1d      	cmp	r3, #29
 800e9ba:	d001      	beq.n	800e9c0 <__sflush_r+0xac>
 800e9bc:	2b16      	cmp	r3, #22
 800e9be:	d11e      	bne.n	800e9fe <__sflush_r+0xea>
 800e9c0:	602f      	str	r7, [r5, #0]
 800e9c2:	2000      	movs	r0, #0
 800e9c4:	e022      	b.n	800ea0c <__sflush_r+0xf8>
 800e9c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9ca:	b21b      	sxth	r3, r3
 800e9cc:	e01b      	b.n	800ea06 <__sflush_r+0xf2>
 800e9ce:	690f      	ldr	r7, [r1, #16]
 800e9d0:	2f00      	cmp	r7, #0
 800e9d2:	d0f6      	beq.n	800e9c2 <__sflush_r+0xae>
 800e9d4:	0793      	lsls	r3, r2, #30
 800e9d6:	680e      	ldr	r6, [r1, #0]
 800e9d8:	bf08      	it	eq
 800e9da:	694b      	ldreq	r3, [r1, #20]
 800e9dc:	600f      	str	r7, [r1, #0]
 800e9de:	bf18      	it	ne
 800e9e0:	2300      	movne	r3, #0
 800e9e2:	eba6 0807 	sub.w	r8, r6, r7
 800e9e6:	608b      	str	r3, [r1, #8]
 800e9e8:	f1b8 0f00 	cmp.w	r8, #0
 800e9ec:	dde9      	ble.n	800e9c2 <__sflush_r+0xae>
 800e9ee:	6a21      	ldr	r1, [r4, #32]
 800e9f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e9f2:	4643      	mov	r3, r8
 800e9f4:	463a      	mov	r2, r7
 800e9f6:	4628      	mov	r0, r5
 800e9f8:	47b0      	blx	r6
 800e9fa:	2800      	cmp	r0, #0
 800e9fc:	dc08      	bgt.n	800ea10 <__sflush_r+0xfc>
 800e9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea06:	81a3      	strh	r3, [r4, #12]
 800ea08:	f04f 30ff 	mov.w	r0, #4294967295
 800ea0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea10:	4407      	add	r7, r0
 800ea12:	eba8 0800 	sub.w	r8, r8, r0
 800ea16:	e7e7      	b.n	800e9e8 <__sflush_r+0xd4>
 800ea18:	20400001 	.word	0x20400001

0800ea1c <_fflush_r>:
 800ea1c:	b538      	push	{r3, r4, r5, lr}
 800ea1e:	690b      	ldr	r3, [r1, #16]
 800ea20:	4605      	mov	r5, r0
 800ea22:	460c      	mov	r4, r1
 800ea24:	b913      	cbnz	r3, 800ea2c <_fflush_r+0x10>
 800ea26:	2500      	movs	r5, #0
 800ea28:	4628      	mov	r0, r5
 800ea2a:	bd38      	pop	{r3, r4, r5, pc}
 800ea2c:	b118      	cbz	r0, 800ea36 <_fflush_r+0x1a>
 800ea2e:	6a03      	ldr	r3, [r0, #32]
 800ea30:	b90b      	cbnz	r3, 800ea36 <_fflush_r+0x1a>
 800ea32:	f7fe fae1 	bl	800cff8 <__sinit>
 800ea36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d0f3      	beq.n	800ea26 <_fflush_r+0xa>
 800ea3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea40:	07d0      	lsls	r0, r2, #31
 800ea42:	d404      	bmi.n	800ea4e <_fflush_r+0x32>
 800ea44:	0599      	lsls	r1, r3, #22
 800ea46:	d402      	bmi.n	800ea4e <_fflush_r+0x32>
 800ea48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea4a:	f7fe fbee 	bl	800d22a <__retarget_lock_acquire_recursive>
 800ea4e:	4628      	mov	r0, r5
 800ea50:	4621      	mov	r1, r4
 800ea52:	f7ff ff5f 	bl	800e914 <__sflush_r>
 800ea56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea58:	07da      	lsls	r2, r3, #31
 800ea5a:	4605      	mov	r5, r0
 800ea5c:	d4e4      	bmi.n	800ea28 <_fflush_r+0xc>
 800ea5e:	89a3      	ldrh	r3, [r4, #12]
 800ea60:	059b      	lsls	r3, r3, #22
 800ea62:	d4e1      	bmi.n	800ea28 <_fflush_r+0xc>
 800ea64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea66:	f7fe fbe1 	bl	800d22c <__retarget_lock_release_recursive>
 800ea6a:	e7dd      	b.n	800ea28 <_fflush_r+0xc>

0800ea6c <__swbuf_r>:
 800ea6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea6e:	460e      	mov	r6, r1
 800ea70:	4614      	mov	r4, r2
 800ea72:	4605      	mov	r5, r0
 800ea74:	b118      	cbz	r0, 800ea7e <__swbuf_r+0x12>
 800ea76:	6a03      	ldr	r3, [r0, #32]
 800ea78:	b90b      	cbnz	r3, 800ea7e <__swbuf_r+0x12>
 800ea7a:	f7fe fabd 	bl	800cff8 <__sinit>
 800ea7e:	69a3      	ldr	r3, [r4, #24]
 800ea80:	60a3      	str	r3, [r4, #8]
 800ea82:	89a3      	ldrh	r3, [r4, #12]
 800ea84:	071a      	lsls	r2, r3, #28
 800ea86:	d501      	bpl.n	800ea8c <__swbuf_r+0x20>
 800ea88:	6923      	ldr	r3, [r4, #16]
 800ea8a:	b943      	cbnz	r3, 800ea9e <__swbuf_r+0x32>
 800ea8c:	4621      	mov	r1, r4
 800ea8e:	4628      	mov	r0, r5
 800ea90:	f000 f82a 	bl	800eae8 <__swsetup_r>
 800ea94:	b118      	cbz	r0, 800ea9e <__swbuf_r+0x32>
 800ea96:	f04f 37ff 	mov.w	r7, #4294967295
 800ea9a:	4638      	mov	r0, r7
 800ea9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea9e:	6823      	ldr	r3, [r4, #0]
 800eaa0:	6922      	ldr	r2, [r4, #16]
 800eaa2:	1a98      	subs	r0, r3, r2
 800eaa4:	6963      	ldr	r3, [r4, #20]
 800eaa6:	b2f6      	uxtb	r6, r6
 800eaa8:	4283      	cmp	r3, r0
 800eaaa:	4637      	mov	r7, r6
 800eaac:	dc05      	bgt.n	800eaba <__swbuf_r+0x4e>
 800eaae:	4621      	mov	r1, r4
 800eab0:	4628      	mov	r0, r5
 800eab2:	f7ff ffb3 	bl	800ea1c <_fflush_r>
 800eab6:	2800      	cmp	r0, #0
 800eab8:	d1ed      	bne.n	800ea96 <__swbuf_r+0x2a>
 800eaba:	68a3      	ldr	r3, [r4, #8]
 800eabc:	3b01      	subs	r3, #1
 800eabe:	60a3      	str	r3, [r4, #8]
 800eac0:	6823      	ldr	r3, [r4, #0]
 800eac2:	1c5a      	adds	r2, r3, #1
 800eac4:	6022      	str	r2, [r4, #0]
 800eac6:	701e      	strb	r6, [r3, #0]
 800eac8:	6962      	ldr	r2, [r4, #20]
 800eaca:	1c43      	adds	r3, r0, #1
 800eacc:	429a      	cmp	r2, r3
 800eace:	d004      	beq.n	800eada <__swbuf_r+0x6e>
 800ead0:	89a3      	ldrh	r3, [r4, #12]
 800ead2:	07db      	lsls	r3, r3, #31
 800ead4:	d5e1      	bpl.n	800ea9a <__swbuf_r+0x2e>
 800ead6:	2e0a      	cmp	r6, #10
 800ead8:	d1df      	bne.n	800ea9a <__swbuf_r+0x2e>
 800eada:	4621      	mov	r1, r4
 800eadc:	4628      	mov	r0, r5
 800eade:	f7ff ff9d 	bl	800ea1c <_fflush_r>
 800eae2:	2800      	cmp	r0, #0
 800eae4:	d0d9      	beq.n	800ea9a <__swbuf_r+0x2e>
 800eae6:	e7d6      	b.n	800ea96 <__swbuf_r+0x2a>

0800eae8 <__swsetup_r>:
 800eae8:	b538      	push	{r3, r4, r5, lr}
 800eaea:	4b29      	ldr	r3, [pc, #164]	@ (800eb90 <__swsetup_r+0xa8>)
 800eaec:	4605      	mov	r5, r0
 800eaee:	6818      	ldr	r0, [r3, #0]
 800eaf0:	460c      	mov	r4, r1
 800eaf2:	b118      	cbz	r0, 800eafc <__swsetup_r+0x14>
 800eaf4:	6a03      	ldr	r3, [r0, #32]
 800eaf6:	b90b      	cbnz	r3, 800eafc <__swsetup_r+0x14>
 800eaf8:	f7fe fa7e 	bl	800cff8 <__sinit>
 800eafc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb00:	0719      	lsls	r1, r3, #28
 800eb02:	d422      	bmi.n	800eb4a <__swsetup_r+0x62>
 800eb04:	06da      	lsls	r2, r3, #27
 800eb06:	d407      	bmi.n	800eb18 <__swsetup_r+0x30>
 800eb08:	2209      	movs	r2, #9
 800eb0a:	602a      	str	r2, [r5, #0]
 800eb0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb10:	81a3      	strh	r3, [r4, #12]
 800eb12:	f04f 30ff 	mov.w	r0, #4294967295
 800eb16:	e033      	b.n	800eb80 <__swsetup_r+0x98>
 800eb18:	0758      	lsls	r0, r3, #29
 800eb1a:	d512      	bpl.n	800eb42 <__swsetup_r+0x5a>
 800eb1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb1e:	b141      	cbz	r1, 800eb32 <__swsetup_r+0x4a>
 800eb20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb24:	4299      	cmp	r1, r3
 800eb26:	d002      	beq.n	800eb2e <__swsetup_r+0x46>
 800eb28:	4628      	mov	r0, r5
 800eb2a:	f7ff f9ed 	bl	800df08 <_free_r>
 800eb2e:	2300      	movs	r3, #0
 800eb30:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb32:	89a3      	ldrh	r3, [r4, #12]
 800eb34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eb38:	81a3      	strh	r3, [r4, #12]
 800eb3a:	2300      	movs	r3, #0
 800eb3c:	6063      	str	r3, [r4, #4]
 800eb3e:	6923      	ldr	r3, [r4, #16]
 800eb40:	6023      	str	r3, [r4, #0]
 800eb42:	89a3      	ldrh	r3, [r4, #12]
 800eb44:	f043 0308 	orr.w	r3, r3, #8
 800eb48:	81a3      	strh	r3, [r4, #12]
 800eb4a:	6923      	ldr	r3, [r4, #16]
 800eb4c:	b94b      	cbnz	r3, 800eb62 <__swsetup_r+0x7a>
 800eb4e:	89a3      	ldrh	r3, [r4, #12]
 800eb50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800eb54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb58:	d003      	beq.n	800eb62 <__swsetup_r+0x7a>
 800eb5a:	4621      	mov	r1, r4
 800eb5c:	4628      	mov	r0, r5
 800eb5e:	f000 f8b6 	bl	800ecce <__smakebuf_r>
 800eb62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb66:	f013 0201 	ands.w	r2, r3, #1
 800eb6a:	d00a      	beq.n	800eb82 <__swsetup_r+0x9a>
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	60a2      	str	r2, [r4, #8]
 800eb70:	6962      	ldr	r2, [r4, #20]
 800eb72:	4252      	negs	r2, r2
 800eb74:	61a2      	str	r2, [r4, #24]
 800eb76:	6922      	ldr	r2, [r4, #16]
 800eb78:	b942      	cbnz	r2, 800eb8c <__swsetup_r+0xa4>
 800eb7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eb7e:	d1c5      	bne.n	800eb0c <__swsetup_r+0x24>
 800eb80:	bd38      	pop	{r3, r4, r5, pc}
 800eb82:	0799      	lsls	r1, r3, #30
 800eb84:	bf58      	it	pl
 800eb86:	6962      	ldrpl	r2, [r4, #20]
 800eb88:	60a2      	str	r2, [r4, #8]
 800eb8a:	e7f4      	b.n	800eb76 <__swsetup_r+0x8e>
 800eb8c:	2000      	movs	r0, #0
 800eb8e:	e7f7      	b.n	800eb80 <__swsetup_r+0x98>
 800eb90:	20000108 	.word	0x20000108

0800eb94 <_raise_r>:
 800eb94:	291f      	cmp	r1, #31
 800eb96:	b538      	push	{r3, r4, r5, lr}
 800eb98:	4605      	mov	r5, r0
 800eb9a:	460c      	mov	r4, r1
 800eb9c:	d904      	bls.n	800eba8 <_raise_r+0x14>
 800eb9e:	2316      	movs	r3, #22
 800eba0:	6003      	str	r3, [r0, #0]
 800eba2:	f04f 30ff 	mov.w	r0, #4294967295
 800eba6:	bd38      	pop	{r3, r4, r5, pc}
 800eba8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ebaa:	b112      	cbz	r2, 800ebb2 <_raise_r+0x1e>
 800ebac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ebb0:	b94b      	cbnz	r3, 800ebc6 <_raise_r+0x32>
 800ebb2:	4628      	mov	r0, r5
 800ebb4:	f000 f830 	bl	800ec18 <_getpid_r>
 800ebb8:	4622      	mov	r2, r4
 800ebba:	4601      	mov	r1, r0
 800ebbc:	4628      	mov	r0, r5
 800ebbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ebc2:	f000 b817 	b.w	800ebf4 <_kill_r>
 800ebc6:	2b01      	cmp	r3, #1
 800ebc8:	d00a      	beq.n	800ebe0 <_raise_r+0x4c>
 800ebca:	1c59      	adds	r1, r3, #1
 800ebcc:	d103      	bne.n	800ebd6 <_raise_r+0x42>
 800ebce:	2316      	movs	r3, #22
 800ebd0:	6003      	str	r3, [r0, #0]
 800ebd2:	2001      	movs	r0, #1
 800ebd4:	e7e7      	b.n	800eba6 <_raise_r+0x12>
 800ebd6:	2100      	movs	r1, #0
 800ebd8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ebdc:	4620      	mov	r0, r4
 800ebde:	4798      	blx	r3
 800ebe0:	2000      	movs	r0, #0
 800ebe2:	e7e0      	b.n	800eba6 <_raise_r+0x12>

0800ebe4 <raise>:
 800ebe4:	4b02      	ldr	r3, [pc, #8]	@ (800ebf0 <raise+0xc>)
 800ebe6:	4601      	mov	r1, r0
 800ebe8:	6818      	ldr	r0, [r3, #0]
 800ebea:	f7ff bfd3 	b.w	800eb94 <_raise_r>
 800ebee:	bf00      	nop
 800ebf0:	20000108 	.word	0x20000108

0800ebf4 <_kill_r>:
 800ebf4:	b538      	push	{r3, r4, r5, lr}
 800ebf6:	4d07      	ldr	r5, [pc, #28]	@ (800ec14 <_kill_r+0x20>)
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	4604      	mov	r4, r0
 800ebfc:	4608      	mov	r0, r1
 800ebfe:	4611      	mov	r1, r2
 800ec00:	602b      	str	r3, [r5, #0]
 800ec02:	f7f5 fd8f 	bl	8004724 <_kill>
 800ec06:	1c43      	adds	r3, r0, #1
 800ec08:	d102      	bne.n	800ec10 <_kill_r+0x1c>
 800ec0a:	682b      	ldr	r3, [r5, #0]
 800ec0c:	b103      	cbz	r3, 800ec10 <_kill_r+0x1c>
 800ec0e:	6023      	str	r3, [r4, #0]
 800ec10:	bd38      	pop	{r3, r4, r5, pc}
 800ec12:	bf00      	nop
 800ec14:	20002220 	.word	0x20002220

0800ec18 <_getpid_r>:
 800ec18:	f7f5 bd7c 	b.w	8004714 <_getpid>

0800ec1c <_calloc_r>:
 800ec1c:	b570      	push	{r4, r5, r6, lr}
 800ec1e:	fba1 5402 	umull	r5, r4, r1, r2
 800ec22:	b934      	cbnz	r4, 800ec32 <_calloc_r+0x16>
 800ec24:	4629      	mov	r1, r5
 800ec26:	f7fd fc79 	bl	800c51c <_malloc_r>
 800ec2a:	4606      	mov	r6, r0
 800ec2c:	b928      	cbnz	r0, 800ec3a <_calloc_r+0x1e>
 800ec2e:	4630      	mov	r0, r6
 800ec30:	bd70      	pop	{r4, r5, r6, pc}
 800ec32:	220c      	movs	r2, #12
 800ec34:	6002      	str	r2, [r0, #0]
 800ec36:	2600      	movs	r6, #0
 800ec38:	e7f9      	b.n	800ec2e <_calloc_r+0x12>
 800ec3a:	462a      	mov	r2, r5
 800ec3c:	4621      	mov	r1, r4
 800ec3e:	f7fe fa66 	bl	800d10e <memset>
 800ec42:	e7f4      	b.n	800ec2e <_calloc_r+0x12>

0800ec44 <__ascii_mbtowc>:
 800ec44:	b082      	sub	sp, #8
 800ec46:	b901      	cbnz	r1, 800ec4a <__ascii_mbtowc+0x6>
 800ec48:	a901      	add	r1, sp, #4
 800ec4a:	b142      	cbz	r2, 800ec5e <__ascii_mbtowc+0x1a>
 800ec4c:	b14b      	cbz	r3, 800ec62 <__ascii_mbtowc+0x1e>
 800ec4e:	7813      	ldrb	r3, [r2, #0]
 800ec50:	600b      	str	r3, [r1, #0]
 800ec52:	7812      	ldrb	r2, [r2, #0]
 800ec54:	1e10      	subs	r0, r2, #0
 800ec56:	bf18      	it	ne
 800ec58:	2001      	movne	r0, #1
 800ec5a:	b002      	add	sp, #8
 800ec5c:	4770      	bx	lr
 800ec5e:	4610      	mov	r0, r2
 800ec60:	e7fb      	b.n	800ec5a <__ascii_mbtowc+0x16>
 800ec62:	f06f 0001 	mvn.w	r0, #1
 800ec66:	e7f8      	b.n	800ec5a <__ascii_mbtowc+0x16>

0800ec68 <__ascii_wctomb>:
 800ec68:	4603      	mov	r3, r0
 800ec6a:	4608      	mov	r0, r1
 800ec6c:	b141      	cbz	r1, 800ec80 <__ascii_wctomb+0x18>
 800ec6e:	2aff      	cmp	r2, #255	@ 0xff
 800ec70:	d904      	bls.n	800ec7c <__ascii_wctomb+0x14>
 800ec72:	228a      	movs	r2, #138	@ 0x8a
 800ec74:	601a      	str	r2, [r3, #0]
 800ec76:	f04f 30ff 	mov.w	r0, #4294967295
 800ec7a:	4770      	bx	lr
 800ec7c:	700a      	strb	r2, [r1, #0]
 800ec7e:	2001      	movs	r0, #1
 800ec80:	4770      	bx	lr

0800ec82 <__swhatbuf_r>:
 800ec82:	b570      	push	{r4, r5, r6, lr}
 800ec84:	460c      	mov	r4, r1
 800ec86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec8a:	2900      	cmp	r1, #0
 800ec8c:	b096      	sub	sp, #88	@ 0x58
 800ec8e:	4615      	mov	r5, r2
 800ec90:	461e      	mov	r6, r3
 800ec92:	da0d      	bge.n	800ecb0 <__swhatbuf_r+0x2e>
 800ec94:	89a3      	ldrh	r3, [r4, #12]
 800ec96:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ec9a:	f04f 0100 	mov.w	r1, #0
 800ec9e:	bf14      	ite	ne
 800eca0:	2340      	movne	r3, #64	@ 0x40
 800eca2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eca6:	2000      	movs	r0, #0
 800eca8:	6031      	str	r1, [r6, #0]
 800ecaa:	602b      	str	r3, [r5, #0]
 800ecac:	b016      	add	sp, #88	@ 0x58
 800ecae:	bd70      	pop	{r4, r5, r6, pc}
 800ecb0:	466a      	mov	r2, sp
 800ecb2:	f000 f849 	bl	800ed48 <_fstat_r>
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	dbec      	blt.n	800ec94 <__swhatbuf_r+0x12>
 800ecba:	9901      	ldr	r1, [sp, #4]
 800ecbc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ecc0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ecc4:	4259      	negs	r1, r3
 800ecc6:	4159      	adcs	r1, r3
 800ecc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eccc:	e7eb      	b.n	800eca6 <__swhatbuf_r+0x24>

0800ecce <__smakebuf_r>:
 800ecce:	898b      	ldrh	r3, [r1, #12]
 800ecd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ecd2:	079d      	lsls	r5, r3, #30
 800ecd4:	4606      	mov	r6, r0
 800ecd6:	460c      	mov	r4, r1
 800ecd8:	d507      	bpl.n	800ecea <__smakebuf_r+0x1c>
 800ecda:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ecde:	6023      	str	r3, [r4, #0]
 800ece0:	6123      	str	r3, [r4, #16]
 800ece2:	2301      	movs	r3, #1
 800ece4:	6163      	str	r3, [r4, #20]
 800ece6:	b003      	add	sp, #12
 800ece8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecea:	ab01      	add	r3, sp, #4
 800ecec:	466a      	mov	r2, sp
 800ecee:	f7ff ffc8 	bl	800ec82 <__swhatbuf_r>
 800ecf2:	9f00      	ldr	r7, [sp, #0]
 800ecf4:	4605      	mov	r5, r0
 800ecf6:	4639      	mov	r1, r7
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	f7fd fc0f 	bl	800c51c <_malloc_r>
 800ecfe:	b948      	cbnz	r0, 800ed14 <__smakebuf_r+0x46>
 800ed00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed04:	059a      	lsls	r2, r3, #22
 800ed06:	d4ee      	bmi.n	800ece6 <__smakebuf_r+0x18>
 800ed08:	f023 0303 	bic.w	r3, r3, #3
 800ed0c:	f043 0302 	orr.w	r3, r3, #2
 800ed10:	81a3      	strh	r3, [r4, #12]
 800ed12:	e7e2      	b.n	800ecda <__smakebuf_r+0xc>
 800ed14:	89a3      	ldrh	r3, [r4, #12]
 800ed16:	6020      	str	r0, [r4, #0]
 800ed18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed1c:	81a3      	strh	r3, [r4, #12]
 800ed1e:	9b01      	ldr	r3, [sp, #4]
 800ed20:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed24:	b15b      	cbz	r3, 800ed3e <__smakebuf_r+0x70>
 800ed26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	f000 f81e 	bl	800ed6c <_isatty_r>
 800ed30:	b128      	cbz	r0, 800ed3e <__smakebuf_r+0x70>
 800ed32:	89a3      	ldrh	r3, [r4, #12]
 800ed34:	f023 0303 	bic.w	r3, r3, #3
 800ed38:	f043 0301 	orr.w	r3, r3, #1
 800ed3c:	81a3      	strh	r3, [r4, #12]
 800ed3e:	89a3      	ldrh	r3, [r4, #12]
 800ed40:	431d      	orrs	r5, r3
 800ed42:	81a5      	strh	r5, [r4, #12]
 800ed44:	e7cf      	b.n	800ece6 <__smakebuf_r+0x18>
	...

0800ed48 <_fstat_r>:
 800ed48:	b538      	push	{r3, r4, r5, lr}
 800ed4a:	4d07      	ldr	r5, [pc, #28]	@ (800ed68 <_fstat_r+0x20>)
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	4604      	mov	r4, r0
 800ed50:	4608      	mov	r0, r1
 800ed52:	4611      	mov	r1, r2
 800ed54:	602b      	str	r3, [r5, #0]
 800ed56:	f7f5 fd29 	bl	80047ac <_fstat>
 800ed5a:	1c43      	adds	r3, r0, #1
 800ed5c:	d102      	bne.n	800ed64 <_fstat_r+0x1c>
 800ed5e:	682b      	ldr	r3, [r5, #0]
 800ed60:	b103      	cbz	r3, 800ed64 <_fstat_r+0x1c>
 800ed62:	6023      	str	r3, [r4, #0]
 800ed64:	bd38      	pop	{r3, r4, r5, pc}
 800ed66:	bf00      	nop
 800ed68:	20002220 	.word	0x20002220

0800ed6c <_isatty_r>:
 800ed6c:	b538      	push	{r3, r4, r5, lr}
 800ed6e:	4d06      	ldr	r5, [pc, #24]	@ (800ed88 <_isatty_r+0x1c>)
 800ed70:	2300      	movs	r3, #0
 800ed72:	4604      	mov	r4, r0
 800ed74:	4608      	mov	r0, r1
 800ed76:	602b      	str	r3, [r5, #0]
 800ed78:	f7f5 fd28 	bl	80047cc <_isatty>
 800ed7c:	1c43      	adds	r3, r0, #1
 800ed7e:	d102      	bne.n	800ed86 <_isatty_r+0x1a>
 800ed80:	682b      	ldr	r3, [r5, #0]
 800ed82:	b103      	cbz	r3, 800ed86 <_isatty_r+0x1a>
 800ed84:	6023      	str	r3, [r4, #0]
 800ed86:	bd38      	pop	{r3, r4, r5, pc}
 800ed88:	20002220 	.word	0x20002220

0800ed8c <_init>:
 800ed8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed8e:	bf00      	nop
 800ed90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed92:	bc08      	pop	{r3}
 800ed94:	469e      	mov	lr, r3
 800ed96:	4770      	bx	lr

0800ed98 <_fini>:
 800ed98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed9a:	bf00      	nop
 800ed9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed9e:	bc08      	pop	{r3}
 800eda0:	469e      	mov	lr, r3
 800eda2:	4770      	bx	lr
