INFO: [VRFC 10-2263] Analyzing Verilog file "C:/viv_projects/_git/ov5642_hdmi_camera/src/rtl/sccb_top/ov5642_init_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5642_init_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/viv_projects/_git/ov5642_hdmi_camera/src/rtl/sccb_top/sccb_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/viv_projects/_git/ov5642_hdmi_camera/src/rtl/sccb_top/sccb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/viv_projects/_git/ov5642_hdmi_camera/src/rtl/sccb_top/tb_sccb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sccb_top
