# Reading D:/Modeltech_pe_edu_10.3/tcl/vsim/pref.tcl 
# do oscilloscope_run_msim_rtl_vhdl.do 
# vmap altera C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera
# vmap -modelsim_quiet altera C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet altera C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera 
# Copying D:/Modeltech_pe_edu_10.3/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/Modeltech_pe_edu_10.3/win32pe_edu/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vmap lpm C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/lpm
# vmap -modelsim_quiet lpm C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/lpm 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet lpm C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/lpm 
# Modifying modelsim.ini
# vmap sgate C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/sgate
# vmap -modelsim_quiet sgate C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/sgate 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet sgate C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/sgate 
# Modifying modelsim.ini
# vmap altera_mf C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_mf
# vmap -modelsim_quiet altera_mf C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_mf 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet altera_mf C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vmap altera_lnsim C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_lnsim
# vmap -modelsim_quiet altera_lnsim C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_lnsim 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet altera_lnsim C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vmap cycloneiii C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/cycloneiii
# vmap -modelsim_quiet cycloneiii C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/cycloneiii 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet cycloneiii C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/msim_lib/vhdl_libs/cycloneiii 
# Modifying modelsim.ini
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# vmap -modelsim_quiet work rtl_work 
# Model Technology ModelSim PE vmap 10.3 Lib Mapping Utility 2014.01 Jan  6 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:47 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscilloscope
# -- Compiling architecture bdf_type of oscilloscope
# End time: 16:50:48 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:48 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ScopeVRAM
# -- Compiling architecture assign_statebits of ScopeVRAM
# End time: 16:50:48 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:49 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter0
# -- Compiling architecture SYN of lpm_counter0
# End time: 16:50:49 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:49 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter1
# -- Compiling architecture SYN of lpm_counter1
# End time: 16:50:50 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:50 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter2
# -- Compiling architecture SYN of lpm_counter2
# End time: 16:50:51 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:51 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare0
# -- Compiling architecture SYN of lpm_compare0
# End time: 16:50:52 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:52 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare1
# -- Compiling architecture SYN of lpm_compare1
# End time: 16:50:53 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:53 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare2
# -- Compiling architecture SYN of lpm_compare2
# End time: 16:50:53 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:53 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter3
# -- Compiling architecture SYN of lpm_counter3
# End time: 16:50:54 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:54 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare3
# -- Compiling architecture SYN of lpm_compare3
# End time: 16:50:55 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:55 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare4
# -- Compiling architecture SYN of lpm_compare4
# End time: 16:50:56 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:56 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare5
# -- Compiling architecture SYN of lpm_compare5
# End time: 16:50:57 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:57 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lpm_mux0
# -- Compiling architecture SYN of lpm_mux0
# End time: 16:50:58 on Mar 02,2014
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:58 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_constant0
# -- Compiling architecture SYN of lpm_constant0
# End time: 16:50:58 on Mar 02,2014
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht}
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:50:58 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscilloscope_vhd_tst
# -- Compiling architecture oscilloscope_arch of oscilloscope_vhd_tst
# End time: 16:50:59 on Mar 02,2014
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  osc_test
# //  ModelSim PE Student Edition 10.3 Jan  6 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=""+acc"" -t 1ps osc_test 
# Start time: 16:51:00 on Mar 02,2014
# ** Error: (vsim-3170) Could not find 'C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/rtl_work.osc_test'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./oscilloscope_run_msim_rtl_vhdl.do PAUSED at line 31
vcom -93 -work work -O0 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:51:20 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work -O0 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscilloscope
# -- Compiling architecture bdf_type of oscilloscope
# End time: 16:51:21 on Mar 02,2014
# Errors: 0, Warnings: 0
vcom -93 -work work -O0 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht
# Model Technology ModelSim PE Student Edition vcom 10.3 Compiler 2014.01 Jan  6 2014
# Start time: 16:51:21 on Mar 02,2014
# vcom -reportprogress 300 -93 -work work -O0 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscilloscope_vhd_tst
# -- Compiling architecture oscilloscope_arch of oscilloscope_vhd_tst
# End time: 16:51:22 on Mar 02,2014
# Errors: 0, Warnings: 0
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.oscilloscope_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=""+acc"" -t 1ps work.oscilloscope_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.oscilloscope_vhd_tst(oscilloscope_arch)
# Loading work.oscilloscope(bdf_type)
# Loading lpm.lpm_components
# Loading work.lpm_mux0(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.lpm_counter2(syn)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading work.lpm_compare0(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_compare(lpm_syn)
# Loading lpm.lpm_compare_unsigned(lpm_syn)
# Loading work.lpm_compare3(syn)
# Loading work.lpm_compare4(syn)
# Loading work.lpm_compare5(syn)
# Loading work.lpm_compare1(syn)
# Loading work.lpm_compare2(syn)
# Loading work.lpm_counter1(syn)
# Loading work.lpm_constant0(syn)
# Loading lpm.lpm_constant(lpm_syn)
# Loading work.scopevram(assign_statebits)
# Loading work.lpm_counter3(syn)
# Loading work.lpm_counter0(syn)
add wave -position insertpoint  \
sim:/oscilloscope_vhd_tst/ADDR
add wave -position insertpoint  \
sim:/oscilloscope_vhd_tst/CAS
add wave -position insertpoint  \
sim:/oscilloscope_vhd_tst/RAS
add wave -position insertpoint  \
sim:/oscilloscope_vhd_tst/DCLK
add wave -position insertpoint  \
sim:/oscilloscope_vhd_tst/SC
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /oscilloscope_vhd_tst/i1/b2v_ADDR_MUX/LPM_MUX_component
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 16:58:48 on Mar 02,2014
# Errors: 3, Warnings: 54
