Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Mar 11 13:54:52 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11222	   2264	  21412	  34898	   8852	xylophone_hero/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.
Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Fri Mar 11 13:55:48 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sat Mar 12 19:36:36 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Sat Mar 12 19:37:52 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successful
ly.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sat Mar 12 19:39:16 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sat Mar 12 19:40:34 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sat Mar 12 19:41:47 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Generating Block Diagram : C:\BenChenJess\Xylophone_Hero\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 13 13:34:15 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************

impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.
Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 13:35:20 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 13:42:02 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).

Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 13 18:16:48 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis

ERROR:Xst:2585 - Port <EXP_IO_44> of instance <video_capture_0> does not exist in definition <video_capture>.

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BCJ\Git\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

Project files have changed on disk.

At Local date and time: Sun Mar 13 18:18:25 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 52.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************

xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BCJ/Git/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BCJ/Git/Xylophone_Hero/implementation/xflow.opt 


Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc".
..

Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...

Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,228 out of  27,392   11%
    Number used as Flip Flops:                 3,192
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,320 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,841 out of  13,696   28%
  Number of Slices containing only related logic:   3,841 out of   3,841  100%
  Number of Slices containing unrelated logic:          0 out of   3,841    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,873 out of  27,392   17%
  Number used as logic:             4,320
  Number used as a route-thru:        179
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               48 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,710,893
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  48 out of 556     8%
      Number of LOCed IOBs                  48 out of 48    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3841 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:999a89) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 8 secs 

Phase 8.8
...............................

.....
.............
.....................
..
.....

.....

..
Phase 8.8 (Checksum:cbbf88) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 33 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 33 secs 


REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 

Writing design to file system.ncd


Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 36 secs 

Starting Router


Phase 1: 28178 unrouted;       REAL time: 42 secs 


Phase 2: 23676 unrouted;       REAL time: 45 secs 


Phase 3: 5553 unrouted;       REAL time: 50 secs 

Phase 4: 5553 unrouted; (385)      REAL time: 51 secs 


Phase 5: 5558 unrouted; (0)      REAL time: 52 secs 

Phase 6: 5558 unrouted; (0)      REAL time: 53 secs 


Phase 7: 0 unrouted; (0)      REAL time: 58 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 1 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  823 |  0.265     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX2S| No   |   95 |  0.158     |  1.223      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX4P| No   | 1281 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.092     |  1.438      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.061     |  2.309      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.012     |  1.338      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.005     |  2.353      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.014     |  1.280      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide
 |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.040     |  1.276      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.425ns|     9.575ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.394ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |     8.649ns|    16.351ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 7 secs 

Peak Memory Usage:  317 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 516165 paths, 0 nets, and 20740 connections

Design statistics:
   Minimum period:  16.351ns (Maximum frequency:  61.158MHz)


Analysis completed Sun Mar 13 18:21:22 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************

Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Sun Mar 13 18:21:25 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss
libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 


Output Directory (-od)		: C:\BCJ\Git\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - BW
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...


Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BCJ\Git\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BCJ\Git\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in C:\BCJ\Git\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  26363	   2340	  21428	  50131	   c3d3	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.

'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
C
RC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 18:25:26 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  26363	   2340	  21428	  50131	   c3d3	xylophone_hero/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successful
ly.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 18:27:13 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************

platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 52.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BCJ/Git/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BCJ/Git/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc".
..

Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...

Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,226 out of  27,392   11%
    Number used as Flip Flops:                 3,190
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,320 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,840 out of  13,696   28%
  Number of Slices containing only related logic:   3,840 out of   3,840  100%
  Number of Slices containing unrelated logic:          0 out of   3,840    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,873 out of  27,392   17%
  Number used as logic:             4,320
  Number used as a route-thru:        179
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               48 out of     556    8%
    IOB Flip Flops:                    39
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,710,885
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  48 out of 556     8%
      Number of LOCed IOBs                  48 out of 48    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3840 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:999a74) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 8 secs 

Phase 8.8
..........................................

.....
...........
.....................
............................
................

.....

.....

..
Phase 8.8 (Checksum:cafa08) REAL time: 25 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 25 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 37 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 37 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 38 secs 


REAL time consumed by placer: 40 secs 
CPU  time consumed by placer: 39 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 40 secs 
Total CPU time to Placer completion: 40 secs 

Starting Router


Phase 1: 28175 unrouted;       REAL time: 46 secs 


Phase 2: 23646 unrouted;       REAL time: 51 secs 


Phase 3: 5592 unrouted;       REAL time: 57 secs 

Phase 4: 5592 unrouted; (277)      REAL time: 57 secs 


Phase 5: 5592 unrouted; (0)      REAL time: 58 secs 

Phase 6: 5592 unrouted; (0)      REAL time: 58 secs 


Phase 7: 0 unrouted; (0)      REAL time: 1 mins 4 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 7 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 10 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  823 |  0.256     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX2S| No   |   95 |  0.116     |  1.221      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX4P| No   | 1280 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.019     |  1.338      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.000     |  2.825      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.082     |  1.358      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.005     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.017     |  1.361      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide
 |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.227     |  2.283      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.245ns|     9.755ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.501ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |     9.628ns|    15.372ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 14 secs 
Total CPU time to PAR completion: 1 mins 13 secs 

Peak Memory Usage:  317 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 516164 paths, 0 nets, and 20738 connections

Design statistics:
   Minimum period:  15.372ns (Maximum frequency:  65.053MHz)


Analysis completed Sun Mar 13 18:30:17 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Sun Mar 13 18:30:20 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 18:33:35 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 18:42:34 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 53.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..

*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BCJ/Git/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BCJ/Git/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc".
..

Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...

Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,245 out of  27,392   11%
    Number used as Flip Flops:                 3,209
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,349 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,859 out of  13,696   28%
  Number of Slices containing only related logic:   3,859 out of   3,859  100%
  Number of Slices containing unrelated logic:          0 out of   3,859    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,898 out of  27,392   17%
  Number used as logic:             4,349
  Number used as a route-thru:        175
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               48 out of     556    8%
    IOB Flip Flops:                    39
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,711,244
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  48 out of 556     8%
      Number of LOCed IOBs                  48 out of 48    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3859 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:999b9a) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 8 secs 

Phase 8.8
..............................

....
.............
.....................

....

....

..
Phase 8.8 (Checksum:d0d310) REAL time: 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 33 secs 


REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 36 secs 

Starting Router


Phase 1: 28291 unrouted;       REAL time: 42 secs 


Phase 2: 23849 unrouted;       REAL time: 46 secs 


Phase 3: 5644 unrouted;       REAL time: 52 secs 

Phase 4: 5644 unrouted; (0)      REAL time: 53 secs 

Phase 5: 5644 unrouted; (0)      REAL time: 53 secs 


Phase 6: 5644 unrouted; (0)      REAL time: 54 secs 


Phase 7: 0 unrouted; (0)      REAL time: 1 mins 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 3 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  839 |  0.258     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX2S| No   |   95 |  0.188     |  1.201      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX4P| No   | 1280 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.016     |  1.353      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.077     |  1.449      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.092     |  2.438      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.011     |  1.330      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.185     |  2.251      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG
 |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.012     |  2.409      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.178ns|     9.822ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.246ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |     9.665ns|    15.335ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 10 secs 
Total CPU time to PAR completion: 1 mins 9 secs 

Peak Memory Usage:  318 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 517876 paths, 0 nets, and 20784 connections

Design statistics:
   Minimum period:  15.335ns (Maximum frequency:  65.210MHz)


Analysis completed Sun Mar 13 18:45:35 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..

*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Sun Mar 13 18:45:38 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 13 18:52:04 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 55.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BCJ/Git/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BCJ/Git/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc".
..

Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...

Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,245 out of  27,392   11%
    Number used as Flip Flops:                 3,209
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,349 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,859 out of  13,696   28%
  Number of Slices containing only related logic:   3,859 out of   3,859  100%
  Number of Slices containing unrelated logic:          0 out of   3,859    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,898 out of  27,392   17%
  Number used as logic:             4,349
  Number used as a route-thru:        175
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               48 out of     556    8%
    IOB Flip Flops:                    39
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,711,244
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  48 out of 556     8%
      Number of LOCed IOBs                  48 out of 48    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3859 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:999b9a) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 8 secs 

Phase 8.8
..............................

....
.............
.....................

....

....

..
Phase 8.8 (Checksum:d0d310) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 33 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 33 secs 


REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 36 secs 

Starting Router


Phase 1: 28291 unrouted;       REAL time: 42 secs 


Phase 2: 23849 unrouted;       REAL time: 46 secs 


Phase 3: 5644 unrouted;       REAL time: 52 secs 

Phase 4: 5644 unrouted; (0)      REAL time: 53 secs 

Phase 5: 5644 unrouted; (0)      REAL time: 53 secs 


Phase 6: 5644 unrouted; (0)      REAL time: 54 secs 


Phase 7: 0 unrouted; (0)      REAL time: 1 mins 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 3 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  839 |  0.258     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX2S| No   |   95 |  0.188     |  1.201      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX4P| No   | 1280 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.016     |  1.353      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.077     |  1.449      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.092     |  2.438      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.011     |  1.330      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.185     |  2.251      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG
 |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.012     |  2.409      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.178ns|     9.822ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.246ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |     9.665ns|    15.335ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 10 secs 
Total CPU time to PAR completion: 1 mins 9 secs 

Peak Memory Usage:  318 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 517876 paths, 0 nets, and 20784 connections

Design statistics:
   Minimum period:  15.335ns (Maximum frequency:  65.210MHz)


Analysis completed Sun Mar 13 18:55:07 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!

touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Sun Mar 13 18:55:10 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11222	   2264	  21412	  34898	   8852	xylophone_hero/executable.elf

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 18:58:06 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 13 19:12:48 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 - 1
master(s) : 11 slave(s)

Check port drivers...

WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BCJ\Git\Xylophone_Hero\system.mhs line 232 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 69 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BCJ\Git\Xylophone_Hero\system.mhs line 101 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 110 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\BCJ\Git\Xylophone_Hero\system.mhs
line 123 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 156
- Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BCJ\Git\Xylophone_Hero\system.mhs line 170 -
Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 226 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 235 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
244 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BCJ\Git\Xylophone_Hero\system.mhs line
256 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
267 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BCJ\Git\Xylophone_Hero\system.mhs line
278 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BCJ\Git\Xylophone_Hero\system.mhs line 289 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:bw - C:\BCJ\Git\Xylophone_Hero\system.mhs line 300 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 311
- Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:frame - C:\BCJ\Git\Xylophone_Hero\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BCJ\Git\Xylophone_Hero\system.mhs line
333 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BCJ\Git\Xylophone_Hero\system.mhs line 150 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BCJ\Git\Xylophone_Hero\system.mhs line 186 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 53.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BCJ/Git/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BCJ/Git/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/BCJ/Git/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...

Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc".
..
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BCJ/Git/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for bmortazavi@ucla.edu on
   02/18/2011It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SL
AVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...

Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,245 out of  27,392   11%
    Number used as Flip Flops:                 3,209
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,349 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,859 out of  13,696   28%
  Number of Slices containing only related logic:   3,859 out of   3,859  100%
  Number of Slices containing unrelated logic:          0 out of   3,859    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,898 out of  27,392   17%
  Number used as logic:             4,349
  Number used as a route-thru:        175
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               48 out of     556    8%
    IOB Flip Flops:                    39
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,711,244
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  48 out of 556     8%
      Number of LOCed IOBs                  48 out of 48    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3859 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:999b9a) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 8 secs 

Phase 8.8
..............................

....
.............
.....................

....

....

..
Phase 8.8 (Checksum:d0d310) REAL time: 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 33 secs 


REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 35 secs 

Starting Router


Phase 1: 28291 unrouted;       REAL time: 42 secs 


Phase 2: 23849 unrouted;       REAL time: 46 secs 


Phase 3: 5644 unrouted;       REAL time: 52 secs 

Phase 4: 5644 unrouted; (0)      REAL time: 52 secs 

Phase 5: 5644 unrouted; (0)      REAL time: 53 secs 

Phase 6: 5644 unrouted; (0)      REAL time: 53 secs 


Phase 7: 0 unrouted; (0)      REAL time: 59 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 2 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 5 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  839 |  0.258     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX2S| No   |   95 |  0.188     |  1.201      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX4P| No   | 1280 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.016     |  1.353      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.077     |  1.449      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.092     |  2.438      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.011     |  1.330      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.185     |  2.251      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.012     |  2.409      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.178ns|     9.822ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.246ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |     9.665ns|    15.335ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 9 secs 
Total CPU time to PAR completion: 1 mins 8 secs 

Peak Memory Usage:  318 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 517876 paths, 0 nets, and 20784 connections

Design statistics:
   Minimum period:  15.335ns (Maximum frequency:  65.210MHz)


Analysis completed Sun Mar 13 19:15:47 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!
touch __xps/system_routed

xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Sun Mar 13 19:15:50 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Sun Mar 13 19:17:53 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 60 mA.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 1.
DeviceAttach: Cable is already attached to usb21.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....
read count != nBytes, rc = 20000015.
read failed 20000015.
'1': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'2': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'3': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'4': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'5': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'6': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Ad
Trying to terminate Process...



Done!

At Local date and time: Sun Mar 13 19:18:50 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 60 mA.

write cmdbuffer failed 20000015.

write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Sun Mar 13 19:19:56 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Sun Mar 13 19:20:28 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfull
y.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Sun Mar 13 19:29:23 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/uart.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xi2c_l.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

/cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xi2c_l.c:3:27: error: xipif_v1_23_b.h: No such file or directory
make: *** [xylophone_hero/executable.elf] Error 1



Done!

At Local date and time: Sun Mar 13 19:30:03 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/uart.c /cygdrive/c/BCJ/Git/Xylophone_Hero/xylophone_hero/src/xi2c_l.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  17294	   2420	  21424	  41138	   a0b2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Sun Mar 13 19:30:29 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1940038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successful
ly.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Invoked WebUpdate Installer...

At Local date and time: Sun Mar 13 19:36:13 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -rf implementation synthesis xst hdl

rm -rf xst.srp system.srp



Done!

At Local date and time: Sun Mar 13 19:36:23 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make netlistclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm



Done!

At Local date and time: Sun Mar 13 19:36:31 2011
 xbash -q -c "cd /cygdrive/c/BCJ/Git/Xylophone_Hero/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_0/lib/
rm -rf ppc405_1/lib/
rm -f libgen.log
rm -f xylophone_hero/executable.elf 




Done!

