# System_Verilog

#### SV_CODES
- [ALU](alu.sv)
- [BCD To 7-Segments](BCD_To_7_seg_module.sv)
