

================================================================
== Vivado HLS Report for 'acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit'
================================================================
* Date:           Mon May 13 02:32:55 2019

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        soc_proj_hls_deneme_1_dec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  605|  605|  605|  605|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  584|  584|         2|          -|          -|   292|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    277|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     198|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     198|    386|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_432_p2          |     +    |      0|  0|   9|           9|           1|
    |tmp_1_i_fu_416_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_1_i_i_fu_400_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_1_i_i_i_fu_357_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_2_i_fu_421_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_2_i_i_fu_406_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_2_i_i_i_fu_362_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_5_i_i_i_fu_330_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_i9_i_i_fu_321_p2   |    and   |      0|  0|   8|           8|           8|
    |exitcond_fu_426_p2     |   icmp   |      0|  0|   9|           9|           9|
    |grp_fu_268_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp10_fu_443_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp11_fu_447_p2        |    xor   |      0|  0|   1|           1|           1|
    |tmp12_fu_455_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp13_fu_461_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp14_fu_465_p2        |    xor   |      0|  0|   8|           8|           1|
    |tmp15_fu_471_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp16_fu_476_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_278_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_295_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_301_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_311_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_335_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp8_fu_380_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp9_fu_374_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp_3_fu_306_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_fu_482_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_i_i_i_fu_325_p2  |    xor   |      0|  0|   8|           8|           1|
    |tmp_5_fu_316_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_368_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_2_fu_394_p2    |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_fu_384_p2      |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_i_fu_351_p2    |    xor   |      0|  0|   8|           8|           8|
    |tmp_s_fu_283_p2        |    xor   |      0|  0|   8|           8|           8|
    |x_assign_1_fu_289_p2   |    xor   |      0|  0|   8|           8|           8|
    |y_assign_fu_346_p2     |    xor   |      0|  0|   8|           8|           8|
    |z_assign_fu_341_p2     |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 277|         277|         255|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|         24|    1|         24|
    |j_reg_243       |   9|          2|    9|         18|
    |state_address0  |  63|         25|    9|        225|
    |state_d0        |  16|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 109|         60|   27|        339|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  23|   0|   23|          0|
    |ciphertextbit_cast_reg_667  |   1|   0|    8|          7|
    |j_1_reg_685                 |   9|   0|    9|          0|
    |j_reg_243                   |   9|   0|    9|          0|
    |reg_256                     |   8|   0|    8|          0|
    |reg_260                     |   8|   0|    8|          0|
    |reg_264                     |   8|   0|    8|          0|
    |state_addr_11_reg_585       |   0|   0|    9|          9|
    |state_addr_2_reg_505        |   0|   0|    9|          9|
    |state_addr_3_reg_510        |   0|   0|    9|          9|
    |state_addr_5_reg_525        |   0|   0|    9|          9|
    |state_addr_7_reg_547        |   0|   0|    9|          9|
    |state_addr_9_reg_563        |   0|   0|    9|          9|
    |state_load_7_reg_557        |   8|   0|    8|          0|
    |state_load_8_reg_568        |   8|   0|    8|          0|
    |state_load_9_reg_579        |   8|   0|    8|          0|
    |state_load_reg_499          |   8|   0|    8|          0|
    |tmp3_reg_590                |   8|   0|    8|          0|
    |tmp6_reg_622                |   8|   0|    8|          0|
    |tmp7_reg_612                |   8|   0|    8|          0|
    |tmp_1_i_i_reg_657           |   8|   0|    8|          0|
    |tmp_1_i_reg_672             |   1|   0|    1|          0|
    |tmp_24_reg_520              |   1|   0|    1|          0|
    |tmp_25_reg_647              |   1|   0|    1|          0|
    |tmp_2_i_i_reg_662           |   8|   0|    8|          0|
    |tmp_2_i_reg_677             |   1|   0|    1|          0|
    |tmp_3_reg_595               |   8|   0|    8|          0|
    |tmp_5_reg_601               |   8|   0|    8|          0|
    |tmp_i_i_reg_642             |   8|   0|    8|          0|
    |tmp_s_reg_530               |   8|   0|    8|          0|
    |x_assign_1_reg_535          |   8|   0|    8|          0|
    |y_assign_reg_637            |   8|   0|    8|          0|
    |z_assign_reg_632            |   8|   0|    8|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 198|   0|  259|         61|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_start        |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_done         | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_idle         | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_ready        | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|state_address0  | out |    9|  ap_memory |                       state                      |     array    |
|state_ce0       | out |    1|  ap_memory |                       state                      |     array    |
|state_we0       | out |    1|  ap_memory |                       state                      |     array    |
|state_d0        | out |    8|  ap_memory |                       state                      |     array    |
|state_q0        |  in |    8|  ap_memory |                       state                      |     array    |
|ciphertextbit   |  in |    1|   ap_none  |                   ciphertextbit                  |    scalar    |
|ca              |  in |    1|   ap_none  |                        ca                        |    scalar    |
|cb              |  in |    1|   ap_none  |                        cb                        |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

