/*
 * s2mps27-register.h - PMIC register for the S2MPS27
 *
 *  Copyright (C) 2023 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2MPS27_REGISTER_H
#define __LINUX_S2MPS27_REGISTER_H

/* PMIC base addr */
#define S2MPS27_VGPIO_ADDR			0x00
#define S2MPS27_COM_ADDR			0x03
#define S2MPS27_RTC_ADDR			0x04
#define S2MPS27_PM1_ADDR			0x05
#define S2MPS27_PM2_ADDR			0x06
#define S2MPS27_PM3_ADDR			0x07
#define S2MPS27_ADC_ADDR			0x0A
#define S2MPS27_GPIO_ADDR			0x0B
#define S2MPS27_EXT_ADDR			0x0E

/* PMIC ADDRESS: VGPIO(0x00) */
#define S2MPS27_VGPIO_REG0			0x00
#define S2MPS27_VGPIO_PSI			0x01
#define S2MPS27_VGPIO_VGI0			0x02
#define S2MPS27_VGPIO_VGI1			0x03
#define S2MPS27_VGPIO_VGI2			0x04
#define S2MPS27_VGPIO_VGI3			0x05
#define S2MPS27_VGPIO_VGI4			0x06
#define S2MPS27_VGPIO_VGI5			0x07
#define S2MPS27_VGPIO_VGI6			0x08
#define S2MPS27_VGPIO_VGI7			0x09
#define S2MPS27_VGPIO_VGI8			0x0A
#define S2MPS27_VGPIO_VGI9			0x0B
#define S2MPS27_VGPIO_VGI10			0x0C
#define S2MPS27_VGPIO_VGI11			0x0D
#define S2MPS27_VGPIO_VGI12			0x0E
#define S2MPS27_VGPIO_VGI13			0x0F
#define S2MPS27_VGPIO_VGI14			0x10
#define S2MPS27_VGPIO_VGI15			0x11
#define S2MPS27_VGPIO_VGI16			0x12
#define S2MPS27_VGPIO_VGI17			0x13
#define S2MPS27_VGPIO_VGI18			0x14
#define S2MPS27_VGPIO_USID			0x30
#define S2MPS27_VGPIO_GSID_0			0x34
#define S2MPS27_VGPIO_GSID_1			0x35
#define S2MPS27_VGPIO_GSID_2			0x36
#define S2MPS27_VGPIO_GSID_3			0x37
#define S2MPS27_VGPIO_GSID_4			0x38
#define S2MPS27_VGPIO_GSID_5			0x39
#define S2MPS27_VGPIO_MAX_FREQ			0x40
#define S2MPS27_VGPIO_TIMEOUT_INIT_VALUE_L	0x44
#define S2MPS27_VGPIO_TIMEOUT_INIT_VALUE_H	0x45
#define S2MPS27_VGPIO_CONFIG			0x46
#define S2MPS27_VGPIO_DEBUG_0			0x50
#define S2MPS27_VGPIO_DEBUG_1			0x51
#define S2MPS27_VGPIO_DEBUG_2			0x52
#define S2MPS27_VGPIO_DEBUG_3			0x53
#define S2MPS27_VGPIO_NON_BLOCKING		0xE0
#define S2MPS27_VGPIO_VERSION_0			0xF0
#define S2MPS27_VGPIO_VERSION_1			0xF1
#define S2MPS27_VGPIO_VERSION_2			0xF2
#define S2MPS27_VGPIO_VERSION_3			0xF3

/* PMIC ADDRESS: COMMON(0x03) */
#define S2MPS27_COM_VGPIO_REG0_1		0x00
#define S2MPS27_COM_VGPIO_REG0_2		0x01
#define S2MPS27_COM_CHIP_ID			0x0E
#define S2MPS27_COM_PLATFORM_ID			0x0F
#define S2MPS27_COM_SPMI_CFG1			0x10
#define S2MPS27_COM_SPMI_CFG2			0x11
#define S2MPS27_COM_SPMI_CFG3			0x12
#define S2MPS27_COM_SPMI_CFG4			0x13
#define S2MPS27_COM_SPMI_CFG5			0x14
#define S2MPS27_COM_COM_CTRL1			0x15
#define S2MPS27_COM_TX_MASK			0x16
#define S2MPS27_COM_IRQ				0x17
#define S2MPS27_COM_COM_CTRL3			0x18
#define S2MPS27_COM_COM_CLK_ON			0x19
#define S2MPS27_COM_COM_CLK_OFF			0x1A
#define S2MPS27_COM_COM_OM			0x1B
#define S2MPS27_COM_COM_OTP_TEST		0x1C
#define S2MPS27_COM_COM_OTP_AW_OPT		0x1D
#define S2MPS27_COM_COM_OTP_ADRL		0x1E
#define S2MPS27_COM_COM_OTP_ADRH		0x1F
#define S2MPS27_COM_COM_OTP_DATA		0x20
#define S2MPS27_COM_COM_MONSEL1			0x21
#define S2MPS27_COM_COM_MONSEL2			0x22
#define S2MPS27_COM_COM_MONRD1			0x23
#define S2MPS27_COM_COM_MONRD2			0x24
#define S2MPS27_COM_COM_CCD			0x25
#define S2MPS27_COM_CHECKSUM_DATA		0x26
#define S2MPS27_COM_CHECKSUM_REF		0x27
#define S2MPS27_COM_CHECKSUM_RESULT		0x28
#define S2MPS27_COM_OTP_LOAD_EN_PAT		0x29
#define S2MPS27_COM_BUCK_OM			0x2A
#define S2MPS27_COM_BUCK_MON_SEL		0x2B
#define S2MPS27_COM_BUCK_MON_SEL2		0x2C
#define S2MPS27_COM_BUCK_MON_EN1		0x2D
#define S2MPS27_COM_COM_SPR_ADR_MSB1		0x50
#define S2MPS27_COM_COM_SPR_ADR_MSB2		0x51
#define S2MPS27_COM_COM_SPR_ADR1		0x52
#define S2MPS27_COM_COM_SPR_ADR2		0x53
#define S2MPS27_COM_COM_SPR_ADR3		0x54
#define S2MPS27_COM_COM_SPR_ADR4		0x55
#define S2MPS27_COM_COM_SPR_ADR5		0x56
#define S2MPS27_COM_COM_SPR_ADR6		0x57
#define S2MPS27_COM_COM_SPR_DAT1		0x58
#define S2MPS27_COM_COM_SPR_DAT2		0x59
#define S2MPS27_COM_COM_SPR_DAT3		0x5A
#define S2MPS27_COM_COM_SPR_DAT4		0x5B
#define S2MPS27_COM_COM_SPR_DAT5		0x5C
#define S2MPS27_COM_COM_SPR_DAT6		0x5D

/* CHIP ID MASK */
#define S2MPS27_CHIP_ID_MASK			(0xFF)
#define S2MPS27_CHIP_ID_HW_MASK			(0x0F)
#define S2MPS27_CHIP_ID_SW_MASK			(0xF0)
#define S2MPS27_CHIP_ID_HW(id)			(id & 0x0F)
#define S2MPS27_CHIP_ID_SW(id)			((id >> 4) & 0x0F)

/* PMIC ADDRESS: RTC(0x04) */
#define S2MPS27_RTC_CTRL			0x00
#define S2MPS27_RTC_WTSR_SMPL			0x01
#define S2MPS27_RTC_UPDATE			0x02
#define S2MPS27_CAP_SEL				0x03
#define S2MPS27_RTC_MSEC			0x04
#define S2MPS27_RTC_SEC				0x05
#define S2MPS27_RTC_MIN				0x06
#define S2MPS27_RTC_HOUR			0x07
#define S2MPS27_RTC_WEEK			0x08
#define S2MPS27_RTC_DAY				0x09
#define S2MPS27_RTC_MON				0x0A
#define S2MPS27_RTC_YEAR			0x0B
#define S2MPS27_RTC_A0SEC			0x0C
#define S2MPS27_RTC_A0MIN			0x0D
#define S2MPS27_RTC_A0HOUR			0x0E
#define S2MPS27_RTC_A0WEEK			0x0F
#define S2MPS27_RTC_A0DAY			0x10
#define S2MPS27_RTC_A0MON			0x11
#define S2MPS27_RTC_A0YEAR			0x12
#define S2MPS27_RTC_A1SEC			0x13
#define S2MPS27_RTC_A1MIN			0x14
#define S2MPS27_RTC_A1HOUR			0x15
#define S2MPS27_RTC_A1WEEK			0x16
#define S2MPS27_RTC_A1DAY			0x17
#define S2MPS27_RTC_A1MON			0x18
#define S2MPS27_RTC_A1YEAR			0x19
#define S2MPS27_RTC_OSC_CTRL			0x1A
#define S2MPS27_RTC_SECURE_CNT1			0x1B
#define S2MPS27_RTC_SECURE_CNT2			0x1C
#define S2MPS27_RTC_SECURE_CNT3			0x1D
#define S2MPS27_RTC_SECURE_CNT4			0x1E
#define S2MPS27_RTC_DEBUG1			0x1F
#define S2MPS27_RTC_DEBUG2			0x20
#define S2MPS27_RTC_DEBUG3			0x21
#define S2MPS27_RTC_RCO_TRIM			0x22
#define S2MPS27_RTC_SECURE1			0x23
#define S2MPS27_RTC_SECURE2			0x24
#define S2MPS27_RTC_SECURE3			0x25
#define S2MPS27_RTC_SECURE4			0x26
#define S2MPS27_RTC_WDT				0x27
#define S2MPS27_RTC_TEST			0x28

#define RTC_DEV_NAME				"s2mps27-rtc"

/* RTC Control Register */
#define S2MPS27_RTC_BCD_EN_SHIFT	0
#define S2MPS27_RTC_BCD_EN_MASK		(1 << S2MPS27_RTC_BCD_EN_SHIFT)
#define S2MPS27_RTC_MODEL24_SHIFT	1
#define S2MPS27_RTC_MODEL24_MASK	(1 << S2MPS27_RTC_MODEL24_SHIFT)
/* WTSR and SMPL Register */
#define S2MPS27_RTC_WTSRT_SHIFT		0
#define S2MPS27_RTC_SMPLT_SHIFT		3
#define S2MPS27_RTC_WTSRT_MASK		(7 << S2MPS27_RTC_WTSRT_SHIFT)
#define S2MPS27_RTC_SMPLT_MASK		(7 << S2MPS27_RTC_SMPLT_SHIFT)
#define S2MPS27_RTC_WTSR_EN_SHIFT	6
#define S2MPS27_RTC_SMPL_EN_SHIFT	7
#define S2MPS27_RTC_WTSR_EN_MASK	(1 << S2MPS27_RTC_WTSR_EN_SHIFT)
#define S2MPS27_RTC_SMPL_EN_MASK	(1 << S2MPS27_RTC_SMPL_EN_SHIFT)
#define S2MPS27_RTC_SUB_SMPL_EN_SHIFT	3
#define S2MPS27_RTC_SUB_SMPL_EN_MASK	(1 << S2MPS27_RTC_SUB_SMPL_EN_SHIFT)
/* RTC Update Register */
#define S2MPS27_RTC_RUDR_SHIFT		0
#define S2MPS27_RTC_RUDR_MASK		(1 << S2MPS27_RTC_RUDR_SHIFT)
#define S2MPS27_RTC_AUDR_SHIFT		4
#define S2MPS27_RTC_AUDR_MASK		(1 << S2MPS27_RTC_AUDR_SHIFT)
#if IS_ENABLED(CONFIG_RTC_BOOT_ALARM)
#define S2MPS27_RTC_WAKE_SHIFT		3
#define S2MPS27_RTC_WAKE_MASK		(1 << S2MPS27_RTC_WAKE_SHIFT)
#endif
#define S2MPS27_RTC_FREEZE_SHIFT	2
#define S2MPS27_RTC_FREEZE_MASK		(1 << S2MPS27_RTC_FREEZE_SHIFT)
#define S2MPS27_RTC_WUDR_SHIFT		1
#define S2MPS27_RTC_WUDR_MASK		(1 << S2MPS27_RTC_WUDR_SHIFT)
/* RTC HOUR Register */
#define S2MPS27_RTC_HOUR_PM_SHIFT	6
#define S2MPS27_RTC_HOUR_PM_MASK	(1 << S2MPS27_RTC_HOUR_PM_SHIFT)
/* RTC Alarm Enable */
#define S2MPS27_RTC_ALARM_ENABLE_SHIFT	7
#define S2MPS27_RTC_ALARM_ENABLE_MASK	(1 << S2MPS27_RTC_ALARM_ENABLE_SHIFT)
/* PMIC STATUS2 Register */
#define S2MPS27_RTCA0E			(1<<2)
#define S2MPS27_RTCA1E			(1<<1)

/* RTC Optimize */
#define S2MPS27_RTC_OSC_BIAS_UP_SHIFT	2
#define S2MPS27_RTC_OSC_BIAS_UP_MASK	(1 << S2MPS27_RTC_OSC_BIAS_UP_SHIFT)
#define S2MPS27_RTC_CAP_SEL_SHIFT	0
#define S2MPS27_RTC_CAP_SEL_MASK	(0x03 << S2MPS27_RTC_CAP_SEL_SHIFT)
#define S2MPS27_RTC_OSC_XIN_SHIFT	5
#define S2MPS27_RTC_OSC_XIN_MASK	(0x07 << S2MPS27_RTC_OSC_XIN_SHIFT)
#define S2MPS27_RTC_OSC_XOUT_SHIFT	2
#define S2MPS27_RTC_OSC_XOUT_MASK	(0x07 << S2MPS27_RTC_OSC_XOUT_SHIFT)

/* RTC_WDT */
#define S2MPS27_RTC_WDT_EN		(1 << 0)
#define S2MPS27_RTC_WDT_TIME_SHIFT	1
#define S2MPS27_RTC_WDT_TIME_MASK	(3 << S2MPS27_RTC_WDT_TIME_SHIFT)

/* PMIC ADDRESS: OOTP1(0x05) */
#define S2MPS27_PM1_INT1			0x00
#define S2MPS27_PM1_INT2			0x01
#define S2MPS27_PM1_INT3			0x02
#define S2MPS27_PM1_INT4			0x03
#define S2MPS27_PM1_INT5			0x04
#define S2MPS27_PM1_INT1M			0x05
#define S2MPS27_PM1_INT2M			0x06
#define S2MPS27_PM1_INT3M			0x07
#define S2MPS27_PM1_INT4M			0x08
#define S2MPS27_PM1_INT5M			0x09
#define S2MPS27_PM1_STATUS1			0x0A
#define S2MPS27_PM1_STATUS2			0x0B
#define S2MPS27_PM1_PWRONSRC1			0x0C
#define S2MPS27_PM1_PWRONSRC2			0x0D
#define S2MPS27_PM1_OFFSRC1_CUR			0x0E
#define S2MPS27_PM1_OFFSRC2_CUR			0x0F
#define S2MPS27_PM1_OFFSRC1_OLD1		0x10
#define S2MPS27_PM1_OFFSRC2_OLD1		0x11
#define S2MPS27_PM1_OFFSRC1_OLD2		0x12
#define S2MPS27_PM1_OFFSRC2_OLD2		0x13
#define S2MPS27_PM1_BU_CHG			0x17
#define S2MPS27_PM1_RTC_BUF			0x18
#define S2MPS27_PM1_CTRL1			0x19
#define S2MPS27_PM1_CTRL2			0x1A
#define S2MPS27_PM1_CTRL3			0x1B
#define S2MPS27_PM1_ETC_OTP1			0x1C
#define S2MPS27_PM1_ETC_OTP2			0x1D
#define S2MPS27_PM1_UVLO_OTP			0x1E
#define S2MPS27_PM1_CFG_PM			0x1F
#define S2MPS27_PM1_TIME_CTRL			0x20
#define S2MPS27_PM1_BUCK_SR1_CTRL		0x21
#define S2MPS27_PM1_BUCK_SR1_OUT1		0x22
#define S2MPS27_PM1_BUCK_SR1_OUT2		0x23
#define S2MPS27_PM1_BUCK_SR1_DVS		0x24
#define S2MPS27_PM1_BUCK_SR1_OCP		0x25
#define S2MPS27_PM1_BB_CTRL			0x26
#define S2MPS27_PM1_BB_OUT1			0x27
#define S2MPS27_PM1_BB_OUT2			0x28
#define S2MPS27_PM1_BB_DVS1			0x29
#define S2MPS27_PM1_BB_DVS2			0x2A
#define S2MPS27_PM1_BB_OCP			0x2B
#define S2MPS27_PM1_LDO1_CTRL			0x2C
#define S2MPS27_PM1_LDO2_CTRL			0x2D
#define S2MPS27_PM1_LDO3_CTRL			0x2E
#define S2MPS27_PM1_LDO4_CTRL			0x2F
#define S2MPS27_PM1_LDO5_CTRL			0x30
#define S2MPS27_PM1_LDO6_CTRL			0x31
#define S2MPS27_PM1_LDO7_CTRL			0x32
#define S2MPS27_PM1_LDO8_CTRL			0x33
#define S2MPS27_PM1_LDO9_CTRL			0x34
#define S2MPS27_PM1_LDO10_CTRL			0x35
#define S2MPS27_PM1_LDO11_CTRL			0x36
#define S2MPS27_PM1_LDO12_CTRL			0x37
#define S2MPS27_PM1_LDO13_CTRL			0x38
#define S2MPS27_PM1_LDO14_CTRL			0x39
#define S2MPS27_PM1_LDO15_CTRL			0x3A
#define S2MPS27_PM1_LDO16_CTRL			0x3B
#define S2MPS27_PM1_LDO17_CTRL			0x3C
#define S2MPS27_PM1_LDO18_CTRL			0x3D
#define S2MPS27_PM1_LDO_DSCH1			0x3E
#define S2MPS27_PM1_LDO_DSCH2			0x3F
#define S2MPS27_PM1_LDO_DSCH3			0x40
#define S2MPS27_PM1_LDO_DSCH4			0x41
#define S2MPS27_PM1_GPIO_SEQ_CTRL		0x42
#define S2MPS27_PM1_WRST_CTRL1			0x43
#define S2MPS27_PM1_WRST_CTRL2			0x44
#define S2MPS27_PM1_WRST_CTRL3			0x45
#define S2MPS27_PM1_EXT_CTRL5			0xFA
#define S2MPS27_PM1_EXT_PWRHOLD			0xFB
#define S2MPS27_PM1_EXT_CTRL2			0xFD
#define S2MPS27_PM1_EXT_CTRL3			0xFE
#define S2MPS27_PM1_EXT_CTRL1			0xFF

/* PMIC ADDRESS: OOTP2(0x06) */
#define S2MPS27_PM2_ONSEQ_CTRL1			0x00
#define S2MPS27_PM2_ONSEQ_CTRL2			0x01
#define S2MPS27_PM2_ONSEQ_CTRL3			0x02
#define S2MPS27_PM2_ONSEQ_CTRL4			0x03
#define S2MPS27_PM2_ONSEQ_CTRL5			0x04
#define S2MPS27_PM2_ONSEQ_CTRL6			0x05
#define S2MPS27_PM2_ONSEQ_CTRL7			0x06
#define S2MPS27_PM2_ONSEQ_CTRL8			0x07
#define S2MPS27_PM2_ONSEQ_CTRL9			0x08
#define S2MPS27_PM2_ONSEQ_CTRL10		0x09
#define S2MPS27_PM2_ONSEQ_CTRL11		0x0A
#define S2MPS27_PM2_ONSEQ_CTRL12		0x0B
#define S2MPS27_PM2_ONSEQ_CTRL13		0x0C
#define S2MPS27_PM2_ONSEQ_CTRL14		0x0D
#define S2MPS27_PM2_ONSEQ_CTRL15		0x0E
#define S2MPS27_PM2_ONSEQ_CTRL16		0x0F
#define S2MPS27_PM2_ONSEQ_CTRL17		0x10
#define S2MPS27_PM2_ONSEQ_CTRL18		0x11
#define S2MPS27_PM2_ONSEQ_CTRL19		0x12
#define S2MPS27_PM2_ONSEQ_CTRL20		0x13
#define S2MPS27_PM2_ONSEQ_CTRL21		0x14
#define S2MPS27_PM2_OFF_SEQ_CTRL1		0x15
#define S2MPS27_PM2_OFF_SEQ_CTRL2		0x16
#define S2MPS27_PM2_OFF_SEQ_CTRL3		0x17
#define S2MPS27_PM2_OFF_SEQ_CTRL4		0x18
#define S2MPS27_PM2_OFF_SEQ_CTRL5		0x19
#define S2MPS27_PM2_OFF_SEQ_CTRL6		0x1A
#define S2MPS27_PM2_OFF_SEQ_CTRL7		0x1B
#define S2MPS27_PM2_OFF_SEQ_CTRL8		0x1C
#define S2MPS27_PM2_OFF_SEQ_CTRL9		0x1D
#define S2MPS27_PM2_OFF_SEQ_CTRL10		0x1E
#define S2MPS27_PM2_OFF_SEQ_CTRL11		0x1F
#define S2MPS27_PM2_M_SEL_VGPIO1		0x20
#define S2MPS27_PM2_M_SEL_VGPIO2		0x21
#define S2MPS27_PM2_M_SEL_VGPIO3		0x22
#define S2MPS27_PM2_M_SEL_VGPIO4		0x23
#define S2MPS27_PM2_M_SEL_VGPIO5		0x24
#define S2MPS27_PM2_M_SEL_VGPIO6		0x25
#define S2MPS27_PM2_M_SEL_VGPIO7		0x26
#define S2MPS27_PM2_M_SEL_VGPIO8		0x27
#define S2MPS27_PM2_M_SEL_VGPIO9		0x28
#define S2MPS27_PM2_M_SEL_VGPIO10		0x29
#define S2MPS27_PM2_M_SEL_VGPIO11		0x2A
#define S2MPS27_PM2_M_SEL_VGPIO12		0x2B
#define S2MPS27_PM2_M_SEL_VGPIO13		0x2C
#define S2MPS27_PM2_M_SEL_VGPIO14		0x2D
#define S2MPS27_PM2_M_SEL_VGPIO15		0x2E
#define S2MPS27_PM2_M_SEL_VGPIO16		0x2F
#define S2MPS27_PM2_M_SEL_VGPIO17		0x30
#define S2MPS27_PM2_M_SEL_VGPIO18		0x31
#define S2MPS27_PM2_M_SEL_VGPIO19		0x32
#define S2MPS27_PM2_M_SEL_VGPIO20		0x33
#define S2MPS27_PM2_M_SEL_VGPIO21		0x34
#define S2MPS27_PM2_M_SEL_DVS_EN1		0x35
#define S2MPS27_PM2_OFF_CTRL1			0x36
#define S2MPS27_PM2_OFF_CTRL2			0x37
#define S2MPS27_PM2_OFF_CTRL3			0x38
#define S2MPS27_PM2_OFF_CTRL4			0x39
#define S2MPS27_PM2_OFF_CTRL5			0x3A
#define S2MPS27_PM2_OFF_CTRL6			0x3B
#define S2MPS27_PM2_OFF_CTRL7			0x3C
#define S2MPS27_PM2_CFG_PM1			0x3D
#define S2MPS27_PM2_CFG_PM2			0x3E
#define S2MPS27_PM2_CFG_PM3			0x3F
#define S2MPS27_PM2_CFG_PM4			0x40
#define S2MPS27_PM2_CFG_PM5			0x41
#define S2MPS27_PM2_CFG_PM6			0x42
#define S2MPS27_PM2_LDO_OI_CTRL1		0x43
#define S2MPS27_PM2_LDO_OI_CTRL2		0x44
#define S2MPS27_PM2_LDO_OI_CTRL3		0x45
#define S2MPS27_PM2_LDO_OI_CTRL4		0x46
#define S2MPS27_PM2_OI_OVP_CTRL			0x47
#define S2MPS27_PM2_OVP_CTRL2			0x48
#define S2MPS27_PM2_IPTAT			0x49
#define S2MPS27_PM2_DCXO_CTRL1			0x4A
#define S2MPS27_PM2_DCXO_CTRL2			0x4B
#define S2MPS27_PM2_DCXO_CTRL3			0x4C
#define S2MPS27_PM2_VGPIO_REG0_0		0xE0
#define S2MPS27_PM2_VGPIO_REG0_1		0xE1
#define S2MPS27_PM2_VGPIO2			0xE2
#define S2MPS27_PM2_VGPIO3			0xE3
#define S2MPS27_PM2_VGPIO4			0xE4
#define S2MPS27_PM2_VGPIO5			0xE5
#define S2MPS27_PM2_VGPIO6			0xE6
#define S2MPS27_PM2_VGPIO7			0xE7
#define S2MPS27_PM2_VGPIO8			0xE8
#define S2MPS27_PM2_VGPIO9			0xE9
#define S2MPS27_PM2_VGPIO18			0xEA
#define S2MPS27_PM2_VGPIO19			0xEB
#define S2MPS27_PM2_VGPIO20			0xEC

/* PMIC ADDRESS: OOTP3(0x07) */
#define S2MPS27_PM3_SEQ_CTRL1			0x00
#define S2MPS27_PM3_SEQ_CTRL2			0x01
#define S2MPS27_PM3_SEQ_CTRL3			0x02
#define S2MPS27_PM3_SEQ_CTRL4			0x03
#define S2MPS27_PM3_SEQ_CTRL5			0x04
#define S2MPS27_PM3_PSI_CTRL1			0x05
#define S2MPS27_PM3_PSI_CTRL2			0x06
#define S2MPS27_PM3_PSI_CTRL3			0x07
#define S2MPS27_PM3_PSI_CTRL4			0x08
#define S2MPS27_PM3_PSI_CTRL5			0x09
#define S2MPS27_PM3_PSI_CTRL6			0x0A
#define S2MPS27_PM3_TEST_CTRL1			0x0B
#define S2MPS27_PM3_TEST_CTRL2			0x0C
#define S2MPS27_PM3_TEST_CTRL3			0x0D
#define S2MPS27_PM3_TEST_CTRL4			0x0E
#define S2MPS27_PM3_TEST_CTRL5			0x0F
#define S2MPS27_PM3_TEST_CTRL6			0x10
#define S2MPS27_PM3_PROT_CTRL			0x11
#define S2MPS27_PM3_DUMP_CTRL1			0x12
#define S2MPS27_PM3_DUMP_CTRL2			0x13
#define S2MPS27_PM3_PSI_OFF_SRC			0x14
#define S2MPS27_PM3_DEBUG_IRQ1			0x20
#define S2MPS27_PM3_DEBUG_IRQ2			0x21

/* S2MPS27 ADC(0x0A) Address */
#define S2MPS27_ADC_ADC_INTP			0x00
#define S2MPS27_ADC_ADC_INTM			0x01
#define S2MPS27_ADC_ADC_STATUS			0x02
#define S2MPS27_ADC_ADC_CTRL1			0x03
#define S2MPS27_ADC_ADC_CTRL2			0x04
#define S2MPS27_ADC_ADC_CTRL3			0x05
#define S2MPS27_ADC_ADC_CTRL4			0x06
#define S2MPS27_ADC_ADC_CTRL5			0x07
#define S2MPS27_ADC_AVG_NUM_SET			0x08
#define S2MPS27_ADC_PERIOD_CTRL			0x09
#define S2MPS27_ADC_NTC_MUX_SEL			0x0A
#define S2MPS27_ADC_GPADC_MUX_SEL		0x0B
#define S2MPS27_ADC_NTC_TH_CTRL0		0x0C
#define S2MPS27_ADC_NTC_TH_CTRL1		0x0D
#define S2MPS27_ADC_NTC_TH_CTRL2		0x0E
#define S2MPS27_ADC_NTC_TH_CTRL3		0x0F
#define S2MPS27_ADC_NTC0_DATA_L			0x10
#define S2MPS27_ADC_NTC0_DATA_H			0x11
#define S2MPS27_ADC_NTC1_DATA_L			0x12
#define S2MPS27_ADC_NTC1_DATA_H			0x13
#define S2MPS27_ADC_GPADC_DATA_L		0x14
#define S2MPS27_ADC_GPADC_DATA_H		0x15
#define S2MPS27_ADC_ADC_CONFIG			0x16
#define S2MPS27_ADC_ADC_TEST			0x17

/* PMIC ADDRESS: GPIO(0x0B) */
#define S2MPS27_GPIO_GPIO0_SET			0x00
#define S2MPS27_GPIO_GPIO1_SET			0x01
#define S2MPS27_GPIO_GPIO2_SET			0x02
#define S2MPS27_GPIO_GPIO3_SET			0x03
#define S2MPS27_GPIO_GPIO4_SET			0x04
#define S2MPS27_GPIO_GPIO5_SET			0x05
#define S2MPS27_GPIO_GPIO_MODE1			0x06
#define S2MPS27_GPIO_GPIO_MODE2			0x07
#define S2MPS27_GPIO_GPIO_CFG			0x08
#define S2MPS27_GPIO_GPIO_IRQ1			0x10
#define S2MPS27_GPIO_GPIO_IRQ2			0x11
#define S2MPS27_GPIO_GPIO_IRQM1			0x12
#define S2MPS27_GPIO_GPIO_IRQM2			0x13
#define S2MPS27_GPIO_GPIO_STATUS		0x14
#define S2MPS27_GPIO_GPIO_PO_STATUS		0x15

#if 0 /* TODO: remove*/
/* PMIC ADDRESS: OOTP1_bitmap */
#define S2MPU15_PM1_GPIO0_SET			0xEB // Check bitmap and name
#define S2MPU15_PM1_GPIO1_SET			0xEC
#define S2MPU15_PM1_GPIO_STATUS			0xEE
#define S2MPU15_PM1_GPIO_INTM			0xEF
#define S2MPU15_PM1_GPIO_INT			0xF0
#endif
/* PMIC 1 mask */
#define BUCK_RAMP_MASK			(0x03)
#define BUCK_RAMP_UP_SHIFT		6

/* LDO/BUCK output voltage control */
#define S2MPS27_LDO_VSEL_MASK		0x3F	/* LDO_CTRL */
#define S2MPS27_BUCK_VSEL_MASK		0xFF	/* BUCK_OUT */
#define S2MPS27_BUCK_N_VOLTAGES		(S2MPS27_BUCK_VSEL_MASK + 1)
#define S2MPS27_BB_VSEL_MASK		0x7F	/* BB_OUT */

/* Buck/LDO Enable control [7:6] */
#define S2MPS27_ENABLE_SHIFT		6
#define S2MPS27_ENABLE_MASK		(0x03 << S2MPS27_ENABLE_SHIFT)
#define S2MPS27_SEL_VGPIO_ON		(0x01 << S2MPS27_ENABLE_SHIFT)

/* POWER-KEY MASK */
#define S2MPS27_STATUS1_PWRON			(1 << 0)
#define S2MPS27_PWRKEY_PRESS			(1 << 1)
#define S2MPS27_PWRKEY_RELEASE 			(1 << 0)

/* VOL-DOWN-KEY MASK */
#define S2MPS27_STATUS1_MR1B			(1 << 4)
#define S2MPS27_VOLDN_PRESS			(1 << 7)
#define S2MPS27_VOLDN_RELEASE			(1 << 6)

#if 0 /* TODO: remove */
/* MEM_SEL MASK */
#define S2MPU15_MEM_SEL_STATUS		(1 << 0)
#endif
/* INST_ACOK_EN, JIG_REBOOT_EN  */
#define S2MPS27_PM1_JIG_REBOOT_EN_SHIFT		(2)
#define S2MPS27_PM1_JIG_REBOOT_EN_MASK		(0x01 << S2MPS27_PM1_JIG_REBOOT_EN_SHIFT)

#define S2MPS27_PM1_INST_ACOK_EN_SHIFT		(7)
#define S2MPS27_PM1_INST_ACOK_EN_MASK		(0x01 << S2MPS27_PM1_INST_ACOK_EN_SHIFT)

/* SMPLWARN_LEVEL */
#define S2MPS27_PM1_SMPLWARN_LEVEL_SHIFT	5
#define S2MPS27_PM1_SMPLWARN_LEVEL_MASK		(0x7 << S2MPS27_PM1_SMPLWARN_LEVEL_SHIFT)
#if 0
/* GPIO BIT */
/* Samsung specific pin configurations */
#define S2MPU15_GPIO_OEN_SHIFT			(6)
#define S2MPU15_GPIO_OEN_MASK			(0x01 << S2MPU15_GPIO_OEN_SHIFT)

#define S2MPU15_GPIO_OUT_SHIFT			(5)
#define S2MPU15_GPIO_OUT_MASK			(0x01 << S2MPU15_GPIO_OUT_SHIFT)

#define S2MPU15_GPIO_PULL_SHIFT			(3)
#define S2MPU15_GPIO_PULL_MASK			(0x03 << S2MPU15_GPIO_PULL_SHIFT)

#define S2MPU15_GPIO_DRV_STR_SHIFT		(0)
#define S2MPU15_GPIO_DRV_STR_MASK		(0x07 << S2MPU15_GPIO_DRV_STR_SHIFT)
#endif
#endif /* __LINUX_S2MPS27_REGISTER_H */
