INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/10BitALU/10BitALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/RegisterFile/RegisterFile.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Register10Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/StringCopyROM/StringCopyROM.srcs/sources_1/new/StrcpyRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StrcpyRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/StringCopyROM/StringCopyROM.srcs/sources_1/new/StrcpyROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StrcpyROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/Lab4/fetchunit.srcs/sources_1/new/fetchunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/ControlUnit/ControlUnit.srcs/sim_1/new/CPUTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTB
