Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/vyma/Digital-electronic-1/Labs/03-segment/hex_to_segment/hex_to_7seg_isim_beh.exe -prj /home/vyma/Digital-electronic-1/Labs/03-segment/hex_to_segment/hex_to_7seg_beh.prj work.hex_to_7seg 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/vyma/Digital-electronic-1/Labs/03-segment/hex_to_segment/hex_to_7seg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95052 KB
Fuse CPU Usage: 1470 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity hex_to_7seg
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable /home/vyma/Digital-electronic-1/Labs/03-segment/hex_to_segment/hex_to_7seg_isim_beh.exe
Fuse Memory Usage: 103652 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 210 ms
