#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f25d0c4360 .scope module, "System_tb" "System_tb" 2 3;
 .timescale -9 -9;
v000001f25d12c390_0 .var "Abus", 3 0;
v000001f25d12cbb0_0 .var "AddAlu", 0 0;
v000001f25d12c1b0_0 .var "LoadAc", 0 0;
v000001f25d12c430_0 .var "SelB", 0 0;
v000001f25d12b0d0_0 .var "clk", 0 0;
v000001f25d12c9d0_0 .net "outbus", 3 0, L_000001f25d0c2a30;  1 drivers
S_000001f25d0cad40 .scope module, "cut" "System" 2 9, 3 4 0, S_000001f25d0c4360;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "Abus";
    .port_info 1 /INPUT 1 "SelB";
    .port_info 2 /INPUT 1 "LoadAc";
    .port_info 3 /INPUT 1 "AddAlu";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 4 "outbus";
L_000001f25d0c2a30 .functor BUFZ 4, v000001f25d12ae50_0, C4<0000>, C4<0000>, C4<0000>;
v000001f25d12ae50_0 .var "AC", 3 0;
v000001f25d12be90_0 .net "AC_out", 3 0, L_000001f25d12c4d0;  1 drivers
v000001f25d12b350_0 .net "Abus", 3 0, v000001f25d12c390_0;  1 drivers
v000001f25d12c250_0 .net "AddAlu", 0 0, v000001f25d12cbb0_0;  1 drivers
v000001f25d12bdf0_0 .net "Bbus", 3 0, L_000001f25d12bad0;  1 drivers
v000001f25d12bf30_0 .net "LoadAc", 0 0, v000001f25d12c1b0_0;  1 drivers
v000001f25d12b8f0_0 .net "SelB", 0 0, v000001f25d12c430_0;  1 drivers
v000001f25d12cb10_0 .net "clk", 0 0, v000001f25d12b0d0_0;  1 drivers
v000001f25d12bd50_0 .net "outbus", 3 0, L_000001f25d0c2a30;  alias, 1 drivers
E_000001f25d0d2d20 .event posedge, v000001f25d12cb10_0;
L_000001f25d12c2f0 .part v000001f25d12c390_0, 0, 1;
L_000001f25d12b710 .part L_000001f25d12bad0, 0, 1;
L_000001f25d12b990 .part v000001f25d12c390_0, 1, 1;
L_000001f25d12bfd0 .part L_000001f25d12bad0, 1, 1;
L_000001f25d12b7b0 .part v000001f25d12c390_0, 2, 1;
L_000001f25d12ba30 .part L_000001f25d12bad0, 2, 1;
L_000001f25d12b530 .part v000001f25d12c390_0, 3, 1;
L_000001f25d12b850 .part L_000001f25d12bad0, 3, 1;
L_000001f25d12c4d0 .concat8 [ 1 1 1 1], L_000001f25d0c1fb0, L_000001f25d0c2800, L_000001f25d0c2560, L_000001f25d0c26b0;
L_000001f25d12bad0 .arith/sum 4, v000001f25d12c390_0, v000001f25d12ae50_0;
S_000001f25d0caed0 .scope module, "m0" "MUX" 3 15, 4 4 0, S_000001f25d0cad40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "W";
RS_000001f25d0d3528 .resolv tri, L_000001f25d0c22c0, L_000001f25d0c2330;
L_000001f25d0c2c60 .functor AND 1, RS_000001f25d0d3528, L_000001f25d12c2f0, C4<1>, C4<1>;
L_000001f25d0c2090 .functor AND 1, v000001f25d12c430_0, L_000001f25d12b710, C4<1>, C4<1>;
L_000001f25d0c1fb0 .functor OR 1, L_000001f25d0c2c60, L_000001f25d0c2090, C4<0>, C4<0>;
v000001f25d0c14a0_0 .net "A", 0 0, L_000001f25d12c2f0;  1 drivers
v000001f25d0c0b40_0 .net "AandSbar", 0 0, L_000001f25d0c2c60;  1 drivers
v000001f25d0c1180_0 .net "B", 0 0, L_000001f25d12b710;  1 drivers
v000001f25d0c12c0_0 .net "BandS", 0 0, L_000001f25d0c2090;  1 drivers
v000001f25d0c0c80_0 .net "S", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c0d20_0 .net8 "Sbar", 0 0, RS_000001f25d0d3528;  2 drivers, strength-aware
v000001f25d0c0820_0 .net "W", 0 0, L_000001f25d0c1fb0;  1 drivers
S_000001f25d0cb060 .scope module, "b1" "invertertransistor" 4 10, 5 1 0, S_000001f25d0caed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "w";
L_000001f25d12cd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d12cdc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c22c0 .functor NMOS 1, L_000001f25d12cd78, L_000001f25d12cdc0, C4<0>, C4<0>;
L_000001f25d12ce08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c2330 .functor PMOS 1, L_000001f25d12ce08, v000001f25d12c430_0, C4<0>, C4<0>;
v000001f25d0c0e60_0 .net/2s *"_ivl_0", 0 0, L_000001f25d12cd78;  1 drivers
v000001f25d0c0aa0_0 .net/2s *"_ivl_2", 0 0, L_000001f25d12cdc0;  1 drivers
v000001f25d0c0be0_0 .net/2s *"_ivl_4", 0 0, L_000001f25d12ce08;  1 drivers
v000001f25d0c00a0_0 .net "a", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c1d60_0 .net8 "w", 0 0, RS_000001f25d0d3528;  alias, 2 drivers, strength-aware
S_000001f25d0d07f0 .scope module, "m1" "MUX" 3 22, 4 4 0, S_000001f25d0cad40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "W";
RS_000001f25d0d37f8 .resolv tri, L_000001f25d0c2410, L_000001f25d0c2100;
L_000001f25d0c2cd0 .functor AND 1, RS_000001f25d0d37f8, L_000001f25d12b990, C4<1>, C4<1>;
L_000001f25d0c2020 .functor AND 1, v000001f25d12c430_0, L_000001f25d12bfd0, C4<1>, C4<1>;
L_000001f25d0c2800 .functor OR 1, L_000001f25d0c2cd0, L_000001f25d0c2020, C4<0>, C4<0>;
v000001f25d0c1540_0 .net "A", 0 0, L_000001f25d12b990;  1 drivers
v000001f25d0c1cc0_0 .net "AandSbar", 0 0, L_000001f25d0c2cd0;  1 drivers
v000001f25d0c0460_0 .net "B", 0 0, L_000001f25d12bfd0;  1 drivers
v000001f25d0c1860_0 .net "BandS", 0 0, L_000001f25d0c2020;  1 drivers
v000001f25d0c1360_0 .net "S", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c19a0_0 .net8 "Sbar", 0 0, RS_000001f25d0d37f8;  2 drivers, strength-aware
v000001f25d0c0dc0_0 .net "W", 0 0, L_000001f25d0c2800;  1 drivers
S_000001f25d0c5430 .scope module, "b1" "invertertransistor" 4 10, 5 1 0, S_000001f25d0d07f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "w";
L_000001f25d12ce50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d12ce98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c2410 .functor NMOS 1, L_000001f25d12ce50, L_000001f25d12ce98, C4<0>, C4<0>;
L_000001f25d12cee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c2100 .functor PMOS 1, L_000001f25d12cee0, v000001f25d12c430_0, C4<0>, C4<0>;
v000001f25d0c0000_0 .net/2s *"_ivl_0", 0 0, L_000001f25d12ce50;  1 drivers
v000001f25d0c1220_0 .net/2s *"_ivl_2", 0 0, L_000001f25d12ce98;  1 drivers
v000001f25d0c0f00_0 .net/2s *"_ivl_4", 0 0, L_000001f25d12cee0;  1 drivers
v000001f25d0c0320_0 .net "a", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c01e0_0 .net8 "w", 0 0, RS_000001f25d0d37f8;  alias, 2 drivers, strength-aware
S_000001f25d0c55c0 .scope module, "m2" "MUX" 3 29, 4 4 0, S_000001f25d0cad40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "W";
RS_000001f25d0d3ac8 .resolv tri, L_000001f25d0c2480, L_000001f25d0c24f0;
L_000001f25d0c2870 .functor AND 1, RS_000001f25d0d3ac8, L_000001f25d12b7b0, C4<1>, C4<1>;
L_000001f25d0c2d40 .functor AND 1, v000001f25d12c430_0, L_000001f25d12ba30, C4<1>, C4<1>;
L_000001f25d0c2560 .functor OR 1, L_000001f25d0c2870, L_000001f25d0c2d40, C4<0>, C4<0>;
v000001f25d0c1ae0_0 .net "A", 0 0, L_000001f25d12b7b0;  1 drivers
v000001f25d0c05a0_0 .net "AandSbar", 0 0, L_000001f25d0c2870;  1 drivers
v000001f25d0c0fa0_0 .net "B", 0 0, L_000001f25d12ba30;  1 drivers
v000001f25d0c1b80_0 .net "BandS", 0 0, L_000001f25d0c2d40;  1 drivers
v000001f25d0c0500_0 .net "S", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c0640_0 .net8 "Sbar", 0 0, RS_000001f25d0d3ac8;  2 drivers, strength-aware
v000001f25d0c0140_0 .net "W", 0 0, L_000001f25d0c2560;  1 drivers
S_000001f25d0c5750 .scope module, "b1" "invertertransistor" 4 10, 5 1 0, S_000001f25d0c55c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "w";
L_000001f25d12cf28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d12cf70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c2480 .functor NMOS 1, L_000001f25d12cf28, L_000001f25d12cf70, C4<0>, C4<0>;
L_000001f25d12cfb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c24f0 .functor PMOS 1, L_000001f25d12cfb8, v000001f25d12c430_0, C4<0>, C4<0>;
v000001f25d0c03c0_0 .net/2s *"_ivl_0", 0 0, L_000001f25d12cf28;  1 drivers
v000001f25d0c1a40_0 .net/2s *"_ivl_2", 0 0, L_000001f25d12cf70;  1 drivers
v000001f25d0c0280_0 .net/2s *"_ivl_4", 0 0, L_000001f25d12cfb8;  1 drivers
v000001f25d0c1400_0 .net "a", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c15e0_0 .net8 "w", 0 0, RS_000001f25d0d3ac8;  alias, 2 drivers, strength-aware
S_000001f25d036b60 .scope module, "m3" "MUX" 3 36, 4 4 0, S_000001f25d0cad40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "W";
RS_000001f25d0d3d98 .resolv tri, L_000001f25d0c25d0, L_000001f25d0c2640;
L_000001f25d0c2170 .functor AND 1, RS_000001f25d0d3d98, L_000001f25d12b530, C4<1>, C4<1>;
L_000001f25d0c2db0 .functor AND 1, v000001f25d12c430_0, L_000001f25d12b850, C4<1>, C4<1>;
L_000001f25d0c26b0 .functor OR 1, L_000001f25d0c2170, L_000001f25d0c2db0, C4<0>, C4<0>;
v000001f25d0c1900_0 .net "A", 0 0, L_000001f25d12b530;  1 drivers
v000001f25d0c17c0_0 .net "AandSbar", 0 0, L_000001f25d0c2170;  1 drivers
v000001f25d0c1c20_0 .net "B", 0 0, L_000001f25d12b850;  1 drivers
v000001f25d0c08c0_0 .net "BandS", 0 0, L_000001f25d0c2db0;  1 drivers
v000001f25d0c0960_0 .net "S", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0bdb50_0 .net8 "Sbar", 0 0, RS_000001f25d0d3d98;  2 drivers, strength-aware
v000001f25d0be190_0 .net "W", 0 0, L_000001f25d0c26b0;  1 drivers
S_000001f25d036cf0 .scope module, "b1" "invertertransistor" 4 10, 5 1 0, S_000001f25d036b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "w";
L_000001f25d12d000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d12d048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c25d0 .functor NMOS 1, L_000001f25d12d000, L_000001f25d12d048, C4<0>, C4<0>;
L_000001f25d12d090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f25d0c2640 .functor PMOS 1, L_000001f25d12d090, v000001f25d12c430_0, C4<0>, C4<0>;
v000001f25d0c1040_0 .net/2s *"_ivl_0", 0 0, L_000001f25d12d000;  1 drivers
v000001f25d0c1680_0 .net/2s *"_ivl_2", 0 0, L_000001f25d12d048;  1 drivers
v000001f25d0c06e0_0 .net/2s *"_ivl_4", 0 0, L_000001f25d12d090;  1 drivers
v000001f25d0c1720_0 .net "a", 0 0, v000001f25d12c430_0;  alias, 1 drivers
v000001f25d0c0780_0 .net8 "w", 0 0, RS_000001f25d0d3d98;  alias, 2 drivers, strength-aware
    .scope S_000001f25d0cad40;
T_0 ;
    %wait E_000001f25d0d2d20;
    %load/vec4 v000001f25d12bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f25d12be90_0;
    %assign/vec4 v000001f25d12ae50_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f25d0c4360;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001f25d12b0d0_0;
    %inv;
    %store/vec4 v000001f25d12b0d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f25d0c4360;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f25d12b0d0_0, 0, 1;
    %vpi_call 2 21 "$monitor", "at time:%t-> ABus = %b, SelB = %b AC_out = %b | AC = %b & OutBus = %b | BBus = %b", $time, v000001f25d12c390_0, v000001f25d12c430_0, v000001f25d12be90_0, v000001f25d12ae50_0, v000001f25d12c9d0_0, v000001f25d12bdf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f25d12c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f25d12cbb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f25d12c390_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f25d12c430_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f25d12c430_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f25d12c390_0, 0, 4;
    %delay 8, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "system_tb.v";
    "system.v";
    "./MUX.v";
    "./invertertransistor.v";
