// Seed: 1514410239
module module_1 (
    id_1,
    id_2,
    id_3,
    module_0
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  wire id_6;
  id_7(
      1
  );
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  assign id_2 = id_2;
  wire id_3 = 1;
  wand id_4 = 1'b0;
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output wire id_4,
    output tri0 id_5,
    input wor id_6,
    output wand id_7,
    output wire id_8,
    output wand id_9,
    input tri0 id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    output wand id_16,
    output tri0 id_17,
    input supply1 id_18
);
  assign id_9  = id_11;
  assign id_12 = (1 == id_3);
  wire id_20;
  assign id_9 = id_1 ? id_3 : id_14;
  module_0(
      id_20, id_20, id_20, id_20
  );
endmodule
