{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555157861362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555157861363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 20:17:41 2019 " "Processing started: Sat Apr 13 20:17:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555157861363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555157861363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555157861363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555157862452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/uartpackage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/uartpackage.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTPACKAGE " "Found entity 1: UARTPACKAGE" {  } { { "CPU/rtl/UARTPACKAGE.v" "" { Text "C:/altera/CPU/rtl/UARTPACKAGE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/uartdata.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/uartdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDATA " "Found entity 1: UARTDATA" {  } { { "CPU/rtl/UARTDATA.v" "" { Text "C:/altera/CPU/rtl/UARTDATA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "CPU/rtl/UART.v" "" { Text "C:/altera/CPU/rtl/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_LED " "Found entity 1: SEG_LED" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/rgbscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/rgbscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGBSCREEN " "Found entity 1: RGBSCREEN" {  } { { "CPU/rtl/RGBSCREEN.v" "" { Text "C:/altera/CPU/rtl/RGBSCREEN.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "CPU/rtl/REG.v" "" { Text "C:/altera/CPU/rtl/REG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/qtcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/qtcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 QTCONTROL " "Found entity 1: QTCONTROL" {  } { { "CPU/rtl/QTCONTROL.v" "" { Text "C:/altera/CPU/rtl/QTCONTROL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "CPU/rtl/PC.v" "" { Text "C:/altera/CPU/rtl/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "CPU/rtl/MEM_WB.v" "" { Text "C:/altera/CPU/rtl/MEM_WB.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/im.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "CPU/rtl/IM.v" "" { Text "C:/altera/CPU/rtl/IM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/hilo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/hilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 HILO " "Found entity 1: HILO" {  } { { "CPU/rtl/HILO.v" "" { Text "C:/altera/CPU/rtl/HILO.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/exe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/define.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/rtl/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "CPU/rtl/DATAMEM.v" "" { Text "C:/altera/CPU/rtl/DATAMEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/cp0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/cp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP0 " "Found entity 1: CP0" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CPU/rtl/CLOCK.v" "" { Text "C:/altera/CPU/rtl/CLOCK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "CPU/rtl/pll_clk.v" "" { Text "C:/altera/CPU/rtl/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/im_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/im_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM_ROM " "Found entity 1: IM_ROM" {  } { { "CPU/rtl/IM_ROM.v" "" { Text "C:/altera/CPU/rtl/IM_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rtl/dm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rtl/dm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_ram " "Found entity 1: dm_ram" {  } { { "CPU/rtl/dm_ram.v" "" { Text "C:/altera/CPU/rtl/dm_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157862917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157862917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555157863465 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 CPU.v(32) " "Output port \"led2\" at CPU.v(32) has no driver" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555157863490 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 CPU.v(33) " "Output port \"led3\" at CPU.v(33) has no driver" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555157863490 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBSCREEN RGBSCREEN:myrgbscreen " "Elaborating entity \"RGBSCREEN\" for hierarchy \"RGBSCREEN:myrgbscreen\"" {  } { { "CPU/rtl/CPU.v" "myrgbscreen" { Text "C:/altera/CPU/rtl/CPU.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\"" {  } { { "CPU/rtl/RGBSCREEN.v" "mypll_clk" { Text "C:/altera/CPU/rtl/RGBSCREEN.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\"" {  } { { "CPU/rtl/pll_clk.v" "altpll_component" { Text "C:/altera/CPU/rtl/pll_clk.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\"" {  } { { "CPU/rtl/pll_clk.v" "" { Text "C:/altera/CPU/rtl/pll_clk.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157863722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component " "Instantiated megafunction \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863725 ""}  } { { "CPU/rtl/pll_clk.v" "" { Text "C:/altera/CPU/rtl/pll_clk.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157863725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/altera/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157863840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157863840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:myclock " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:myclock\"" {  } { { "CPU/rtl/CPU.v" "myclock" { Text "C:/altera/CPU/rtl/CPU.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_LED SEG_LED:mysegled " "Elaborating entity \"SEG_LED\" for hierarchy \"SEG_LED:mysegled\"" {  } { { "CPU/rtl/CPU.v" "mysegled" { Text "C:/altera/CPU/rtl/CPU.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(23) " "Verilog HDL assignment warning at SEG_LED.v(23): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(24) " "Verilog HDL assignment warning at SEG_LED.v(24): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(25) " "Verilog HDL assignment warning at SEG_LED.v(25): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(26) " "Verilog HDL assignment warning at SEG_LED.v(26): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(27) " "Verilog HDL assignment warning at SEG_LED.v(27): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(28) " "Verilog HDL assignment warning at SEG_LED.v(28): truncated value with size 20 to match size of target (4)" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555157863940 "|CPU|SEG_LED:mysegled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTPACKAGE UARTPACKAGE:myuartpackage " "Elaborating entity \"UARTPACKAGE\" for hierarchy \"UARTPACKAGE:myuartpackage\"" {  } { { "CPU/rtl/CPU.v" "myuartpackage" { Text "C:/altera/CPU/rtl/CPU.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTDATA UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata " "Elaborating entity \"UARTDATA\" for hierarchy \"UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\"" {  } { { "CPU/rtl/UARTPACKAGE.v" "myuartdata" { Text "C:/altera/CPU/rtl/UARTPACKAGE.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\|UART:myuart " "Elaborating entity \"UART\" for hierarchy \"UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\|UART:myuart\"" {  } { { "CPU/rtl/UARTDATA.v" "myuart" { Text "C:/altera/CPU/rtl/UARTDATA.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QTCONTROL QTCONTROL:myqtcontrol " "Elaborating entity \"QTCONTROL\" for hierarchy \"QTCONTROL:myqtcontrol\"" {  } { { "CPU/rtl/CPU.v" "myqtcontrol" { Text "C:/altera/CPU/rtl/CPU.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:mypc " "Elaborating entity \"PC\" for hierarchy \"PC:mypc\"" {  } { { "CPU/rtl/CPU.v" "mypc" { Text "C:/altera/CPU/rtl/CPU.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:myim " "Elaborating entity \"IM\" for hierarchy \"IM:myim\"" {  } { { "CPU/rtl/CPU.v" "myim" { Text "C:/altera/CPU/rtl/CPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157863999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM_ROM IM:myim\|IM_ROM:my_im_rom " "Elaborating entity \"IM_ROM\" for hierarchy \"IM:myim\|IM_ROM:my_im_rom\"" {  } { { "CPU/rtl/IM.v" "my_im_rom" { Text "C:/altera/CPU/rtl/IM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component\"" {  } { { "CPU/rtl/IM_ROM.v" "altsyncram_component" { Text "C:/altera/CPU/rtl/IM_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component\"" {  } { { "CPU/rtl/IM_ROM.v" "" { Text "C:/altera/CPU/rtl/IM_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./CPU/rtl/inst.hex " "Parameter \"init_file\" = \"./CPU/rtl/inst.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864192 ""}  } { { "CPU/rtl/IM_ROM.v" "" { Text "C:/altera/CPU/rtl/IM_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157864192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hna1 " "Found entity 1: altsyncram_hna1" {  } { { "db/altsyncram_hna1.tdf" "" { Text "C:/altera/db/altsyncram_hna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157864293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157864293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hna1 IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component\|altsyncram_hna1:auto_generated " "Elaborating entity \"altsyncram_hna1\" for hierarchy \"IM:myim\|IM_ROM:my_im_rom\|altsyncram:altsyncram_component\|altsyncram_hna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864295 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 19 C:/altera/CPU/rtl/inst.hex " "Memory depth (1024) in the design file differs from memory depth (19) in the Memory Initialization File \"C:/altera/CPU/rtl/inst.hex\" -- setting initial value for remaining addresses to 0" {  } { { "CPU/rtl/IM_ROM.v" "" { Text "C:/altera/CPU/rtl/IM_ROM.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1555157864307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:myif_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:myif_id\"" {  } { { "CPU/rtl/CPU.v" "myif_id" { Text "C:/altera/CPU/rtl/CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:myid " "Elaborating entity \"ID\" for hierarchy \"ID:myid\"" {  } { { "CPU/rtl/CPU.v" "myid" { Text "C:/altera/CPU/rtl/CPU.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_eret ID.v(93) " "Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable \"excepttype_is_eret\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_syscall ID.v(93) " "Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable \"excepttype_is_syscall\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o ID.v(888) " "Verilog HDL Always Construct warning at ID.v(888): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o ID.v(909) " "Verilog HDL Always Construct warning at ID.v(909): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] ID.v(909) " "Inferred latch for \"reg2_o\[0\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] ID.v(909) " "Inferred latch for \"reg2_o\[1\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] ID.v(909) " "Inferred latch for \"reg2_o\[2\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] ID.v(909) " "Inferred latch for \"reg2_o\[3\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] ID.v(909) " "Inferred latch for \"reg2_o\[4\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] ID.v(909) " "Inferred latch for \"reg2_o\[5\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] ID.v(909) " "Inferred latch for \"reg2_o\[6\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] ID.v(909) " "Inferred latch for \"reg2_o\[7\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] ID.v(909) " "Inferred latch for \"reg2_o\[8\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] ID.v(909) " "Inferred latch for \"reg2_o\[9\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] ID.v(909) " "Inferred latch for \"reg2_o\[10\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864439 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] ID.v(909) " "Inferred latch for \"reg2_o\[11\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] ID.v(909) " "Inferred latch for \"reg2_o\[12\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] ID.v(909) " "Inferred latch for \"reg2_o\[13\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] ID.v(909) " "Inferred latch for \"reg2_o\[14\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] ID.v(909) " "Inferred latch for \"reg2_o\[15\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] ID.v(909) " "Inferred latch for \"reg2_o\[16\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] ID.v(909) " "Inferred latch for \"reg2_o\[17\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] ID.v(909) " "Inferred latch for \"reg2_o\[18\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] ID.v(909) " "Inferred latch for \"reg2_o\[19\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] ID.v(909) " "Inferred latch for \"reg2_o\[20\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] ID.v(909) " "Inferred latch for \"reg2_o\[21\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] ID.v(909) " "Inferred latch for \"reg2_o\[22\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] ID.v(909) " "Inferred latch for \"reg2_o\[23\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] ID.v(909) " "Inferred latch for \"reg2_o\[24\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] ID.v(909) " "Inferred latch for \"reg2_o\[25\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] ID.v(909) " "Inferred latch for \"reg2_o\[26\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] ID.v(909) " "Inferred latch for \"reg2_o\[27\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864440 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] ID.v(909) " "Inferred latch for \"reg2_o\[28\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] ID.v(909) " "Inferred latch for \"reg2_o\[29\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] ID.v(909) " "Inferred latch for \"reg2_o\[30\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] ID.v(909) " "Inferred latch for \"reg2_o\[31\]\" at ID.v(909)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] ID.v(888) " "Inferred latch for \"reg1_o\[0\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] ID.v(888) " "Inferred latch for \"reg1_o\[1\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] ID.v(888) " "Inferred latch for \"reg1_o\[2\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] ID.v(888) " "Inferred latch for \"reg1_o\[3\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] ID.v(888) " "Inferred latch for \"reg1_o\[4\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] ID.v(888) " "Inferred latch for \"reg1_o\[5\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] ID.v(888) " "Inferred latch for \"reg1_o\[6\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] ID.v(888) " "Inferred latch for \"reg1_o\[7\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] ID.v(888) " "Inferred latch for \"reg1_o\[8\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] ID.v(888) " "Inferred latch for \"reg1_o\[9\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] ID.v(888) " "Inferred latch for \"reg1_o\[10\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] ID.v(888) " "Inferred latch for \"reg1_o\[11\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] ID.v(888) " "Inferred latch for \"reg1_o\[12\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] ID.v(888) " "Inferred latch for \"reg1_o\[13\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] ID.v(888) " "Inferred latch for \"reg1_o\[14\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] ID.v(888) " "Inferred latch for \"reg1_o\[15\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] ID.v(888) " "Inferred latch for \"reg1_o\[16\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864441 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] ID.v(888) " "Inferred latch for \"reg1_o\[17\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] ID.v(888) " "Inferred latch for \"reg1_o\[18\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] ID.v(888) " "Inferred latch for \"reg1_o\[19\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] ID.v(888) " "Inferred latch for \"reg1_o\[20\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] ID.v(888) " "Inferred latch for \"reg1_o\[21\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] ID.v(888) " "Inferred latch for \"reg1_o\[22\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] ID.v(888) " "Inferred latch for \"reg1_o\[23\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] ID.v(888) " "Inferred latch for \"reg1_o\[24\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] ID.v(888) " "Inferred latch for \"reg1_o\[25\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] ID.v(888) " "Inferred latch for \"reg1_o\[26\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] ID.v(888) " "Inferred latch for \"reg1_o\[27\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] ID.v(888) " "Inferred latch for \"reg1_o\[28\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] ID.v(888) " "Inferred latch for \"reg1_o\[29\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] ID.v(888) " "Inferred latch for \"reg1_o\[30\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] ID.v(888) " "Inferred latch for \"reg1_o\[31\]\" at ID.v(888)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_syscall ID.v(93) " "Inferred latch for \"excepttype_is_syscall\" at ID.v(93)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_eret ID.v(93) " "Inferred latch for \"excepttype_is_eret\" at ID.v(93)" {  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864442 "|CPU|ID:myid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:myreg " "Elaborating entity \"REG\" for hierarchy \"REG:myreg\"" {  } { { "CPU/rtl/CPU.v" "myreg" { Text "C:/altera/CPU/rtl/CPU.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:myid_ex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:myid_ex\"" {  } { { "CPU/rtl/CPU.v" "myid_ex" { Text "C:/altera/CPU/rtl/CPU.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:myexe " "Elaborating entity \"EXE\" for hierarchy \"EXE:myexe\"" {  } { { "CPU/rtl/CPU.v" "myexe" { Text "C:/altera/CPU/rtl/CPU.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864480 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveout EXE.v(284) " "Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable \"moveout\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_reg_read_addr_o EXE.v(284) " "Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable \"cp0_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[0\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[0\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[1\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[1\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[2\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[2\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[3\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[3\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[4\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[4\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[0\] EXE.v(284) " "Inferred latch for \"moveout\[0\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864496 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[1\] EXE.v(284) " "Inferred latch for \"moveout\[1\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[2\] EXE.v(284) " "Inferred latch for \"moveout\[2\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[3\] EXE.v(284) " "Inferred latch for \"moveout\[3\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[4\] EXE.v(284) " "Inferred latch for \"moveout\[4\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[5\] EXE.v(284) " "Inferred latch for \"moveout\[5\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[6\] EXE.v(284) " "Inferred latch for \"moveout\[6\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[7\] EXE.v(284) " "Inferred latch for \"moveout\[7\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[8\] EXE.v(284) " "Inferred latch for \"moveout\[8\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[9\] EXE.v(284) " "Inferred latch for \"moveout\[9\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[10\] EXE.v(284) " "Inferred latch for \"moveout\[10\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[11\] EXE.v(284) " "Inferred latch for \"moveout\[11\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[12\] EXE.v(284) " "Inferred latch for \"moveout\[12\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[13\] EXE.v(284) " "Inferred latch for \"moveout\[13\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[14\] EXE.v(284) " "Inferred latch for \"moveout\[14\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[15\] EXE.v(284) " "Inferred latch for \"moveout\[15\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[16\] EXE.v(284) " "Inferred latch for \"moveout\[16\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[17\] EXE.v(284) " "Inferred latch for \"moveout\[17\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[18\] EXE.v(284) " "Inferred latch for \"moveout\[18\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864497 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[19\] EXE.v(284) " "Inferred latch for \"moveout\[19\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[20\] EXE.v(284) " "Inferred latch for \"moveout\[20\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[21\] EXE.v(284) " "Inferred latch for \"moveout\[21\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[22\] EXE.v(284) " "Inferred latch for \"moveout\[22\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[23\] EXE.v(284) " "Inferred latch for \"moveout\[23\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[24\] EXE.v(284) " "Inferred latch for \"moveout\[24\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[25\] EXE.v(284) " "Inferred latch for \"moveout\[25\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[26\] EXE.v(284) " "Inferred latch for \"moveout\[26\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[27\] EXE.v(284) " "Inferred latch for \"moveout\[27\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[28\] EXE.v(284) " "Inferred latch for \"moveout\[28\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[29\] EXE.v(284) " "Inferred latch for \"moveout\[29\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[30\] EXE.v(284) " "Inferred latch for \"moveout\[30\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[31\] EXE.v(284) " "Inferred latch for \"moveout\[31\]\" at EXE.v(284)" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864498 "|CPU|EXE:myexe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:myex_mem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:myex_mem\"" {  } { { "CPU/rtl/CPU.v" "myex_mem" { Text "C:/altera/CPU/rtl/CPU.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mymem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mymem\"" {  } { { "CPU/rtl/CPU.v" "mymem" { Text "C:/altera/CPU/rtl/CPU.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864534 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_cause MEM.v(104) " "Verilog HDL Always Construct warning at MEM.v(104): inferring latch(es) for variable \"cp0_cause\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864544 "|CPU|MEM:mymem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o MEM.v(141) " "Verilog HDL Always Construct warning at MEM.v(141): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864544 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] MEM.v(141) " "Inferred latch for \"mem_data_o\[0\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864544 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] MEM.v(141) " "Inferred latch for \"mem_data_o\[1\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] MEM.v(141) " "Inferred latch for \"mem_data_o\[2\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] MEM.v(141) " "Inferred latch for \"mem_data_o\[3\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] MEM.v(141) " "Inferred latch for \"mem_data_o\[4\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] MEM.v(141) " "Inferred latch for \"mem_data_o\[5\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] MEM.v(141) " "Inferred latch for \"mem_data_o\[6\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] MEM.v(141) " "Inferred latch for \"mem_data_o\[7\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] MEM.v(141) " "Inferred latch for \"mem_data_o\[8\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] MEM.v(141) " "Inferred latch for \"mem_data_o\[9\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] MEM.v(141) " "Inferred latch for \"mem_data_o\[10\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] MEM.v(141) " "Inferred latch for \"mem_data_o\[11\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] MEM.v(141) " "Inferred latch for \"mem_data_o\[12\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] MEM.v(141) " "Inferred latch for \"mem_data_o\[13\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] MEM.v(141) " "Inferred latch for \"mem_data_o\[14\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] MEM.v(141) " "Inferred latch for \"mem_data_o\[15\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] MEM.v(141) " "Inferred latch for \"mem_data_o\[16\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864545 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] MEM.v(141) " "Inferred latch for \"mem_data_o\[17\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] MEM.v(141) " "Inferred latch for \"mem_data_o\[18\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] MEM.v(141) " "Inferred latch for \"mem_data_o\[19\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] MEM.v(141) " "Inferred latch for \"mem_data_o\[20\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] MEM.v(141) " "Inferred latch for \"mem_data_o\[21\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] MEM.v(141) " "Inferred latch for \"mem_data_o\[22\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] MEM.v(141) " "Inferred latch for \"mem_data_o\[23\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] MEM.v(141) " "Inferred latch for \"mem_data_o\[24\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] MEM.v(141) " "Inferred latch for \"mem_data_o\[25\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] MEM.v(141) " "Inferred latch for \"mem_data_o\[26\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] MEM.v(141) " "Inferred latch for \"mem_data_o\[27\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] MEM.v(141) " "Inferred latch for \"mem_data_o\[28\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] MEM.v(141) " "Inferred latch for \"mem_data_o\[29\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] MEM.v(141) " "Inferred latch for \"mem_data_o\[30\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] MEM.v(141) " "Inferred latch for \"mem_data_o\[31\]\" at MEM.v(141)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864546 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[10\] MEM.v(104) " "Inferred latch for \"cp0_cause\[10\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[11\] MEM.v(104) " "Inferred latch for \"cp0_cause\[11\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[12\] MEM.v(104) " "Inferred latch for \"cp0_cause\[12\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[13\] MEM.v(104) " "Inferred latch for \"cp0_cause\[13\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[14\] MEM.v(104) " "Inferred latch for \"cp0_cause\[14\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[15\] MEM.v(104) " "Inferred latch for \"cp0_cause\[15\]\" at MEM.v(104)" {  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864547 "|CPU|MEM:mymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mymem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mymem_wb\"" {  } { { "CPU/rtl/CPU.v" "mymem_wb" { Text "C:/altera/CPU/rtl/CPU.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HILO HILO:myhilo " "Elaborating entity \"HILO\" for hierarchy \"HILO:myhilo\"" {  } { { "CPU/rtl/CPU.v" "myhilo" { Text "C:/altera/CPU/rtl/CPU.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:myctrl " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:myctrl\"" {  } { { "CPU/rtl/CPU.v" "myctrl" { Text "C:/altera/CPU/rtl/CPU.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864578 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CTRL.v(42) " "Verilog HDL Case Statement warning at CTRL.v(42): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 42 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc CTRL.v(35) " "Verilog HDL Always Construct warning at CTRL.v(35): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] CTRL.v(35) " "Inferred latch for \"new_pc\[0\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] CTRL.v(35) " "Inferred latch for \"new_pc\[1\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] CTRL.v(35) " "Inferred latch for \"new_pc\[2\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] CTRL.v(35) " "Inferred latch for \"new_pc\[3\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] CTRL.v(35) " "Inferred latch for \"new_pc\[4\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] CTRL.v(35) " "Inferred latch for \"new_pc\[5\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] CTRL.v(35) " "Inferred latch for \"new_pc\[6\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] CTRL.v(35) " "Inferred latch for \"new_pc\[7\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] CTRL.v(35) " "Inferred latch for \"new_pc\[8\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] CTRL.v(35) " "Inferred latch for \"new_pc\[9\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] CTRL.v(35) " "Inferred latch for \"new_pc\[10\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] CTRL.v(35) " "Inferred latch for \"new_pc\[11\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] CTRL.v(35) " "Inferred latch for \"new_pc\[12\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864587 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] CTRL.v(35) " "Inferred latch for \"new_pc\[13\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] CTRL.v(35) " "Inferred latch for \"new_pc\[14\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] CTRL.v(35) " "Inferred latch for \"new_pc\[15\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] CTRL.v(35) " "Inferred latch for \"new_pc\[16\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] CTRL.v(35) " "Inferred latch for \"new_pc\[17\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] CTRL.v(35) " "Inferred latch for \"new_pc\[18\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] CTRL.v(35) " "Inferred latch for \"new_pc\[19\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] CTRL.v(35) " "Inferred latch for \"new_pc\[20\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] CTRL.v(35) " "Inferred latch for \"new_pc\[21\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] CTRL.v(35) " "Inferred latch for \"new_pc\[22\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] CTRL.v(35) " "Inferred latch for \"new_pc\[23\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] CTRL.v(35) " "Inferred latch for \"new_pc\[24\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] CTRL.v(35) " "Inferred latch for \"new_pc\[25\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] CTRL.v(35) " "Inferred latch for \"new_pc\[26\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] CTRL.v(35) " "Inferred latch for \"new_pc\[27\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] CTRL.v(35) " "Inferred latch for \"new_pc\[28\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864588 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] CTRL.v(35) " "Inferred latch for \"new_pc\[29\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864589 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] CTRL.v(35) " "Inferred latch for \"new_pc\[30\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864589 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] CTRL.v(35) " "Inferred latch for \"new_pc\[31\]\" at CTRL.v(35)" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864589 "|CPU|CTRL:myctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM DATAMEM:mydatamem " "Elaborating entity \"DATAMEM\" for hierarchy \"DATAMEM:mydatamem\"" {  } { { "CPU/rtl/CPU.v" "mydatamem" { Text "C:/altera/CPU/rtl/CPU.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_ram DATAMEM:mydatamem\|dm_ram:mydm_rams " "Elaborating entity \"dm_ram\" for hierarchy \"DATAMEM:mydatamem\|dm_ram:mydm_rams\"" {  } { { "CPU/rtl/DATAMEM.v" "mydm_rams" { Text "C:/altera/CPU/rtl/DATAMEM.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component\"" {  } { { "CPU/rtl/dm_ram.v" "altsyncram_component" { Text "C:/altera/CPU/rtl/dm_ram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component\"" {  } { { "CPU/rtl/dm_ram.v" "" { Text "C:/altera/CPU/rtl/dm_ram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../CPU/rtl/dm.hex " "Parameter \"init_file\" = \"../CPU/rtl/dm.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864636 ""}  } { { "CPU/rtl/dm_ram.v" "" { Text "C:/altera/CPU/rtl/dm_ram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157864636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66g2 " "Found entity 1: altsyncram_66g2" {  } { { "db/altsyncram_66g2.tdf" "" { Text "C:/altera/db/altsyncram_66g2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157864729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157864729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_66g2 DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component\|altsyncram_66g2:auto_generated " "Elaborating entity \"altsyncram_66g2\" for hierarchy \"DATAMEM:mydatamem\|dm_ram:mydm_rams\|altsyncram:altsyncram_component\|altsyncram_66g2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP0 CP0:mycp0 " "Elaborating entity \"CP0\" for hierarchy \"CP0:mycp0\"" {  } { { "CPU/rtl/CPU.v" "mycp0" { Text "C:/altera/CPU/rtl/CPU.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157864745 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CP0.v(86) " "Verilog HDL Case Statement warning at CP0.v(86): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 86 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cause_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"cause_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "config_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"config_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prid_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"prid_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o CP0.v(160) " "Verilog HDL Always Construct warning at CP0.v(160): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] CP0.v(160) " "Inferred latch for \"data_o\[0\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] CP0.v(160) " "Inferred latch for \"data_o\[1\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] CP0.v(160) " "Inferred latch for \"data_o\[2\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] CP0.v(160) " "Inferred latch for \"data_o\[3\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] CP0.v(160) " "Inferred latch for \"data_o\[4\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] CP0.v(160) " "Inferred latch for \"data_o\[5\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] CP0.v(160) " "Inferred latch for \"data_o\[6\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] CP0.v(160) " "Inferred latch for \"data_o\[7\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] CP0.v(160) " "Inferred latch for \"data_o\[8\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] CP0.v(160) " "Inferred latch for \"data_o\[9\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] CP0.v(160) " "Inferred latch for \"data_o\[10\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] CP0.v(160) " "Inferred latch for \"data_o\[11\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864759 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] CP0.v(160) " "Inferred latch for \"data_o\[12\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] CP0.v(160) " "Inferred latch for \"data_o\[13\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] CP0.v(160) " "Inferred latch for \"data_o\[14\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] CP0.v(160) " "Inferred latch for \"data_o\[15\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] CP0.v(160) " "Inferred latch for \"data_o\[16\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] CP0.v(160) " "Inferred latch for \"data_o\[17\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] CP0.v(160) " "Inferred latch for \"data_o\[18\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] CP0.v(160) " "Inferred latch for \"data_o\[19\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] CP0.v(160) " "Inferred latch for \"data_o\[20\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] CP0.v(160) " "Inferred latch for \"data_o\[21\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] CP0.v(160) " "Inferred latch for \"data_o\[22\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] CP0.v(160) " "Inferred latch for \"data_o\[23\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] CP0.v(160) " "Inferred latch for \"data_o\[24\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] CP0.v(160) " "Inferred latch for \"data_o\[25\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] CP0.v(160) " "Inferred latch for \"data_o\[26\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] CP0.v(160) " "Inferred latch for \"data_o\[27\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] CP0.v(160) " "Inferred latch for \"data_o\[28\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] CP0.v(160) " "Inferred latch for \"data_o\[29\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] CP0.v(160) " "Inferred latch for \"data_o\[30\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] CP0.v(160) " "Inferred latch for \"data_o\[31\]\" at CP0.v(160)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[0\] CP0.v(47) " "Inferred latch for \"prid_o\[0\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[1\] CP0.v(47) " "Inferred latch for \"prid_o\[1\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[2\] CP0.v(47) " "Inferred latch for \"prid_o\[2\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[3\] CP0.v(47) " "Inferred latch for \"prid_o\[3\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864760 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[4\] CP0.v(47) " "Inferred latch for \"prid_o\[4\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[5\] CP0.v(47) " "Inferred latch for \"prid_o\[5\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[6\] CP0.v(47) " "Inferred latch for \"prid_o\[6\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[7\] CP0.v(47) " "Inferred latch for \"prid_o\[7\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[8\] CP0.v(47) " "Inferred latch for \"prid_o\[8\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[9\] CP0.v(47) " "Inferred latch for \"prid_o\[9\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[10\] CP0.v(47) " "Inferred latch for \"prid_o\[10\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[11\] CP0.v(47) " "Inferred latch for \"prid_o\[11\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[12\] CP0.v(47) " "Inferred latch for \"prid_o\[12\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[13\] CP0.v(47) " "Inferred latch for \"prid_o\[13\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[14\] CP0.v(47) " "Inferred latch for \"prid_o\[14\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[15\] CP0.v(47) " "Inferred latch for \"prid_o\[15\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[16\] CP0.v(47) " "Inferred latch for \"prid_o\[16\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[17\] CP0.v(47) " "Inferred latch for \"prid_o\[17\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[18\] CP0.v(47) " "Inferred latch for \"prid_o\[18\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[19\] CP0.v(47) " "Inferred latch for \"prid_o\[19\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[20\] CP0.v(47) " "Inferred latch for \"prid_o\[20\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[21\] CP0.v(47) " "Inferred latch for \"prid_o\[21\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[22\] CP0.v(47) " "Inferred latch for \"prid_o\[22\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[23\] CP0.v(47) " "Inferred latch for \"prid_o\[23\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[24\] CP0.v(47) " "Inferred latch for \"prid_o\[24\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[25\] CP0.v(47) " "Inferred latch for \"prid_o\[25\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[26\] CP0.v(47) " "Inferred latch for \"prid_o\[26\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[27\] CP0.v(47) " "Inferred latch for \"prid_o\[27\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864761 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[28\] CP0.v(47) " "Inferred latch for \"prid_o\[28\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[29\] CP0.v(47) " "Inferred latch for \"prid_o\[29\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[30\] CP0.v(47) " "Inferred latch for \"prid_o\[30\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[31\] CP0.v(47) " "Inferred latch for \"prid_o\[31\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[0\] CP0.v(47) " "Inferred latch for \"config_o\[0\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[1\] CP0.v(47) " "Inferred latch for \"config_o\[1\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[2\] CP0.v(47) " "Inferred latch for \"config_o\[2\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[3\] CP0.v(47) " "Inferred latch for \"config_o\[3\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[4\] CP0.v(47) " "Inferred latch for \"config_o\[4\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[5\] CP0.v(47) " "Inferred latch for \"config_o\[5\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[6\] CP0.v(47) " "Inferred latch for \"config_o\[6\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[7\] CP0.v(47) " "Inferred latch for \"config_o\[7\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[8\] CP0.v(47) " "Inferred latch for \"config_o\[8\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[9\] CP0.v(47) " "Inferred latch for \"config_o\[9\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[10\] CP0.v(47) " "Inferred latch for \"config_o\[10\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[11\] CP0.v(47) " "Inferred latch for \"config_o\[11\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[12\] CP0.v(47) " "Inferred latch for \"config_o\[12\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[13\] CP0.v(47) " "Inferred latch for \"config_o\[13\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864762 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[14\] CP0.v(47) " "Inferred latch for \"config_o\[14\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[15\] CP0.v(47) " "Inferred latch for \"config_o\[15\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[16\] CP0.v(47) " "Inferred latch for \"config_o\[16\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[17\] CP0.v(47) " "Inferred latch for \"config_o\[17\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[18\] CP0.v(47) " "Inferred latch for \"config_o\[18\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[19\] CP0.v(47) " "Inferred latch for \"config_o\[19\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[20\] CP0.v(47) " "Inferred latch for \"config_o\[20\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[21\] CP0.v(47) " "Inferred latch for \"config_o\[21\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[22\] CP0.v(47) " "Inferred latch for \"config_o\[22\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[23\] CP0.v(47) " "Inferred latch for \"config_o\[23\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[24\] CP0.v(47) " "Inferred latch for \"config_o\[24\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[25\] CP0.v(47) " "Inferred latch for \"config_o\[25\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[26\] CP0.v(47) " "Inferred latch for \"config_o\[26\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[27\] CP0.v(47) " "Inferred latch for \"config_o\[27\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[28\] CP0.v(47) " "Inferred latch for \"config_o\[28\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[29\] CP0.v(47) " "Inferred latch for \"config_o\[29\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[30\] CP0.v(47) " "Inferred latch for \"config_o\[30\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864763 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[31\] CP0.v(47) " "Inferred latch for \"config_o\[31\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[0\] CP0.v(47) " "Inferred latch for \"cause_o\[0\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[1\] CP0.v(47) " "Inferred latch for \"cause_o\[1\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[7\] CP0.v(47) " "Inferred latch for \"cause_o\[7\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[16\] CP0.v(47) " "Inferred latch for \"cause_o\[16\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[17\] CP0.v(47) " "Inferred latch for \"cause_o\[17\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[18\] CP0.v(47) " "Inferred latch for \"cause_o\[18\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[19\] CP0.v(47) " "Inferred latch for \"cause_o\[19\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[20\] CP0.v(47) " "Inferred latch for \"cause_o\[20\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[21\] CP0.v(47) " "Inferred latch for \"cause_o\[21\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[24\] CP0.v(47) " "Inferred latch for \"cause_o\[24\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[25\] CP0.v(47) " "Inferred latch for \"cause_o\[25\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[26\] CP0.v(47) " "Inferred latch for \"cause_o\[26\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[27\] CP0.v(47) " "Inferred latch for \"cause_o\[27\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[28\] CP0.v(47) " "Inferred latch for \"cause_o\[28\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[29\] CP0.v(47) " "Inferred latch for \"cause_o\[29\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864764 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[30\] CP0.v(47) " "Inferred latch for \"cause_o\[30\]\" at CP0.v(47)" {  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555157864765 "|CPU|CP0:mycp0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk~0 " "Found clock multiplexer clk~0" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1555157865499 "|CPU|clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1555157865499 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div3\"" {  } { { "CPU/rtl/SEG_LED.v" "Div3" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod2\"" {  } { { "CPU/rtl/SEG_LED.v" "Mod2" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div4\"" {  } { { "CPU/rtl/SEG_LED.v" "Div4" { Text "C:/altera/CPU/rtl/SEG_LED.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod3\"" {  } { { "CPU/rtl/SEG_LED.v" "Mod3" { Text "C:/altera/CPU/rtl/SEG_LED.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod4\"" {  } { { "CPU/rtl/SEG_LED.v" "Mod4" { Text "C:/altera/CPU/rtl/SEG_LED.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div2\"" {  } { { "CPU/rtl/SEG_LED.v" "Div2" { Text "C:/altera/CPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod1\"" {  } { { "CPU/rtl/SEG_LED.v" "Mod1" { Text "C:/altera/CPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div1\"" {  } { { "CPU/rtl/SEG_LED.v" "Div1" { Text "C:/altera/CPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod0\"" {  } { { "CPU/rtl/SEG_LED.v" "Mod0" { Text "C:/altera/CPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div0\"" {  } { { "CPU/rtl/SEG_LED.v" "Div0" { Text "C:/altera/CPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EXE:myexe\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EXE:myexe\|Mult0\"" {  } { { "CPU/rtl/EXE.v" "Mult0" { Text "C:/altera/CPU/rtl/EXE.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875114 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1555157875114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div3\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div3 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875226 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157875226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/altera/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/altera/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/altera/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Mod2\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Mod2 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875652 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157875652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "C:/altera/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/altera/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/altera/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div4\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157875874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div4 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157875874 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157875874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/altera/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157875959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157875959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div2\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157876029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div2 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876029 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157876029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "C:/altera/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/altera/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "C:/altera/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div1\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157876275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div1 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876275 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157876275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "C:/altera/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/altera/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/altera/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div0\"" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157876525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div0 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876525 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157876525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/altera/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/altera/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/altera/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EXE:myexe\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EXE:myexe\|lpm_mult:Mult0\"" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EXE:myexe\|lpm_mult:Mult0 " "Instantiated megafunction \"EXE:myexe\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555157876871 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555157876871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/altera/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555157876963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555157876963 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1555157878517 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1555157878517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[31\] " "Latch ID:myid\|reg1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878580 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[31\] " "Latch ID:myid\|reg2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878581 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[30\] " "Latch ID:myid\|reg1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878581 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[30\] " "Latch ID:myid\|reg2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878581 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[29\] " "Latch ID:myid\|reg1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878581 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[29\] " "Latch ID:myid\|reg2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878581 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[28\] " "Latch ID:myid\|reg1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878582 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[28\] " "Latch ID:myid\|reg2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878582 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[27\] " "Latch ID:myid\|reg1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878582 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[27\] " "Latch ID:myid\|reg2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878582 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[26\] " "Latch ID:myid\|reg1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878582 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[26\] " "Latch ID:myid\|reg2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878583 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[25\] " "Latch ID:myid\|reg1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878583 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[25\] " "Latch ID:myid\|reg2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878583 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[24\] " "Latch ID:myid\|reg1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878583 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[24\] " "Latch ID:myid\|reg2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878583 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[23\] " "Latch ID:myid\|reg1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878584 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[23\] " "Latch ID:myid\|reg2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878584 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[22\] " "Latch ID:myid\|reg1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878584 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[22\] " "Latch ID:myid\|reg2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878584 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[21\] " "Latch ID:myid\|reg1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878584 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[21\] " "Latch ID:myid\|reg2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878585 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[20\] " "Latch ID:myid\|reg1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878585 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[20\] " "Latch ID:myid\|reg2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878585 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[19\] " "Latch ID:myid\|reg1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878585 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[19\] " "Latch ID:myid\|reg2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878585 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[18\] " "Latch ID:myid\|reg1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[18\] " "Latch ID:myid\|reg2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[17\] " "Latch ID:myid\|reg1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[17\] " "Latch ID:myid\|reg2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[16\] " "Latch ID:myid\|reg1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[16\] " "Latch ID:myid\|reg2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878586 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[15\] " "Latch ID:myid\|reg1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878587 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[15\] " "Latch ID:myid\|reg2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878587 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[14\] " "Latch ID:myid\|reg1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[14\] " "Latch ID:myid\|reg2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[13\] " "Latch ID:myid\|reg1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[13\] " "Latch ID:myid\|reg2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[12\] " "Latch ID:myid\|reg1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[12\] " "Latch ID:myid\|reg2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878588 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[11\] " "Latch ID:myid\|reg1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878589 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[11\] " "Latch ID:myid\|reg2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878589 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[10\] " "Latch ID:myid\|reg1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878589 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[10\] " "Latch ID:myid\|reg2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878589 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[9\] " "Latch ID:myid\|reg1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[9\] " "Latch ID:myid\|reg2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[8\] " "Latch ID:myid\|reg1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[8\] " "Latch ID:myid\|reg2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[7\] " "Latch ID:myid\|reg1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[7\] " "Latch ID:myid\|reg2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878590 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[6\] " "Latch ID:myid\|reg1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[31\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878591 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[6\] " "Latch ID:myid\|reg2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878591 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[5\] " "Latch ID:myid\|reg1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878591 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[5\] " "Latch ID:myid\|reg2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878591 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[4\] " "Latch ID:myid\|reg1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878591 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[4\] " "Latch ID:myid\|reg2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878592 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[3\] " "Latch ID:myid\|reg1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878592 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[3\] " "Latch ID:myid\|reg2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878592 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[2\] " "Latch ID:myid\|reg1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878592 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[2\] " "Latch ID:myid\|reg2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878593 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[1\] " "Latch ID:myid\|reg1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878593 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[1\] " "Latch ID:myid\|reg2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[18\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878593 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg1_o\[0\] " "Latch ID:myid\|reg1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[7\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878594 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 888 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:myid\|reg2_o\[0\] " "Latch ID:myid\|reg2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:myif_id\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id\|id_inst\[19\]" {  } { { "CPU/rtl/IF_ID.v" "" { Text "C:/altera/CPU/rtl/IF_ID.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878594 ""}  } { { "CPU/rtl/ID.v" "" { Text "C:/altera/CPU/rtl/ID.v" 909 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[5\] " "Latch EXE:myexe\|moveout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878594 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[24\] " "Latch EXE:myexe\|moveout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878594 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[16\] " "Latch EXE:myexe\|moveout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[8\] " "Latch EXE:myexe\|moveout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[7\] " "Latch EXE:myexe\|moveout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[0\] " "Latch EXE:myexe\|moveout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[13\] " "Latch EXE:myexe\|moveout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[29\] " "Latch EXE:myexe\|moveout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878595 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[21\] " "Latch EXE:myexe\|moveout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[4\] " "Latch EXE:myexe\|moveout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[12\] " "Latch EXE:myexe\|moveout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[28\] " "Latch EXE:myexe\|moveout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[20\] " "Latch EXE:myexe\|moveout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[3\] " "Latch EXE:myexe\|moveout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[11\] " "Latch EXE:myexe\|moveout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878596 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[31\] " "Latch EXE:myexe\|moveout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[27\] " "Latch EXE:myexe\|moveout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[19\] " "Latch EXE:myexe\|moveout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[30\] " "Latch EXE:myexe\|moveout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[22\] " "Latch EXE:myexe\|moveout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[14\] " "Latch EXE:myexe\|moveout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[6\] " "Latch EXE:myexe\|moveout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[1\] " "Latch EXE:myexe\|moveout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878597 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[9\] " "Latch EXE:myexe\|moveout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[15\] " "Latch EXE:myexe\|moveout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[25\] " "Latch EXE:myexe\|moveout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[17\] " "Latch EXE:myexe\|moveout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[2\] " "Latch EXE:myexe\|moveout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[10\] " "Latch EXE:myexe\|moveout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[23\] " "Latch EXE:myexe\|moveout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878598 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[26\] " "Latch EXE:myexe\|moveout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[18\] " "Latch EXE:myexe\|moveout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "CPU/rtl/ID_EX.v" "" { Text "C:/altera/CPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[5\] " "Latch CP0:mycp0\|data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[5\] " "Latch CTRL:myctrl\|new_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[24\] " "Latch CP0:mycp0\|data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[16\] " "Latch CP0:mycp0\|data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[8\] " "Latch CP0:mycp0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878599 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[8\] " "Latch CTRL:myctrl\|new_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[7\] " "Latch CP0:mycp0\|data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[7\] " "Latch CTRL:myctrl\|new_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[0\] " "Latch CP0:mycp0\|data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[0\] " "Latch CTRL:myctrl\|new_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_WB:mymem_wb\|wb_cp0_reg_data\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_WB:mymem_wb\|wb_cp0_reg_data\[0\]" {  } { { "CPU/rtl/MEM_WB.v" "" { Text "C:/altera/CPU/rtl/MEM_WB.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[13\] " "Latch CP0:mycp0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[13\] " "Latch CTRL:myctrl\|new_pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878600 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[29\] " "Latch CP0:mycp0\|data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[21\] " "Latch CP0:mycp0\|data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[4\] " "Latch CP0:mycp0\|data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[4\] " "Latch CTRL:myctrl\|new_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[12\] " "Latch CP0:mycp0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[28\] " "Latch CP0:mycp0\|data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[20\] " "Latch CP0:mycp0\|data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[3\] " "Latch CP0:mycp0\|data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878601 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[3\] " "Latch CTRL:myctrl\|new_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[11\] " "Latch CP0:mycp0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[11\] " "Latch CTRL:myctrl\|new_pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[31\] " "Latch CP0:mycp0\|data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[27\] " "Latch CP0:mycp0\|data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[19\] " "Latch CP0:mycp0\|data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[30\] " "Latch CP0:mycp0\|data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[22\] " "Latch CP0:mycp0\|data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878602 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[14\] " "Latch CP0:mycp0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[6\] " "Latch CP0:mycp0\|data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[6\] " "Latch CTRL:myctrl\|new_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[1\] " "Latch CP0:mycp0\|data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[1\] " "Latch CTRL:myctrl\|new_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_WB:mymem_wb\|wb_cp0_reg_data\[1\] " "Ports D and ENA on the latch are fed by the same signal MEM_WB:mymem_wb\|wb_cp0_reg_data\[1\]" {  } { { "CPU/rtl/MEM_WB.v" "" { Text "C:/altera/CPU/rtl/MEM_WB.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[9\] " "Latch CP0:mycp0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878603 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[9\] " "Latch CTRL:myctrl\|new_pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[15\] " "Latch CP0:mycp0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[25\] " "Latch CP0:mycp0\|data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[17\] " "Latch CP0:mycp0\|data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[2\] " "Latch CP0:mycp0\|data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[2\] " "Latch CTRL:myctrl\|new_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[10\] " "Latch CP0:mycp0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[10\] " "Latch CTRL:myctrl\|new_pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[9\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[9\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878604 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[23\] " "Latch CP0:mycp0\|data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878605 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[26\] " "Latch CP0:mycp0\|data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878605 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[18\] " "Latch CP0:mycp0\|data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[4\]" {  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555157878605 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555157878605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 63 -1 0 } } { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 107 -1 0 } } { "CPU/rtl/UART.v" "" { Text "C:/altera/CPU/rtl/UART.v" 13 -1 0 } } { "CPU/rtl/QTCONTROL.v" "" { Text "C:/altera/CPU/rtl/QTCONTROL.v" 7 -1 0 } } { "CPU/rtl/PC.v" "" { Text "C:/altera/CPU/rtl/PC.v" 38 -1 0 } } { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1555157878665 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1555157878666 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555157882864 "|CPU|lcd_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555157882864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555157883525 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/altera/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/altera/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/altera/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157889622 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1555157889622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555157890745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555157890745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8828 " "Implemented 8828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555157891872 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555157891872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8726 " "Implemented 8726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555157891872 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555157891872 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1555157891872 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1555157891872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555157891872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 315 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555157891997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 20:18:11 2019 " "Processing ended: Sat Apr 13 20:18:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555157891997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555157891997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555157891997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555157891997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555157894757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555157894759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 20:18:13 2019 " "Processing started: Sat Apr 13 20:18:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555157894759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555157894759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555157894760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555157895075 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1555157895075 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1555157895075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1555157895348 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555157895438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555157895497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555157895499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555157895499 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/altera/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3188 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1555157895620 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/altera/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3188 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555157895620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555157896233 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555157896832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555157896832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555157896832 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555157896832 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14898 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555157896856 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14900 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555157896856 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14902 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555157896856 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14904 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555157896856 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14906 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555157896856 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555157896856 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555157896861 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555157896896 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "179 " "TimeQuest Timing Analyzer is analyzing 179 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1555157898687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555157898695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555157898697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555157898724 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk~0  from: datac  to: combout " "Cell: clk~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555157898765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycp0\|Mux1~1  from: datad  to: combout " "Cell: mycp0\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555157898765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555157898765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1555157898765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555157898807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555157898809 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555157898813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node qclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK:myclock\|clock " "Destination node CLOCK:myclock\|clock" {  } { { "CPU/rtl/CLOCK.v" "" { Text "C:/altera/CPU/rtl/CLOCK.v" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK:myclock|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3185 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QTCONTROL:myqtcontrol\|sclk " "Destination node QTCONTROL:myqtcontrol\|sclk" {  } { { "CPU/rtl/QTCONTROL.v" "" { Text "C:/altera/CPU/rtl/QTCONTROL.v" 9 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QTCONTROL:myqtcontrol|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 2873 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QTCONTROL:myqtcontrol\|sresetn " "Destination node QTCONTROL:myqtcontrol\|sresetn" {  } { { "CPU/rtl/QTCONTROL.v" "" { Text "C:/altera/CPU/rtl/QTCONTROL.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QTCONTROL:myqtcontrol|sresetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 2867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555157899122 ""}  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 14890 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/altera/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3188 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~0  " "Automatically promoted node clk~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_excepttype\[10\] " "Destination node EX_MEM:myex_mem\|mem_excepttype\[10\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_excepttype[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 954 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[3\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[3\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 870 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[7\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[7\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 866 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[6\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[6\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[5\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[5\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 868 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[4\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[4\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 869 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[1\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[1\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 872 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_aluop\[2\] " "Destination node EX_MEM:myex_mem\|mem_aluop\[2\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_aluop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 871 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_current_inst_addr\[0\] " "Destination node EX_MEM:myex_mem\|mem_current_inst_addr\[0\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_current_inst_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM:myex_mem\|mem_current_inst_addr\[31\] " "Destination node EX_MEM:myex_mem\|mem_current_inst_addr\[31\]" {  } { { "CPU/rtl/EX_MEM.v" "" { Text "C:/altera/CPU/rtl/EX_MEM.v" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:myex_mem|mem_current_inst_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1555157899123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555157899123 ""}  } { { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3295 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP0:mycp0\|Mux1~1  " "Automatically promoted node CP0:mycp0\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899125 ""}  } { { "CPU/rtl/CP0.v" "" { Text "C:/altera/CPU/rtl/CP0.v" 163 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CP0:mycp0|Mux1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 12349 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXE:myexe\|WideOr5~3  " "Automatically promoted node EXE:myexe\|WideOr5~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899125 ""}  } { { "CPU/rtl/EXE.v" "" { Text "C:/altera/CPU/rtl/EXE.v" 287 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXE:myexe|WideOr5~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 11528 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:myid\|always1~5  " "Automatically promoted node ID:myid\|always1~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:myctrl\|new_pc\[31\]~1 " "Destination node CTRL:myctrl\|new_pc\[31\]~1" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTRL:myctrl|new_pc[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 12490 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899125 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555157899125 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID:myid|always1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 9584 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:myid\|always2~5  " "Automatically promoted node ID:myid\|always2~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:myctrl\|new_pc\[31\]~1 " "Destination node CTRL:myctrl\|new_pc\[31\]~1" {  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTRL:myctrl|new_pc[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 12490 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555157899126 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID:myid|always2~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 9651 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEM:mymem\|Equal6~0  " "Automatically promoted node MEM:mymem\|Equal6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899126 ""}  } { { "CPU/rtl/MEM.v" "" { Text "C:/altera/CPU/rtl/MEM.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM:mymem|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 7904 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG_LED:mysegled\|flag  " "Automatically promoted node SEG_LED:mysegled\|flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_LED:mysegled\|flag~0 " "Destination node SEG_LED:mysegled\|flag~0" {  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG_LED:mysegled|flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 5318 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555157899126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555157899126 ""}  } { { "CPU/rtl/SEG_LED.v" "" { Text "C:/altera/CPU/rtl/SEG_LED.v" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG_LED:mysegled|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 3140 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CTRL:myctrl\|new_pc\[31\]~2  " "Automatically promoted node CTRL:myctrl\|new_pc\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555157899127 ""}  } { { "CPU/rtl/CTRL.v" "" { Text "C:/altera/CPU/rtl/CTRL.v" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTRL:myctrl|new_pc[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/" { { 0 { 0 ""} 0 12491 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555157899127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555157900352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555157900361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555157900362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555157900371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555157900383 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555157900391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555157902191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555157902200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555157902200 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[0\] lcd_pclk~output " "PLL \"RGBSCREEN:myrgbscreen\|pll_clk:mypll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"lcd_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/altera/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "CPU/rtl/pll_clk.v" "" { Text "C:/altera/CPU/rtl/pll_clk.v" 103 0 0 } } { "CPU/rtl/RGBSCREEN.v" "" { Text "C:/altera/CPU/rtl/RGBSCREEN.v" 33 0 0 } } { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 222 0 0 } } { "CPU/rtl/CPU.v" "" { Text "C:/altera/CPU/rtl/CPU.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1555157902265 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555157902744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555157904293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555157907435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555157907510 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555157926550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555157926551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555157928231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 21.7% " "6e+03 ns of routing delay (approximately 21.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1555157939505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555157942020 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555157942020 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1555158003441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:11 " "Fitter routing operations ending: elapsed time is 00:02:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555158059634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555158059638 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555158059638 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "26.89 " "Total time spent on timing analysis during the Fitter is 26.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555158059866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555158059948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555158061007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555158061076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555158062482 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555158065036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/altera/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555158066847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555158068894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 20:21:08 2019 " "Processing ended: Sat Apr 13 20:21:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555158068894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555158068894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555158068894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555158068894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555158070911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555158070911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 20:21:10 2019 " "Processing started: Sat Apr 13 20:21:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555158070911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555158070911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555158070912 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555158072385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555158072430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555158073247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 20:21:13 2019 " "Processing ended: Sat Apr 13 20:21:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555158073247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555158073247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555158073247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555158073247 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555158074105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555158075900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555158075903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 20:21:15 2019 " "Processing started: Sat Apr 13 20:21:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555158075903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555158075903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555158075903 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555158076184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555158076817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555158076818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555158076879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555158076879 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "179 " "TimeQuest Timing Analyzer is analyzing 179 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1555158077505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555158077634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555158077635 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name qclk qclk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name qclk qclk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077657 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077657 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555158077658 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name artificial artificial " "create_clock -period 1.000 -name artificial artificial" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP0:mycp0\|cause_o\[8\] CP0:mycp0\|cause_o\[8\] " "create_clock -period 1.000 -name CP0:mycp0\|cause_o\[8\] CP0:mycp0\|cause_o\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hresetn hresetn " "create_clock -period 1.000 -name hresetn hresetn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX:myid_ex\|ex_aluop\[0\] ID_EX:myid_ex\|ex_aluop\[0\] " "create_clock -period 1.000 -name ID_EX:myid_ex\|ex_aluop\[0\] ID_EX:myid_ex\|ex_aluop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EXE:myexe\|cp0_reg_read_addr_o\[0\] EXE:myexe\|cp0_reg_read_addr_o\[0\] " "create_clock -period 1.000 -name EXE:myexe\|cp0_reg_read_addr_o\[0\] EXE:myexe\|cp0_reg_read_addr_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EX_MEM:myex_mem\|mem_aluop\[0\] EX_MEM:myex_mem\|mem_aluop\[0\] " "create_clock -period 1.000 -name EX_MEM:myex_mem\|mem_aluop\[0\] EX_MEM:myex_mem\|mem_aluop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SEG_LED:mysegled\|flag SEG_LED:mysegled\|flag " "create_clock -period 1.000 -name SEG_LED:mysegled\|flag SEG_LED:mysegled\|flag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077667 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk~0  from: datad  to: combout " "Cell: clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycp0\|Mux1~1  from: datac  to: combout " "Cell: mycp0\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077780 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1555158077780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555158077808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555158077812 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555158077817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555158077844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555158078840 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555158078840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.222 " "Worst-case setup slack is -52.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.222            -223.860 SEG_LED:mysegled\|flag  " "  -52.222            -223.860 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.750            -806.085 qclk  " "  -25.750            -806.085 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.273          -14609.308 artificial  " "  -21.273          -14609.308 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.270           -1596.027 ID_EX:myid_ex\|ex_aluop\[0\]  " "  -21.270           -1596.027 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.965            -127.049 CP0:mycp0\|cause_o\[8\]  " "   -9.965            -127.049 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.117            -174.657 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -6.117            -174.657 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.943            -141.232 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -4.943            -141.232 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.759             -20.367 hresetn  " "   -4.759             -20.367 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.933               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   98.933               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158078846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.907 " "Worst-case hold slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907            -156.606 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -3.907            -156.606 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.354            -184.245 artificial  " "   -3.354            -184.245 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.258             -39.267 CP0:mycp0\|cause_o\[8\]  " "   -3.258             -39.267 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244             -45.632 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -3.244             -45.632 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.122 qclk  " "   -0.122              -0.122 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 SEG_LED:mysegled\|flag  " "    0.453               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.742               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 hresetn  " "    1.758               0.000 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    3.535               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158078972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.801 " "Worst-case recovery slack is -2.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801             -72.387 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -2.801             -72.387 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719             -67.614 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.719             -67.614 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.570             -24.745 CP0:mycp0\|cause_o\[8\]  " "   -2.570             -24.745 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.395             -38.823 SEG_LED:mysegled\|flag  " "   -2.395             -38.823 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049            -318.574 qclk  " "   -2.049            -318.574 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381             -36.397 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -1.381             -36.397 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -25.518 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -1.201             -25.518 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424             -15.734 artificial  " "   -0.424             -15.734 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158079011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.172 " "Worst-case removal slack is -4.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.172            -305.705 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -4.172            -305.705 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619           -3352.103 artificial  " "   -3.619           -3352.103 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543             -27.754 CP0:mycp0\|cause_o\[8\]  " "   -3.543             -27.754 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984             -52.258 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -1.984             -52.258 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -7.782 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -0.391              -7.782 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 qclk  " "    0.270               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 SEG_LED:mysegled\|flag  " "    0.781               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.396               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158079047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2844.991 artificial  " "   -3.201           -2844.991 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 hresetn  " "   -3.000              -3.000 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695             -89.344 CP0:mycp0\|cause_o\[8\]  " "   -1.695             -89.344 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 SEG_LED:mysegled\|flag  " "   -1.487             -31.227 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -6.668 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -0.255              -6.668 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    0.312               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "    0.332               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 qclk  " "    9.704               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.262               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.262               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158079054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555158081068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555158081117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555158082728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk~0  from: datad  to: combout " "Cell: clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycp0\|Mux1~1  from: datac  to: combout " "Cell: mycp0\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083204 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1555158083204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555158083384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555158083384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.095 " "Worst-case setup slack is -48.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.095            -205.424 SEG_LED:mysegled\|flag  " "  -48.095            -205.424 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.933            -754.778 qclk  " "  -23.933            -754.778 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.651           -1502.899 ID_EX:myid_ex\|ex_aluop\[0\]  " "  -19.651           -1502.899 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.570          -13716.170 artificial  " "  -19.570          -13716.170 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.620            -122.849 CP0:mycp0\|cause_o\[8\]  " "   -9.620            -122.849 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.062            -172.558 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -6.062            -172.558 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.880            -138.631 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -4.880            -138.631 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.373             -19.670 hresetn  " "   -4.373             -19.670 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.609               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   99.609               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158083399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.315 " "Worst-case hold slack is -3.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.315            -273.531 artificial  " "   -3.315            -273.531 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290            -143.780 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -3.290            -143.780 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922             -39.964 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -2.922             -39.964 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.714             -32.608 CP0:mycp0\|cause_o\[8\]  " "   -2.714             -32.608 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 qclk  " "   -0.093              -0.093 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 SEG_LED:mysegled\|flag  " "    0.402               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.686               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.601               0.000 hresetn  " "    1.601               0.000 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    3.619               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158083516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.814 " "Worst-case recovery slack is -2.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814             -72.167 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -2.814             -72.167 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628             -25.649 CP0:mycp0\|cause_o\[8\]  " "   -2.628             -25.649 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -60.244 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.422             -60.244 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235             -35.886 SEG_LED:mysegled\|flag  " "   -2.235             -35.886 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019            -315.095 qclk  " "   -2.019            -315.095 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505             -43.021 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -1.505             -43.021 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338             -29.694 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -1.338             -29.694 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -3.520 artificial  " "   -0.231              -3.520 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158083564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.553 " "Worst-case removal slack is -3.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.553           -3575.193 artificial  " "   -3.553           -3575.193 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.484            -290.307 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -3.484            -290.307 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -22.857 CP0:mycp0\|cause_o\[8\]  " "   -2.928             -22.857 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554             -39.498 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -1.554             -39.498 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.472 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -0.086              -0.472 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 qclk  " "    0.232               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 SEG_LED:mysegled\|flag  " "    0.673               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.147               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158083608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -3461.798 artificial  " "   -3.201           -3461.798 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.226 hresetn  " "   -3.000              -3.226 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -83.366 CP0:mycp0\|cause_o\[8\]  " "   -1.763             -83.366 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 SEG_LED:mysegled\|flag  " "   -1.487             -31.227 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635             -17.950 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -0.635             -17.950 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "    0.086               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    0.111               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 qclk  " "    9.678               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.228               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.228               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158083626 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555158085981 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk~0  from: datad  to: combout " "Cell: clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycp0\|Mux1~1  from: datac  to: combout " "Cell: mycp0\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout " "Cell: myctrl\|new_pc\[31\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086433 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1555158086433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555158086534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555158086534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.579 " "Worst-case setup slack is -21.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.579             -85.087 SEG_LED:mysegled\|flag  " "  -21.579             -85.087 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.398            -325.499 qclk  " "  -10.398            -325.499 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.855           -5518.518 artificial  " "   -8.855           -5518.518 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.649            -628.429 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -8.649            -628.429 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882             -49.449 CP0:mycp0\|cause_o\[8\]  " "   -3.882             -49.449 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059             -56.660 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -2.059             -56.660 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -45.045 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -1.628             -45.045 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -3.743 hresetn  " "   -1.369              -3.743 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  105.884               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  105.884               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158086559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.178 " "Worst-case hold slack is -2.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178             -79.276 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -2.178             -79.276 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848             -22.539 CP0:mycp0\|cause_o\[8\]  " "   -1.848             -22.539 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589             -25.589 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -1.589             -25.589 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416             -60.563 artificial  " "   -1.416             -60.563 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -0.242 qclk  " "   -0.225              -0.242 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 SEG_LED:mysegled\|flag  " "    0.187               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.296               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 hresetn  " "    0.531               0.000 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    1.546               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158086706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.680 " "Worst-case recovery slack is -1.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680             -42.294 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.680             -42.294 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952             -22.981 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -0.952             -22.981 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869            -129.551 qclk  " "   -0.869            -129.551 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -7.694 CP0:mycp0\|cause_o\[8\]  " "   -0.847              -7.694 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693             -11.013 SEG_LED:mysegled\|flag  " "   -0.693             -11.013 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -2.132 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -0.231              -2.132 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.273 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -0.113              -0.273 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 artificial  " "    0.073               0.000 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158086765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.886 " "Worst-case removal slack is -1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886            -117.561 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -1.886            -117.561 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576             -13.003 CP0:mycp0\|cause_o\[8\]  " "   -1.576             -13.003 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385            -830.015 artificial  " "   -1.385            -830.015 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866             -22.417 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "   -0.866             -22.417 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.240 EX_MEM:myex_mem\|mem_aluop\[0\]  " "   -0.041              -0.240 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 qclk  " "    0.113               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 SEG_LED:mysegled\|flag  " "    0.496               0.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.692               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158086823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2617.083 artificial  " "   -3.000           -2617.083 artificial " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 hresetn  " "   -3.000              -3.000 hresetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 SEG_LED:mysegled\|flag  " "   -1.000             -21.000 SEG_LED:mysegled\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529             -19.319 CP0:mycp0\|cause_o\[8\]  " "   -0.529             -19.319 CP0:mycp0\|cause_o\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.753 ID_EX:myid_ex\|ex_aluop\[0\]  " "   -0.040              -0.753 ID_EX:myid_ex\|ex_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\]  " "    0.253               0.000 EXE:myexe\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 EX_MEM:myex_mem\|mem_aluop\[0\]  " "    0.341               0.000 EX_MEM:myex_mem\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 qclk  " "    9.434               0.000 qclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.292               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.292               0.000 myrgbscreen\|mypll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555158086852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555158090431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555158090432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555158090931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 20:21:30 2019 " "Processing ended: Sat Apr 13 20:21:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555158090931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555158090931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555158090931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555158090931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555158093150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555158093151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 20:21:32 2019 " "Processing started: Sat Apr 13 20:21:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555158093151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555158093151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555158093151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_8_1200mv_85c_slow.vo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_8_1200mv_85c_slow.vo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158095596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_8_1200mv_0c_slow.vo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_8_1200mv_0c_slow.vo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158096649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158097709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/altera/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158098759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_8_1200mv_85c_v_slow.sdo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_8_1200mv_85c_v_slow.sdo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158100108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_8_1200mv_0c_v_slow.sdo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_8_1200mv_0c_v_slow.sdo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158101433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_v_fast.sdo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158102768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_v.sdo C:/altera/simulation/modelsim/ simulation " "Generated file CPU_v.sdo in folder \"C:/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555158104106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555158104296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 20:21:44 2019 " "Processing ended: Sat Apr 13 20:21:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555158104296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555158104296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555158104296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555158104296 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus II Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555158105056 ""}
