--
--	Conversion of PSoC CapSense_HexTouch.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Mar 13 17:59:50 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__S3_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__S3_net_0 : bit;
SIGNAL tmpIO_0__S3_net_0 : bit;
TERMINAL tmpSIOVREF__S3_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__S3_net_0 : bit;
SIGNAL tmpOE__S2_net_0 : bit;
SIGNAL tmpFB_0__S2_net_0 : bit;
SIGNAL tmpIO_0__S2_net_0 : bit;
TERMINAL tmpSIOVREF__S2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S2_net_0 : bit;
SIGNAL tmpOE__S1_net_0 : bit;
SIGNAL tmpFB_0__S1_net_0 : bit;
SIGNAL tmpIO_0__S1_net_0 : bit;
TERMINAL tmpSIOVREF__S1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S1_net_0 : bit;
SIGNAL tmpOE__S0_net_0 : bit;
SIGNAL tmpFB_0__S0_net_0 : bit;
SIGNAL tmpIO_0__S0_net_0 : bit;
TERMINAL tmpSIOVREF__S0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S0_net_0 : bit;
TERMINAL \Mux_CapSense:Net_1924\ : bit;
SIGNAL \Mux_CapSense:IDACComp:Net_3\ : bit;
TERMINAL \Mux_CapSense:Net_1909_7\ : bit;
TERMINAL \Mux_CapSense:Net_1909_6\ : bit;
TERMINAL \Mux_CapSense:Net_1909_5\ : bit;
TERMINAL \Mux_CapSense:Net_1909_4\ : bit;
TERMINAL \Mux_CapSense:Net_1909_3\ : bit;
TERMINAL \Mux_CapSense:Net_1909_2\ : bit;
TERMINAL \Mux_CapSense:Net_1909_1\ : bit;
TERMINAL \Mux_CapSense:Net_1909_0\ : bit;
TERMINAL \Mux_CapSense:Net_1916\ : bit;
TERMINAL \Mux_CapSense:Net_1868\ : bit;
TERMINAL \Mux_CapSense:Net_817\ : bit;
TERMINAL \Mux_CapSense:Net_1994\ : bit;
TERMINAL \Mux_CapSense:Net_2084\ : bit;
TERMINAL \Mux_CapSense:Net_804\ : bit;
SIGNAL \Mux_CapSense:Net_1913\ : bit;
SIGNAL \Mux_CapSense:Net_1911\ : bit;
SIGNAL \Mux_CapSense:Net_1919\ : bit;
SIGNAL \Mux_CapSense:Net_1785\ : bit;
SIGNAL \Mux_CapSense:Net_1946\ : bit;
SIGNAL \Mux_CapSense:Net_815\ : bit;
SIGNAL \Mux_CapSense:Net_1921\ : bit;
SIGNAL \Mux_CapSense:Net_1664\ : bit;
SIGNAL \Mux_CapSense:Net_1665\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Cmod_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpFB_0__Cmod_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpIO_0__Cmod_net_0\ : bit;
TERMINAL \Mux_CapSense:tmpSIOVREF__Cmod_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpINTERRUPT_0__Cmod_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_7\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_6\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_5\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_4\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_3\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_2\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_1\ : bit;
SIGNAL \Mux_CapSense:tmpOE__Sns_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_7\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_6\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_5\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_4\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_3\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_2\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_1\ : bit;
SIGNAL \Mux_CapSense:tmpFB_7__Sns_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_7\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_6\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_5\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_4\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_3\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_2\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_1\ : bit;
SIGNAL \Mux_CapSense:tmpIO_7__Sns_net_0\ : bit;
TERMINAL \Mux_CapSense:tmpSIOVREF__Sns_net_0\ : bit;
SIGNAL \Mux_CapSense:tmpINTERRUPT_0__Sns_net_0\ : bit;
SIGNAL \Mux_CapSense:IDACMod:Net_3\ : bit;
TERMINAL \Mux_CapSense:Net_2083\ : bit;
SIGNAL \Counter_micros:Net_89\ : bit;
SIGNAL \Counter_micros:Net_95\ : bit;
SIGNAL Net_106 : bit;
SIGNAL \Counter_micros:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_7\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_6\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_5\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_4\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_3\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_2\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:control_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_micros:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_micros:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_micros:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_micros:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_micros:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_micros:CounterUDB:reload\ : bit;
SIGNAL \Counter_micros:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_micros:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_micros:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_2\ : bit;
SIGNAL \Counter_micros:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_3\ : bit;
SIGNAL \Counter_micros:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_4\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_5\ : bit;
SIGNAL \Counter_micros:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_micros:CounterUDB:status_6\ : bit;
SIGNAL \Counter_micros:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_micros:CounterUDB:reset\ : bit;
SIGNAL Net_2197 : bit;
SIGNAL \Counter_micros:CounterUDB:overflow\ : bit;
SIGNAL \Counter_micros:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_micros:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_micros:CounterUDB:underflow\ : bit;
SIGNAL \Counter_micros:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_micros:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_micros:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_micros:CounterUDB:tc_reg_i\ : bit;
SIGNAL Net_2199 : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_micros:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_2194 : bit;
SIGNAL \Counter_micros:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_2394 : bit;
SIGNAL \Counter_micros:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_micros:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_micros:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc26\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc29\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc7\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc15\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc8\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc9\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:nc38\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc41\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc25\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc28\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc2\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc14\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc4\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc6\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:nc37\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc40\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc24\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc27\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc1\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc13\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc3\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc5\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:nc36\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc39\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_micros:CounterUDB:nc45\ : bit;
SIGNAL \Counter_micros:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_micros:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \FreqDiv:not_last_reset\ : bit;
SIGNAL Net_2203 : bit;
SIGNAL \FreqDiv:count_0\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_31\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_30\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_29\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_28\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_27\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_26\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_25\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_23\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_22\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_21\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_20\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_19\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_18\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_17\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_15\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_14\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_13\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_12\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_11\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_10\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_9\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_7\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_6\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_5\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_4\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_3\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_2\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:b_0\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv:MODIN1_0\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Pin_Red_net_0 : bit;
SIGNAL tmpFB_0__Pin_Red_net_0 : bit;
SIGNAL tmpIO_0__Pin_Red_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Red_net_0 : bit;
SIGNAL tmpOE__Pin_Green_net_0 : bit;
SIGNAL tmpFB_0__Pin_Green_net_0 : bit;
SIGNAL tmpIO_0__Pin_Green_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Green_net_0 : bit;
SIGNAL tmpOE__Pin_Blue_net_0 : bit;
SIGNAL tmpFB_0__Pin_Blue_net_0 : bit;
SIGNAL tmpIO_0__Pin_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Blue_net_0 : bit;
SIGNAL \SPIM:Net_847\ : bit;
SIGNAL \SPIM:select_s_wire\ : bit;
SIGNAL \SPIM:rx_wire\ : bit;
SIGNAL \SPIM:Net_1257\ : bit;
SIGNAL \SPIM:uncfg_rx_irq\ : bit;
SIGNAL \SPIM:Net_1170\ : bit;
SIGNAL \SPIM:sclk_s_wire\ : bit;
SIGNAL \SPIM:mosi_s_wire\ : bit;
SIGNAL \SPIM:miso_m_wire\ : bit;
SIGNAL \SPIM:Net_467\ : bit;
SIGNAL \SPIM:Net_1099\ : bit;
SIGNAL \SPIM:Net_1258\ : bit;
SIGNAL \SPIM:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \SPIM:sclk_m_wire\ : bit;
SIGNAL \SPIM:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \SPIM:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \SPIM:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \SPIM:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \SPIM:tmpOE__miso_m_net_0\ : bit;
SIGNAL \SPIM:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \SPIM:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \SPIM:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \SPIM:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \SPIM:mosi_m_wire\ : bit;
SIGNAL \SPIM:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \SPIM:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \SPIM:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \SPIM:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \SPIM:cts_wire\ : bit;
SIGNAL Net_1694 : bit;
SIGNAL \SPIM:tx_wire\ : bit;
SIGNAL \SPIM:rts_wire\ : bit;
SIGNAL \SPIM:select_m_wire_3\ : bit;
SIGNAL \SPIM:select_m_wire_2\ : bit;
SIGNAL \SPIM:select_m_wire_1\ : bit;
SIGNAL \SPIM:select_m_wire_0\ : bit;
SIGNAL \SPIM:miso_s_wire\ : bit;
SIGNAL Net_1710 : bit;
SIGNAL Net_1711 : bit;
SIGNAL Net_1712 : bit;
SIGNAL Net_1703 : bit;
SIGNAL \SPIM:Net_1028\ : bit;
SIGNAL Net_1696 : bit;
SIGNAL Net_1697 : bit;
SIGNAL Net_1698 : bit;
SIGNAL Net_1699 : bit;
SIGNAL Net_1700 : bit;
SIGNAL Net_1701 : bit;
SIGNAL Net_1702 : bit;
SIGNAL Net_1705 : bit;
SIGNAL Net_1706 : bit;
SIGNAL Net_1713 : bit;
SIGNAL \EZI2C:Net_847\ : bit;
SIGNAL \EZI2C:select_s_wire\ : bit;
SIGNAL \EZI2C:rx_wire\ : bit;
SIGNAL \EZI2C:Net_1257\ : bit;
SIGNAL \EZI2C:uncfg_rx_irq\ : bit;
SIGNAL \EZI2C:Net_1170\ : bit;
SIGNAL \EZI2C:sclk_s_wire\ : bit;
SIGNAL \EZI2C:mosi_s_wire\ : bit;
SIGNAL \EZI2C:miso_m_wire\ : bit;
SIGNAL \EZI2C:tmpOE__sda_net_0\ : bit;
SIGNAL \EZI2C:tmpFB_0__sda_net_0\ : bit;
SIGNAL Net_1689 : bit;
TERMINAL \EZI2C:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \EZI2C:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \EZI2C:tmpOE__scl_net_0\ : bit;
SIGNAL \EZI2C:tmpFB_0__scl_net_0\ : bit;
SIGNAL Net_1688 : bit;
TERMINAL \EZI2C:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \EZI2C:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \EZI2C:Net_1099\ : bit;
SIGNAL \EZI2C:Net_1258\ : bit;
SIGNAL Net_1672 : bit;
SIGNAL \EZI2C:cts_wire\ : bit;
SIGNAL \EZI2C:tx_wire\ : bit;
SIGNAL \EZI2C:rts_wire\ : bit;
SIGNAL \EZI2C:mosi_m_wire\ : bit;
SIGNAL \EZI2C:select_m_wire_3\ : bit;
SIGNAL \EZI2C:select_m_wire_2\ : bit;
SIGNAL \EZI2C:select_m_wire_1\ : bit;
SIGNAL \EZI2C:select_m_wire_0\ : bit;
SIGNAL \EZI2C:sclk_m_wire\ : bit;
SIGNAL \EZI2C:miso_s_wire\ : bit;
SIGNAL Net_1690 : bit;
SIGNAL Net_1681 : bit;
SIGNAL \EZI2C:Net_1028\ : bit;
SIGNAL Net_1674 : bit;
SIGNAL Net_1675 : bit;
SIGNAL Net_1676 : bit;
SIGNAL Net_1677 : bit;
SIGNAL Net_1678 : bit;
SIGNAL Net_1679 : bit;
SIGNAL Net_1680 : bit;
SIGNAL Net_1683 : bit;
SIGNAL Net_1684 : bit;
SIGNAL Net_1691 : bit;
SIGNAL tmpOE__CTRL_net_0 : bit;
SIGNAL tmpFB_0__CTRL_net_0 : bit;
SIGNAL tmpIO_0__CTRL_net_0 : bit;
TERMINAL tmpSIOVREF__CTRL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CTRL_net_0 : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:select_s_wire\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:Net_1268\ : bit;
SIGNAL \UART:Net_1257\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:Net_1170\ : bit;
SIGNAL \UART:sclk_s_wire\ : bit;
SIGNAL \UART:mosi_s_wire\ : bit;
SIGNAL \UART:miso_m_wire\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_1099\ : bit;
SIGNAL \UART:Net_1258\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL Net_1650 : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:mosi_m_wire\ : bit;
SIGNAL \UART:select_m_wire_3\ : bit;
SIGNAL \UART:select_m_wire_2\ : bit;
SIGNAL \UART:select_m_wire_1\ : bit;
SIGNAL \UART:select_m_wire_0\ : bit;
SIGNAL \UART:sclk_m_wire\ : bit;
SIGNAL \UART:miso_s_wire\ : bit;
SIGNAL Net_1666 : bit;
SIGNAL Net_1667 : bit;
SIGNAL Net_1668 : bit;
SIGNAL Net_1659 : bit;
SIGNAL \UART:Net_1028\ : bit;
SIGNAL Net_1652 : bit;
SIGNAL Net_1653 : bit;
SIGNAL Net_1654 : bit;
SIGNAL Net_1655 : bit;
SIGNAL Net_1656 : bit;
SIGNAL Net_1657 : bit;
SIGNAL Net_1658 : bit;
SIGNAL Net_1661 : bit;
SIGNAL Net_1662 : bit;
SIGNAL Net_1669 : bit;
SIGNAL \SPI_Master:Net_847\ : bit;
SIGNAL \SPI_Master:select_s_wire\ : bit;
SIGNAL \SPI_Master:rx_wire\ : bit;
SIGNAL \SPI_Master:Net_1257\ : bit;
SIGNAL \SPI_Master:uncfg_rx_irq\ : bit;
SIGNAL \SPI_Master:Net_1170\ : bit;
SIGNAL \SPI_Master:sclk_s_wire\ : bit;
SIGNAL \SPI_Master:mosi_s_wire\ : bit;
SIGNAL \SPI_Master:miso_m_wire\ : bit;
SIGNAL \SPI_Master:Net_467\ : bit;
SIGNAL \SPI_Master:Net_1099\ : bit;
SIGNAL \SPI_Master:Net_1258\ : bit;
SIGNAL \SPI_Master:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \SPI_Master:sclk_m_wire\ : bit;
SIGNAL \SPI_Master:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \SPI_Master:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpOE__miso_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \SPI_Master:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \SPI_Master:mosi_m_wire\ : bit;
SIGNAL \SPI_Master:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \SPI_Master:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpOE__ss0_m_net_0\ : bit;
SIGNAL \SPI_Master:select_m_wire_0\ : bit;
SIGNAL \SPI_Master:tmpFB_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpIO_0__ss0_m_net_0\ : bit;
TERMINAL \SPI_Master:tmpSIOVREF__ss0_m_net_0\ : bit;
SIGNAL \SPI_Master:tmpINTERRUPT_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_Master:cts_wire\ : bit;
SIGNAL Net_1628 : bit;
SIGNAL \SPI_Master:tx_wire\ : bit;
SIGNAL \SPI_Master:rts_wire\ : bit;
SIGNAL \SPI_Master:select_m_wire_3\ : bit;
SIGNAL \SPI_Master:select_m_wire_2\ : bit;
SIGNAL \SPI_Master:select_m_wire_1\ : bit;
SIGNAL \SPI_Master:miso_s_wire\ : bit;
SIGNAL Net_1644 : bit;
SIGNAL Net_1645 : bit;
SIGNAL Net_1646 : bit;
SIGNAL Net_1637 : bit;
SIGNAL \SPI_Master:Net_1028\ : bit;
SIGNAL Net_1630 : bit;
SIGNAL Net_1631 : bit;
SIGNAL Net_1632 : bit;
SIGNAL Net_1633 : bit;
SIGNAL Net_1634 : bit;
SIGNAL Net_1635 : bit;
SIGNAL Net_1636 : bit;
SIGNAL Net_1639 : bit;
SIGNAL Net_1640 : bit;
SIGNAL Net_1647 : bit;
SIGNAL \UART_AMOSI:tmpOE__tx_net_0\ : bit;
SIGNAL \UART_AMOSI:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART_AMOSI:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART_AMOSI:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART_AMOSI:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \Counter_micros:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_micros:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL Net_2394D : bit;
SIGNAL \FreqDiv:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv:count_0\\D\ : bit;
ATTRIBUTE placement_force of \Mux_CapSense:CSD\:LABEL IS "F(CSD,0)";
BEGIN

zero <=  ('0') ;

tmpOE__S3_net_0 <=  ('1') ;

\Counter_micros:CounterUDB:status_0\ <= ((not \Counter_micros:CounterUDB:prevCompare\ and \Counter_micros:CounterUDB:cmp_out_i\));

\Counter_micros:CounterUDB:status_2\ <= ((not \Counter_micros:CounterUDB:overflow_reg_i\ and \Counter_micros:CounterUDB:reload\));

\Counter_micros:CounterUDB:count_enable\ <= ((not \Counter_micros:CounterUDB:count_stored_i\ and \Counter_micros:CounterUDB:control_7\ and Net_2394));

Net_2394D <= (\FreqDiv:count_0\
	OR not \FreqDiv:not_last_reset\);

\FreqDiv:count_0\\D\ <= ((not \FreqDiv:count_0\ and \FreqDiv:not_last_reset\)
	OR (not \FreqDiv:not_last_reset\ and \FreqDiv:count_0\));

S3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a473a0e-3120-4d02-93db-62368ea7bd84",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S3_net_0),
		analog=>(open),
		io=>(tmpIO_0__S3_net_0),
		siovref=>(tmpSIOVREF__S3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S3_net_0);
S2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a6e0bec-dc35-4062-bf0d-d6ced33623b3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S2_net_0),
		analog=>(open),
		io=>(tmpIO_0__S2_net_0),
		siovref=>(tmpSIOVREF__S2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S2_net_0);
S1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2d2d213-3be0-488c-904e-69a7503f48eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S1_net_0),
		analog=>(open),
		io=>(tmpIO_0__S1_net_0),
		siovref=>(tmpSIOVREF__S1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1_net_0);
S0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7237a0e4-29d2-4c49-9b0d-e7dda0130981",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S0_net_0),
		analog=>(open),
		io=>(tmpIO_0__S0_net_0),
		siovref=>(tmpSIOVREF__S0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S0_net_0);
\Mux_CapSense:IDACComp:cy_psoc4_idac\:cy_psoc4_csidac_v1_0
	GENERIC MAP(cy_registers=>"",
		resolution=>7)
	PORT MAP(iout=>\Mux_CapSense:Net_1924\,
		en=>tmpOE__S3_net_0);
\Mux_CapSense:CSD\:cy_psoc4_csd_v1_20
	GENERIC MAP(cy_registers=>"",
		sensors_count=>8,
		rx_count=>1,
		tx_count=>1,
		shield_count=>1,
		ganged_csx=>'0',
		sense_as_shield=>'0',
		shield_as_sense=>'0',
		is_capsense=>'1',
		is_mutual=>'0',
		is_cmod_charge=>'0',
		is_csh_charge=>'0')
	PORT MAP(sense=>(\Mux_CapSense:Net_1909_7\, \Mux_CapSense:Net_1909_6\, \Mux_CapSense:Net_1909_5\, \Mux_CapSense:Net_1909_4\,
			\Mux_CapSense:Net_1909_3\, \Mux_CapSense:Net_1909_2\, \Mux_CapSense:Net_1909_1\, \Mux_CapSense:Net_1909_0\),
		rx=>\Mux_CapSense:Net_1916\,
		tx=>\Mux_CapSense:Net_1868\,
		shield=>\Mux_CapSense:Net_817\,
		amuxa=>\Mux_CapSense:Net_1924\,
		amuxb=>\Mux_CapSense:Net_1994\,
		csh=>\Mux_CapSense:Net_2084\,
		cmod=>\Mux_CapSense:Net_804\,
		sense_out=>\Mux_CapSense:Net_1913\,
		sample_out=>\Mux_CapSense:Net_1911\,
		sense_in=>zero,
		clk1=>\Mux_CapSense:Net_1785\,
		clk2=>\Mux_CapSense:Net_1946\,
		irq=>\Mux_CapSense:Net_815\,
		sample_in=>zero);
\Mux_CapSense:ModClk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1b2f0f21-6f94-4f62-a497-5468ab7e598e/a8285cdc-5e81-40c0-8036-58ea5f8c1102",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>255,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Mux_CapSense:Net_1946\,
		dig_domain_out=>open);
\Mux_CapSense:SnsClk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1b2f0f21-6f94-4f62-a497-5468ab7e598e/dc05f2b0-a67b-4bab-aef2-0d210293eadb",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>255,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Mux_CapSense:Net_1785\,
		dig_domain_out=>open);
\Mux_CapSense:Cmod\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b2f0f21-6f94-4f62-a497-5468ab7e598e/67bbdae9-6d7f-4909-bd9b-ee2616c651c8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"Cmod",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(\Mux_CapSense:tmpFB_0__Cmod_net_0\),
		analog=>\Mux_CapSense:Net_1924\,
		io=>(\Mux_CapSense:tmpIO_0__Cmod_net_0\),
		siovref=>(\Mux_CapSense:tmpSIOVREF__Cmod_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\Mux_CapSense:tmpINTERRUPT_0__Cmod_net_0\);
\Mux_CapSense:Sns\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b2f0f21-6f94-4f62-a497-5468ab7e598e/7611adc0-783c-42ac-866a-acd65d57cdc4",
		drive_mode=>"000000000000000000000000",
		ibuf_enabled=>"00000000",
		init_dr_st=>"01111111",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>"MatrixButtons0_Col0,MatrixButtons0_Col1,MatrixButtons0_Col2,MatrixButtons0_Col3,MatrixButtons0_Row0,MatrixButtons0_Row1,MatrixButtons0_Row2,MatrixButtons0_Row3",
		pin_mode=>"AAAAAAAA",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"1010101010101010",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__S3_net_0, tmpOE__S3_net_0, tmpOE__S3_net_0, tmpOE__S3_net_0,
			tmpOE__S3_net_0, tmpOE__S3_net_0, tmpOE__S3_net_0, tmpOE__S3_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(\Mux_CapSense:tmpFB_7__Sns_net_7\, \Mux_CapSense:tmpFB_7__Sns_net_6\, \Mux_CapSense:tmpFB_7__Sns_net_5\, \Mux_CapSense:tmpFB_7__Sns_net_4\,
			\Mux_CapSense:tmpFB_7__Sns_net_3\, \Mux_CapSense:tmpFB_7__Sns_net_2\, \Mux_CapSense:tmpFB_7__Sns_net_1\, \Mux_CapSense:tmpFB_7__Sns_net_0\),
		analog=>(\Mux_CapSense:Net_1909_7\, \Mux_CapSense:Net_1909_6\, \Mux_CapSense:Net_1909_5\, \Mux_CapSense:Net_1909_4\,
			\Mux_CapSense:Net_1909_3\, \Mux_CapSense:Net_1909_2\, \Mux_CapSense:Net_1909_1\, \Mux_CapSense:Net_1909_0\),
		io=>(\Mux_CapSense:tmpIO_7__Sns_net_7\, \Mux_CapSense:tmpIO_7__Sns_net_6\, \Mux_CapSense:tmpIO_7__Sns_net_5\, \Mux_CapSense:tmpIO_7__Sns_net_4\,
			\Mux_CapSense:tmpIO_7__Sns_net_3\, \Mux_CapSense:tmpIO_7__Sns_net_2\, \Mux_CapSense:tmpIO_7__Sns_net_1\, \Mux_CapSense:tmpIO_7__Sns_net_0\),
		siovref=>(\Mux_CapSense:tmpSIOVREF__Sns_net_0\),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\Mux_CapSense:tmpINTERRUPT_0__Sns_net_0\);
\Mux_CapSense:ISR\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\Mux_CapSense:Net_815\);
\Mux_CapSense:IDACMod:cy_psoc4_idac\:cy_psoc4_csidac_v1_0
	GENERIC MAP(cy_registers=>"",
		resolution=>8)
	PORT MAP(iout=>\Mux_CapSense:Net_1924\,
		en=>tmpOE__S3_net_0);
\Mux_CapSense:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Mux_CapSense:Net_2083\,
		signal2=>\Mux_CapSense:Net_1994\);
\Counter_micros:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_106,
		enable=>tmpOE__S3_net_0,
		clock_out=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\);
\Counter_micros:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_106,
		enable=>tmpOE__S3_net_0,
		clock_out=>\Counter_micros:CounterUDB:Clk_Ctl_i\);
\Counter_micros:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_micros:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_micros:CounterUDB:control_7\, \Counter_micros:CounterUDB:control_6\, \Counter_micros:CounterUDB:control_5\, \Counter_micros:CounterUDB:control_4\,
			\Counter_micros:CounterUDB:control_3\, \Counter_micros:CounterUDB:control_2\, \Counter_micros:CounterUDB:control_1\, \Counter_micros:CounterUDB:control_0\));
\Counter_micros:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_micros:CounterUDB:status_6\, \Counter_micros:CounterUDB:status_5\, zero, zero,
			\Counter_micros:CounterUDB:status_2\, \Counter_micros:CounterUDB:status_1\, \Counter_micros:CounterUDB:status_0\),
		interrupt=>Net_2197);
\Counter_micros:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__S3_net_0, \Counter_micros:CounterUDB:count_enable\, \Counter_micros:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_micros:CounterUDB:nc26\,
		cl0=>\Counter_micros:CounterUDB:nc29\,
		z0=>\Counter_micros:CounterUDB:nc7\,
		ff0=>\Counter_micros:CounterUDB:nc15\,
		ce1=>\Counter_micros:CounterUDB:nc8\,
		cl1=>\Counter_micros:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_micros:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_micros:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_micros:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_micros:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_micros:CounterUDB:sC32:counterdp:cap0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_micros:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_micros:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__S3_net_0, \Counter_micros:CounterUDB:count_enable\, \Counter_micros:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_micros:CounterUDB:nc25\,
		cl0=>\Counter_micros:CounterUDB:nc28\,
		z0=>\Counter_micros:CounterUDB:nc2\,
		ff0=>\Counter_micros:CounterUDB:nc14\,
		ce1=>\Counter_micros:CounterUDB:nc4\,
		cl1=>\Counter_micros:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_micros:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_micros:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_micros:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_micros:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_micros:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_micros:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_micros:CounterUDB:sC32:counterdp:cap0_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_micros:CounterUDB:sC32:counterdp:cap1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_micros:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_micros:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_micros:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__S3_net_0, \Counter_micros:CounterUDB:count_enable\, \Counter_micros:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_micros:CounterUDB:nc24\,
		cl0=>\Counter_micros:CounterUDB:nc27\,
		z0=>\Counter_micros:CounterUDB:nc1\,
		ff0=>\Counter_micros:CounterUDB:nc13\,
		ce1=>\Counter_micros:CounterUDB:nc3\,
		cl1=>\Counter_micros:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_micros:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_micros:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_micros:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_micros:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_micros:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_micros:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_micros:CounterUDB:sC32:counterdp:cap1_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_micros:CounterUDB:sC32:counterdp:cap2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_micros:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_micros:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_micros:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__S3_net_0, \Counter_micros:CounterUDB:count_enable\, \Counter_micros:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_micros:CounterUDB:reload\,
		cl0=>\Counter_micros:CounterUDB:nc45\,
		z0=>\Counter_micros:CounterUDB:status_1\,
		ff0=>\Counter_micros:CounterUDB:per_FF\,
		ce1=>\Counter_micros:CounterUDB:cmp_out_i\,
		cl1=>\Counter_micros:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_micros:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_micros:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_micros:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_micros:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_micros:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_micros:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_micros:CounterUDB:sC32:counterdp:cap2_1\, \Counter_micros:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_micros:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_micros:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"907a0737-5b7c-4d5c-b3f2-7cc39bdc5e19",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_106,
		dig_domain_out=>open);
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f85afd-4089-426a-93c8-bcff05b128f9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Red_net_0),
		siovref=>(tmpSIOVREF__Pin_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Red_net_0);
Pin_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b07dffb6-284c-40cd-b07c-99cec1e18e1c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Green_net_0),
		siovref=>(tmpSIOVREF__Pin_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Green_net_0);
Pin_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d0371b2-7b7c-41a5-90fd-632710e76597",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Blue_net_0),
		siovref=>(tmpSIOVREF__Pin_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Blue_net_0);
\SPIM:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"81523188-74bc-4b99-a406-ac8b7d6ba8d5/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPIM:Net_847\,
		dig_domain_out=>open);
\SPIM:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81523188-74bc-4b99-a406-ac8b7d6ba8d5/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\SPIM:sclk_m_wire\,
		fb=>(\SPIM:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\SPIM:tmpIO_0__sclk_m_net_0\),
		siovref=>(\SPIM:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPIM:tmpINTERRUPT_0__sclk_m_net_0\);
\SPIM:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81523188-74bc-4b99-a406-ac8b7d6ba8d5/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>\SPIM:miso_m_wire\,
		analog=>(open),
		io=>(\SPIM:tmpIO_0__miso_m_net_0\),
		siovref=>(\SPIM:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPIM:tmpINTERRUPT_0__miso_m_net_0\);
\SPIM:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81523188-74bc-4b99-a406-ac8b7d6ba8d5/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\SPIM:mosi_m_wire\,
		fb=>(\SPIM:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\SPIM:tmpIO_0__mosi_m_net_0\),
		siovref=>(\SPIM:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPIM:tmpINTERRUPT_0__mosi_m_net_0\);
\SPIM:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPIM:Net_847\,
		interrupt=>Net_1694,
		rx=>zero,
		tx=>\SPIM:tx_wire\,
		cts=>zero,
		rts=>\SPIM:rts_wire\,
		mosi_m=>\SPIM:mosi_m_wire\,
		miso_m=>\SPIM:miso_m_wire\,
		select_m=>(\SPIM:select_m_wire_3\, \SPIM:select_m_wire_2\, \SPIM:select_m_wire_1\, \SPIM:select_m_wire_0\),
		sclk_m=>\SPIM:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\SPIM:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_1710,
		sda=>Net_1711,
		tx_req=>Net_1712,
		rx_req=>Net_1703);
\EZI2C:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"127877237.851662",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\EZI2C:Net_847\,
		dig_domain_out=>open);
\EZI2C:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(\EZI2C:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>Net_1689,
		siovref=>(\EZI2C:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\EZI2C:tmpINTERRUPT_0__sda_net_0\);
\EZI2C:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(\EZI2C:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>Net_1688,
		siovref=>(\EZI2C:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\EZI2C:tmpINTERRUPT_0__scl_net_0\);
\EZI2C:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1672);
\EZI2C:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\EZI2C:Net_847\,
		interrupt=>Net_1672,
		rx=>zero,
		tx=>\EZI2C:tx_wire\,
		cts=>zero,
		rts=>\EZI2C:rts_wire\,
		mosi_m=>\EZI2C:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\EZI2C:select_m_wire_3\, \EZI2C:select_m_wire_2\, \EZI2C:select_m_wire_1\, \EZI2C:select_m_wire_0\),
		sclk_m=>\EZI2C:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\EZI2C:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_1688,
		sda=>Net_1689,
		tx_req=>Net_1690,
		rx_req=>Net_1681);
CTRL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef979a0a-c6ce-4c58-89f0-2fc188fd5522",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CTRL_net_0),
		analog=>(open),
		io=>(tmpIO_0__CTRL_net_0),
		siovref=>(tmpSIOVREF__CTRL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CTRL_net_0);
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"98fb5d76-2fb8-455c-a356-7cbdf419656d/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98fb5d76-2fb8-455c-a356-7cbdf419656d/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98fb5d76-2fb8-455c-a356-7cbdf419656d/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>\UART:rx_wire\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_1650,
		rx=>\UART:rx_wire\,
		tx=>\UART:tx_wire\,
		cts=>zero,
		rts=>\UART:rts_wire\,
		mosi_m=>\UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\UART:select_m_wire_3\, \UART:select_m_wire_2\, \UART:select_m_wire_1\, \UART:select_m_wire_0\),
		sclk_m=>\UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_1666,
		sda=>Net_1667,
		tx_req=>Net_1668,
		rx_req=>Net_1659);
\SPI_Master:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI_Master:Net_847\,
		dig_domain_out=>open);
\SPI_Master:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\SPI_Master:sclk_m_wire\,
		fb=>(\SPI_Master:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\SPI_Master:tmpIO_0__sclk_m_net_0\),
		siovref=>(\SPI_Master:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPI_Master:tmpINTERRUPT_0__sclk_m_net_0\);
\SPI_Master:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>\SPI_Master:miso_m_wire\,
		analog=>(open),
		io=>(\SPI_Master:tmpIO_0__miso_m_net_0\),
		siovref=>(\SPI_Master:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPI_Master:tmpINTERRUPT_0__miso_m_net_0\);
\SPI_Master:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\SPI_Master:mosi_m_wire\,
		fb=>(\SPI_Master:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\SPI_Master:tmpIO_0__mosi_m_net_0\),
		siovref=>(\SPI_Master:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPI_Master:tmpINTERRUPT_0__mosi_m_net_0\);
\SPI_Master:ss0_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/9613317f-9767-4872-a15a-e07325d93413",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>\SPI_Master:select_m_wire_0\,
		fb=>(\SPI_Master:tmpFB_0__ss0_m_net_0\),
		analog=>(open),
		io=>(\SPI_Master:tmpIO_0__ss0_m_net_0\),
		siovref=>(\SPI_Master:tmpSIOVREF__ss0_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\SPI_Master:tmpINTERRUPT_0__ss0_m_net_0\);
\SPI_Master:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI_Master:Net_847\,
		interrupt=>Net_1628,
		rx=>zero,
		tx=>\SPI_Master:tx_wire\,
		cts=>zero,
		rts=>\SPI_Master:rts_wire\,
		mosi_m=>\SPI_Master:mosi_m_wire\,
		miso_m=>\SPI_Master:miso_m_wire\,
		select_m=>(\SPI_Master:select_m_wire_3\, \SPI_Master:select_m_wire_2\, \SPI_Master:select_m_wire_1\, \SPI_Master:select_m_wire_0\),
		sclk_m=>\SPI_Master:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\SPI_Master:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_1644,
		sda=>Net_1645,
		tx_req=>Net_1646,
		rx_req=>Net_1637);
\UART_AMOSI:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a6ec4393-33b0-4676-b2de-3313338a9088/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__S3_net_0),
		y=>(zero),
		fb=>(\UART_AMOSI:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART_AMOSI:tmpIO_0__tx_net_0\),
		siovref=>(\UART_AMOSI:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__S3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__S3_net_0,
		out_reset=>zero,
		interrupt=>\UART_AMOSI:tmpINTERRUPT_0__tx_net_0\);
isr_millis:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2197);
\Counter_micros:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:prevCapture\);
\Counter_micros:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_micros:CounterUDB:reload\,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:overflow_reg_i\);
\Counter_micros:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:underflow_reg_i\);
\Counter_micros:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_micros:CounterUDB:reload\,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:tc_reg_i\);
\Counter_micros:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_micros:CounterUDB:cmp_out_i\,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:prevCompare\);
\Counter_micros:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_micros:CounterUDB:cmp_out_i\,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:cmp_out_reg_i\);
\Counter_micros:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_2394,
		clk=>\Counter_micros:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_micros:CounterUDB:count_stored_i\);
Net_2394:cy_dff
	PORT MAP(d=>Net_2394D,
		clk=>Net_106,
		q=>Net_2394);
\FreqDiv:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__S3_net_0,
		clk=>Net_106,
		q=>\FreqDiv:not_last_reset\);
\FreqDiv:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv:count_0\\D\,
		clk=>Net_106,
		q=>\FreqDiv:count_0\);

END R_T_L;
