Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 13:24:45 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file buss_timing_summary_routed.rpt -rpx buss_timing_summary_routed.rpx
| Design       : buss
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/d_wr_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/fset_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/iord_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 257 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.054   -15768.412                   1111                 1231        0.166        0.000                      0                 1231        4.500        0.000                       0                   605  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -20.054   -15768.412                   1111                 1231        0.166        0.000                      0                 1231        4.500        0.000                       0                   605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1111  Failing Endpoints,  Worst Slack      -20.054ns,  Total Violation   -15768.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.054ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.931ns  (logic 12.381ns (41.365%)  route 17.550ns (58.635%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.744    35.009    master/DP/Reg/D[29]
    SLICE_X55Y36         FDRE                                         r  master/DP/Reg/registers_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.447    14.788    master/DP/Reg/CLK
    SLICE_X55Y36         FDRE                                         r  master/DP/Reg/registers_reg[5][29]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)       -0.058    14.955    master/DP/Reg/registers_reg[5][29]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -35.009    
  -------------------------------------------------------------------
                         slack                                -20.054    

Slack (VIOLATED) :        -20.021ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.899ns  (logic 12.381ns (41.410%)  route 17.518ns (58.590%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.712    34.977    master/DP/Reg/D[29]
    SLICE_X55Y37         FDRE                                         r  master/DP/Reg/registers_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.448    14.789    master/DP/Reg/CLK
    SLICE_X55Y37         FDRE                                         r  master/DP/Reg/registers_reg[6][29]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDRE (Setup_fdre_C_D)       -0.058    14.956    master/DP/Reg/registers_reg[6][29]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -34.977    
  -------------------------------------------------------------------
                         slack                                -20.021    

Slack (VIOLATED) :        -20.021ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[11][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.851ns  (logic 12.381ns (41.475%)  route 17.470ns (58.525%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.665    34.930    master/DP/Reg/D[29]
    SLICE_X55Y32         FDRE                                         r  master/DP/Reg/registers_reg[11][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.444    14.785    master/DP/Reg/CLK
    SLICE_X55Y32         FDRE                                         r  master/DP/Reg/registers_reg[11][29]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.101    14.909    master/DP/Reg/registers_reg[11][29]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -34.930    
  -------------------------------------------------------------------
                         slack                                -20.021    

Slack (VIOLATED) :        -20.008ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.901ns  (logic 12.381ns (41.407%)  route 17.520ns (58.593%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.714    34.979    master/DP/Reg/D[29]
    SLICE_X54Y39         FDRE                                         r  master/DP/Reg/registers_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.450    14.791    master/DP/Reg/CLK
    SLICE_X54Y39         FDRE                                         r  master/DP/Reg/registers_reg[7][29]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)       -0.045    14.971    master/DP/Reg/registers_reg[7][29]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -34.979    
  -------------------------------------------------------------------
                         slack                                -20.008    

Slack (VIOLATED) :        -20.004ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.892ns  (logic 12.381ns (41.419%)  route 17.511ns (58.581%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.706    34.971    master/DP/Reg/D[29]
    SLICE_X54Y34         FDRE                                         r  master/DP/Reg/registers_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.446    14.787    master/DP/Reg/CLK
    SLICE_X54Y34         FDRE                                         r  master/DP/Reg/registers_reg[13][29]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.045    14.967    master/DP/Reg/registers_reg[13][29]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -34.971    
  -------------------------------------------------------------------
                         slack                                -20.004    

Slack (VIOLATED) :        -19.966ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.873ns  (logic 12.381ns (41.445%)  route 17.492ns (58.555%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.687    34.951    master/DP/Reg/D[29]
    SLICE_X54Y37         FDRE                                         r  master/DP/Reg/registers_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.448    14.789    master/DP/Reg/CLK
    SLICE_X54Y37         FDRE                                         r  master/DP/Reg/registers_reg[3][29]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)       -0.028    14.986    master/DP/Reg/registers_reg[3][29]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -34.951    
  -------------------------------------------------------------------
                         slack                                -19.966    

Slack (VIOLATED) :        -19.927ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[8][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.551ns  (logic 11.831ns (40.035%)  route 17.720ns (59.965%))
  Logic Levels:           39  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    30.691 r  master/Ctrl/MC/temp_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.432    31.123    master/Ctrl/Acontrol/data5[22]
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.302    31.425 r  master/Ctrl/Acontrol/temp[22]_i_2/O
                         net (fo=1, routed)           0.302    31.727    master/Ctrl/Acontrol/temp[22]_i_2_n_1
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.851 r  master/Ctrl/Acontrol/temp[22]_i_1/O
                         net (fo=3, routed)           0.776    32.627    master/Ctrl/States/temp_reg[31]_3[22]
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124    32.751 r  master/Ctrl/States/registers[0][22]_i_4/O
                         net (fo=2, routed)           0.182    32.933    master/DP/M2r_mux/RES[13]
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.057 f  master/DP/M2r_mux/registers[0][22]_i_2/O
                         net (fo=1, routed)           0.575    33.632    master/DP/M2r_mux/registers[0][22]_i_2_n_1
    SLICE_X52Y36         LUT3 (Prop_lut3_I2_O)        0.117    33.749 r  master/DP/M2r_mux/registers[0][22]_i_1/O
                         net (fo=16, routed)          0.880    34.630    master/DP/Reg/D[22]
    SLICE_X55Y35         FDRE                                         r  master/DP/Reg/registers_reg[8][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.447    14.788    master/DP/Reg/CLK
    SLICE_X55Y35         FDRE                                         r  master/DP/Reg/registers_reg[8][22]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)       -0.310    14.703    master/DP/Reg/registers_reg[8][22]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -34.630    
  -------------------------------------------------------------------
                         slack                                -19.927    

Slack (VIOLATED) :        -19.926ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.801ns  (logic 12.533ns (42.056%)  route 17.268ns (57.944%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=4 LUT6=19 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.997 r  master/Ctrl/MC/temp_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.440    31.437    master/Ctrl/Acontrol/data5[28]
    SLICE_X57Y33         LUT6 (Prop_lut6_I3_O)        0.299    31.736 r  master/Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.381    32.118    master/Ctrl/Acontrol/temp[28]_i_7_n_1
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124    32.242 r  master/Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    32.242    master/Ctrl/Acontrol/temp[28]_i_3_n_1
    SLICE_X59Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    32.459 r  master/Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.404    32.863    master/Ctrl/States/temp_reg[31]_3[28]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.299    33.162 r  master/Ctrl/States/registers[0][28]_i_4/O
                         net (fo=2, routed)           0.165    33.327    master/DP/M2r_mux/RES[19]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.124    33.451 f  master/DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.425    33.875    master/DP/M2r_mux/registers[0][28]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.999 r  master/DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.880    34.879    master/DP/Reg/D[28]
    SLICE_X55Y37         FDRE                                         r  master/DP/Reg/registers_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.448    14.789    master/DP/Reg/CLK
    SLICE_X55Y37         FDRE                                         r  master/DP/Reg/registers_reg[6][28]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDRE (Setup_fdre_C_D)       -0.061    14.953    master/DP/Reg/registers_reg[6][28]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -34.879    
  -------------------------------------------------------------------
                         slack                                -19.926    

Slack (VIOLATED) :        -19.922ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.746ns  (logic 10.718ns (36.031%)  route 19.028ns (63.969%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=1 LUT3=5 LUT4=4 LUT5=6 LUT6=16 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 r  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 r  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 r  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 r  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 r  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 r  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.220    25.791    master/Ctrl/MC/temp_reg[4]
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    25.915 r  master/Ctrl/MC/temp[13]_i_12/O
                         net (fo=1, routed)           0.593    26.508    master/Ctrl/MC/temp[13]_i_12_n_1
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.124    26.632 r  master/Ctrl/MC/temp[13]_i_10/O
                         net (fo=2, routed)           0.597    27.229    master/DP/Asrc2_mux/E_0[13]
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124    27.353 r  master/DP/Asrc2_mux/temp[13]_i_7/O
                         net (fo=8, routed)           0.993    28.346    master/DP/Asrc2_mux/temp_reg[13]
    SLICE_X57Y24         LUT3 (Prop_lut3_I1_O)        0.124    28.470 r  master/DP/Asrc2_mux/temp[15]_i_17/O
                         net (fo=2, routed)           0.559    29.030    master/Ctrl/States/alu_in2[5]
    SLICE_X56Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.550 r  master/Ctrl/States/temp_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.550    master/Ctrl/States/temp_reg[15]_i_12_n_1
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.873 r  master/Ctrl/States/temp_reg[19]_i_10/O[1]
                         net (fo=1, routed)           0.949    30.822    master/Ctrl/Acontrol/data3[17]
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.128 r  master/Ctrl/Acontrol/temp[17]_i_4/O
                         net (fo=1, routed)           0.684    31.812    master/Ctrl/Acontrol/temp[17]_i_4_n_1
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.124    31.936 r  master/Ctrl/Acontrol/temp[17]_i_1/O
                         net (fo=3, routed)           0.603    32.540    master/Ctrl/States/temp_reg[31]_3[17]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    32.664 r  master/Ctrl/States/registers[0][17]_i_4/O
                         net (fo=2, routed)           0.300    32.964    master/DP/M2r_mux/RES[8]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    33.088 f  master/DP/M2r_mux/registers[0][17]_i_2/O
                         net (fo=1, routed)           0.552    33.640    master/DP/M2r_mux/registers[0][17]_i_2_n_1
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.124    33.764 r  master/DP/M2r_mux/registers[0][17]_i_1/O
                         net (fo=16, routed)          1.061    34.825    master/DP/Reg/D[17]
    SLICE_X48Y35         FDRE                                         r  master/DP/Reg/registers_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.446    14.787    master/DP/Reg/CLK
    SLICE_X48Y35         FDRE                                         r  master/DP/Reg/registers_reg[5][17]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y35         FDRE (Setup_fdre_C_D)       -0.109    14.903    master/DP/Reg/registers_reg[5][17]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                -19.922    

Slack (VIOLATED) :        -19.911ns  (required time - arrival time)
  Source:                 master/Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.798ns  (logic 12.381ns (41.550%)  route 17.417ns (58.450%))
  Logic Levels:           42  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.557     5.078    master/Ctrl/States/CLK
    SLICE_X54Y21         FDRE                                         r  master/Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  master/Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=171, routed)         1.040     6.636    master/DP/IR_write/out[0]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  master/DP/IR_write/temp[8]_i_18/O
                         net (fo=6, routed)           0.613     7.373    master/DP/Rsrc2_mux/result[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.497 r  master/DP/Rsrc2_mux/t_i_261/O
                         net (fo=128, routed)         0.928     8.425    master/DP/Reg/rad2_in[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  master/DP/Reg/t_i_215/O
                         net (fo=1, routed)           0.000     8.549    master/DP/Reg/t_i_215_n_1
    SLICE_X53Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.766 r  master/DP/Reg/t_i_108/O
                         net (fo=1, routed)           0.000     8.766    master/DP/Reg/t_i_108_n_1
    SLICE_X53Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.860 r  master/DP/Reg/t_i_54/O
                         net (fo=2, routed)           0.626     9.486    master/Ctrl/States/rd2_outt[11]
    SLICE_X52Y20         LUT3 (Prop_lut3_I2_O)        0.316     9.802 r  master/Ctrl/States/t__0_i_6/O
                         net (fo=15, routed)          0.673    10.475    master/DP/Mult/A[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    14.316 f  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.796    15.112    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.236 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=10, routed)          0.438    15.675    master/Ctrl/MC/t__0_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.799 r  master/Ctrl/MC/temp[3]_i_50/O
                         net (fo=1, routed)           0.000    15.799    master/Ctrl/MC/temp[3]_i_50_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.407 f  master/Ctrl/MC/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.593    17.000    master/Ctrl/Acontrol/data3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.307    17.307 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.275    17.582    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.706 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.167    17.872    master/Ctrl/States/temp_reg[31]_3[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.996 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.451    18.448    master/Ctrl/States/memo_reg_2
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.124    18.572 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.291    18.863    master/DP/MEM/temp_reg[3]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.987 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.161    19.148    master/DP/PC_write/temp_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.272 r  master/DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.440    19.713    master/DP/PC_write/dout[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.837 r  master/DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=5, routed)           0.164    20.000    master/Ctrl/States/dout[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.124 r  master/Ctrl/States/inscd_reg[0]_i_3/O
                         net (fo=11, routed)          0.484    20.608    master/Ctrl/MC/FSM_sequential_state_reg[1]_3
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.732 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=122, routed)         0.537    21.269    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.118    21.387 f  master/Ctrl/States/temp[28]_i_46/O
                         net (fo=1, routed)           0.436    21.823    master/Ctrl/States/temp[28]_i_46_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.326    22.149 f  master/Ctrl/States/temp[28]_i_32/O
                         net (fo=4, routed)           0.577    22.727    master/Ctrl/States/temp[28]_i_32_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124    22.851 f  master/Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.166    23.017    master/Ctrl/States/temp_reg[4]_3
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.141 f  master/Ctrl/States/temp[4]_i_22/O
                         net (fo=1, routed)           0.296    23.437    master/Ctrl/MC/FSM_sequential_state_reg[3]_6
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.561 f  master/Ctrl/MC/temp[4]_i_17/O
                         net (fo=1, routed)           0.263    23.824    master/Ctrl/States/FSM_sequential_state_reg[0]_18
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.948 f  master/Ctrl/States/temp[4]_i_14/O
                         net (fo=3, routed)           0.499    24.446    master/Ctrl/MC/E_1[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    24.570 f  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=84, routed)          1.123    25.694    master/Ctrl/States/FSM_sequential_state_reg[0]_10
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.150    25.844 r  master/Ctrl/States/temp[18]_i_16/O
                         net (fo=1, routed)           0.760    26.603    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.929 f  master/DP/E_write/temp[18]_i_13/O
                         net (fo=1, routed)           0.165    27.094    master/Ctrl/States/FSM_sequential_state_reg[1]_42
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.218 r  master/Ctrl/States/temp[18]_i_11/O
                         net (fo=3, routed)           0.312    27.530    master/DP/Asrc2_mux/E_0[18]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.654 r  master/DP/Asrc2_mux/temp[18]_i_10/O
                         net (fo=7, routed)           0.491    28.145    master/Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    28.269 r  master/Ctrl/MC/temp[19]_i_21/O
                         net (fo=1, routed)           0.000    28.269    master/Ctrl/States/temp_reg[19]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.667 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.667    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.001 r  master/Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.808    29.808    master/Ctrl/MC/temp_reg[23]_6[1]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    30.661 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.661    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.775    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.109 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.457    31.566    master/Ctrl/Acontrol/data5[29]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.303    31.869 r  master/Ctrl/Acontrol/temp[29]_i_6/O
                         net (fo=1, routed)           0.306    32.175    master/Ctrl/Acontrol/temp[29]_i_6_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    32.299 f  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.702    33.001    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.125 r  master/Ctrl/Acontrol/temp[29]_i_2/O
                         net (fo=2, routed)           0.303    33.428    master/Ctrl/States/temp_reg[29]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.552 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.163    33.715    master/DP/M2r_mux/RES[20]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.839 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.302    34.141    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X54Y34         LUT3 (Prop_lut3_I2_O)        0.124    34.265 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.611    34.876    master/DP/Reg/D[29]
    SLICE_X54Y32         FDRE                                         r  master/DP/Reg/registers_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.444    14.785    master/DP/Reg/CLK
    SLICE_X54Y32         FDRE                                         r  master/DP/Reg/registers_reg[1][29]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)       -0.045    14.965    master/DP/Reg/registers_reg[1][29]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -34.876    
  -------------------------------------------------------------------
                         slack                                -19.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 outp/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/temp_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.241%)  route 0.113ns (37.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.552     1.435    outp/CLK
    SLICE_X47Y26         FDRE                                         r  outp/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  outp/state_reg[1]/Q
                         net (fo=5, routed)           0.113     1.689    swit/state_reg[1]
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.734 r  swit/temp_ready_i_1/O
                         net (fo=1, routed)           0.000     1.734    swit/temp_ready_i_1_n_1
    SLICE_X46Y26         FDRE                                         r  swit/temp_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.819     1.946    swit/CLK
    SLICE_X46Y26         FDRE                                         r  swit/temp_ready_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.568    swit/temp_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 outp/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.190ns (54.701%)  route 0.157ns (45.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.586     1.469    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  outp/num_reg[2]/Q
                         net (fo=7, routed)           0.157     1.767    outp/num[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.049     1.816 r  outp/temp_cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    outp/temp_cathode[3]
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.855     1.982    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.107     1.576    outp/temp_cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 outp/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.341%)  route 0.163ns (46.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.585     1.468    outp/CLK
    SLICE_X65Y21         FDRE                                         r  outp/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  outp/num_reg[1]/Q
                         net (fo=7, routed)           0.163     1.772    outp/num[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  outp/temp_cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    outp/temp_cathode[6]
    SLICE_X65Y19         FDRE                                         r  outp/temp_cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.856     1.983    outp/CLK
    SLICE_X65Y19         FDRE                                         r  outp/temp_cathode_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.092     1.576    outp/temp_cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 outp/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (54.960%)  route 0.157ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.586     1.469    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  outp/num_reg[2]/Q
                         net (fo=7, routed)           0.157     1.767    outp/num[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.051     1.818 r  outp/temp_cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    outp/temp_cathode[1]
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.855     1.982    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.107     1.576    outp/temp_cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 outp/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.586     1.469    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  outp/num_reg[2]/Q
                         net (fo=7, routed)           0.157     1.767    outp/num[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  outp/temp_cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    outp/temp_cathode[0]
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.855     1.982    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     1.561    outp/temp_cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 outp/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.586     1.469    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  outp/num_reg[2]/Q
                         net (fo=7, routed)           0.157     1.767    outp/num[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  outp/temp_cathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    outp/temp_cathode[2]
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.855     1.982    outp/CLK
    SLICE_X65Y20         FDRE                                         r  outp/temp_cathode_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     1.561    outp/temp_cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 outp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.581     1.464    outp/CLK
    SLICE_X60Y24         FDRE                                         r  outp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  outp/state_reg[0]/Q
                         net (fo=2, routed)           0.175     1.803    master/Ctrl/States/state_reg[0]_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  master/Ctrl/States/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    outp/state
    SLICE_X60Y24         FDRE                                         r  outp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.848     1.975    outp/CLK
    SLICE_X60Y24         FDRE                                         r  outp/state_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120     1.584    outp/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 swit/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.591     1.474    swit/CLK
    SLICE_X59Y37         FDRE                                         r  swit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  swit/state_reg[0]/Q
                         net (fo=3, routed)           0.170     1.786    master/Ctrl/States/state_reg[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  master/Ctrl/States/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    swit/state
    SLICE_X59Y37         FDRE                                         r  swit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.860     1.987    swit/CLK
    SLICE_X59Y37         FDRE                                         r  swit/state_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.091     1.565    swit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.581     1.464    memory_state/CLK
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  memory_state/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.181     1.786    memory_state/out[1]
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  memory_state/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    memory_state/FSM_sequential_state[1]_i_1_n_1
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.848     1.975    memory_state/CLK
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.555    memory_state/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.441%)  route 0.183ns (49.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.581     1.464    memory_state/CLK
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  memory_state/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.183     1.788    master/Ctrl/States/FSM_sequential_state_reg[2]_0[1]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  master/Ctrl/States/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    memory_state/D[0]
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.848     1.975    memory_state/CLK
    SLICE_X59Y24         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.092     1.556    memory_state/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10   memory/MEM_slave/memo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10   memory/MEM_slave/memo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y19   master/DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y28   master/DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   master/DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y28   master/DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y27   master/DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y27   master/DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y29   master/DP/PC_write/temp_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34   master/DP/PC_write/temp_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34   master/DP/PC_write/temp_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34   master/DP/PC_write/temp_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19   master/DP/PC_write/temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37   master/DP/PC_write/temp_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19   master/DP/PC_write/temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y20   master/DP/PC_write/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35   master/DP/Reg/registers_reg[0][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y33   master/DP/Reg/registers_reg[0][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35   master/DP/Reg/registers_reg[0][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y19   master/DP/PC_write/temp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y28   master/DP/PC_write/temp_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y28   master/DP/PC_write/temp_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27   master/DP/PC_write/temp_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27   master/DP/PC_write/temp_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y29   master/DP/PC_write/temp_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   master/DP/PC_write/temp_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y29   master/DP/PC_write/temp_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y29   master/DP/PC_write/temp_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y22   master/DP/PC_write/temp_reg[1]/C



