"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[68493],{79213:(e,n,i)=>{i.r(n),i.d(n,{assets:()=>d,contentTitle:()=>t,default:()=>g,frontMatter:()=>a,metadata:()=>l,toc:()=>c});const l=JSON.parse('{"id":"language/verilog/types","title":"Data Types","description":"Keywords","source":"@site/content/language/verilog/types.md","sourceDirName":"language/verilog","slug":"/language/verilog/types","permalink":"/notes/language/verilog/types","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/types.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Data","permalink":"/notes/tags/data"},{"inline":true,"label":"Type","permalink":"/notes/tags/type"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":4,"frontMatter":{"sidebar_position":4,"tags":["Language","Verilog","Data","Type"]},"sidebar":"tutorialSidebar","previous":{"title":"Module","permalink":"/notes/language/verilog/module"},"next":{"title":"Gate","permalink":"/notes/language/verilog/gate"}}');var r=i(35656),s=i(86145);const a={sidebar_position:4,tags:["Language","Verilog","Data","Type"]},t="Data Types",d={},c=[{value:"Keywords",id:"keywords",level:2},{value:"\u5e38\u91cf",id:"\u5e38\u91cf",level:2},{value:"\u5411\u91cf",id:"\u5411\u91cf",level:2},{value:"\u90e8\u5206\u4f4d\u9009",id:"\u90e8\u5206\u4f4d\u9009",level:3},{value:"\u6570\u5b57",id:"\u6570\u5b57",level:2},{value:"\u6709\u7b26\u53f7\u6570",id:"\u6709\u7b26\u53f7\u6570",level:3},{value:"\u65e0\u7b26\u53f7\u6570",id:"\u65e0\u7b26\u53f7\u6570",level:3},{value:"Register",id:"register",level:2},{value:"Integer",id:"integer",level:3},{value:"Real",id:"real",level:3},{value:"Net",id:"net",level:2},{value:"Macro",id:"macro",level:2}];function o(e){const n={code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",p:"p",pre:"pre",ul:"ul",...(0,s.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"data-types",children:"Data Types"})}),"\n",(0,r.jsx)(n.h2,{id:"keywords",children:"Keywords"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"module\ninput, output, inout\nwire, reg, parameter\nalways@(), assign\nposedge, negedge\nif-else, case, begin ... end\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"port, signal\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u5e38\u91cf",children:"\u5e38\u91cf"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"0: \u903b\u8f91 0"}),"\n",(0,r.jsx)(n.li,{children:"1: \u903b\u8f91 1"}),"\n",(0,r.jsx)(n.li,{children:"x/X: Unknown/Floating"}),"\n",(0,r.jsx)(n.li,{children:"z/Z: \u9ad8\u963b\u6297\u72b6\u6001(High Impedance)"}),"\n",(0,r.jsx)(n.li,{children:"parameter: #define"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"localparam idle = 2'b00;\nparameter Bit = 8, cnt_up = 1'b1;\n\noutput [Bit - 1:0] A;\nreg [Bit - 1:0] A;\n\nA = A + cnt_up;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u5411\u91cf",children:"\u5411\u91cf"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"[MSB: LSB] \u6216 [LSB: MSB]\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"output [3:0] A;    // 4 bit\nreg [0:3] B, C;    // 4 bit\nwire [63:0] D;    // 64 bit\nwire E;               // 1 bit\n\nA[2:1] = B[0] & C[1:2];    // A[2] = B[0] & C[1], A[1] = B[0] & C[2]\nB[0:1] = 0;\nC = 4'b1011;                   // C[0] = 1, C[1] = 0, C[2] = 1, C[3] = 1\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"integer [7:0] A [3:0];        // 4\u5143\u7d20\u6570\u7ec4. \u6bcf\u4e2a\u5143\u7d20\u4e3a16bit\u5143\nreg B [3:0] [15:0];            // arr[4][16]\u6570\u7ec4, \u6bcf\u4e2a\u5143\u7d20\u4e3a1bit\u5143\nreg [7:0] C [3:0] [15:0];    // arr[4][16]\u6570\u7ec4, \u6bcf\u4e2a\u5143\u7d20\u4e3a8bit\u5143\n\nA[3] = 0;                     // \u7f6e\u96f6A\u4e2d\u7b2c\u4e09\u4e2a\u5143\u7d20(8 bit)\nA = 0;                        // \u7f6e\u96f6A\nB[1][0] = 1;                  // B[1][0](1 bit)\u7f6e1\nC[0][0][3:0] = 4'b0010;      // C[0][0] \u4f4e4bit\u4e3a0010\nC[2][8][5] = 1;               // C[2][8] \u7b2c5bit\u4e3a1\n"})}),"\n",(0,r.jsx)(n.h3,{id:"\u90e8\u5206\u4f4d\u9009",children:"\u90e8\u5206\u4f4d\u9009"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"vector[base_expr+: const_width];\nvector[base_expr-: const_width];\n\ninst_mode[mark+:2]; // => mark,mark+1\ngpio_mode[mark-:4]; // => mark,mark-1,mark-2,mark-3\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u6570\u5b57",children:"\u6570\u5b57"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// size ' signed base value\n<Bits\u957f\u5ea6>'[signed]<\u8fdb\u5236><\u6570\u503c>\n"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u4f4d\u957f\u4e0d\u80fd\u7528\u8868\u8fbe\u5f0f\u8868\u793a,\u53ea\u53ef\u7528\u56fa\u5b9a\u7684 parameter"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"Num = 5'b01101;               // \u4e8c\u8fdb\u5236\nNum = 22;                     // \u5341\u8fdb\u5236\nNum = 12'b0000_1111_0000;    // \u53ef\u8bfb\u6027\nNum = 4'hf;                  // \u5341\u516d\u8fdb\u5236(1111)\nNum = 4'bxxx1;              // \u524d\u4e09\u4f4d\u672a\u77e5\nNum = 4'bz01;               // \u524d\u4e24\u4f4d\u4e3az, \u540e\u4e24\u4f4d\u4e3a01\n"})}),"\n",(0,r.jsx)(n.h3,{id:"\u6709\u7b26\u53f7\u6570",children:"\u6709\u7b26\u53f7\u6570"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"signed reg"}),"\n",(0,r.jsx)(n.li,{children:"signed wire"}),"\n",(0,r.jsx)(n.li,{children:"integer"}),"\n",(0,r.jsx)(n.li,{children:"'sxx"}),"\n"]}),"\n",(0,r.jsx)(n.h3,{id:"\u65e0\u7b26\u53f7\u6570",children:"\u65e0\u7b26\u53f7\u6570"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"reg"}),"\n",(0,r.jsx)(n.li,{children:"wire"}),"\n",(0,r.jsx)(n.li,{children:"'xx"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"register",children:"Register"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"reg/integer/time/real/realtime"}),"\n",(0,r.jsx)(n.li,{children:"\u6709\u8bb0\u5fc6\u6027"}),"\n",(0,r.jsx)(n.li,{children:"\u9ed8\u8ba4\u503c: x"}),"\n"]}),"\n",(0,r.jsx)(n.h3,{id:"integer",children:"Integer"}),"\n",(0,r.jsx)(n.p,{children:"\u957f\u5ea6\u4e3a 32 Bit, \u8865\u7801\u8868\u793a, \u5e38\u7528\u4e8e\u8ba1\u6570\u5668"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"always @(posedge CLK)\n    begin\n        integer i;\n        for (i = 0;i <= 7; i = i + 1) tmp[i] = In;\n    end\n"})}),"\n",(0,r.jsx)(n.h3,{id:"real",children:"Real"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"real \u9ed8\u8ba4\u503c\u4e3a 0,\u4e0d\u53ef\u4e3a x/z"}),"\n",(0,r.jsx)(n.li,{children:"\u4e0d\u53ef\u58f0\u660e\u4f4d\u5bbd"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"net",children:"Net"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"wire/wand/wor"}),"\n",(0,r.jsx)(n.li,{children:"\u5c40\u90e8\u53d8\u91cf, \u6ca1\u6709\u8bb0\u5fc6\u6027"}),"\n",(0,r.jsx)(n.li,{children:"\u9ed8\u8ba4\u503c: z"}),"\n",(0,r.jsx)(n.li,{children:"wire \u95f4\u4e0d\u53ef\u76f4\u63a5\u76f8\u8fde, wand/wor \u95f4\u53ef\u76f4\u63a5\u76f8\u8fde"}),"\n",(0,r.jsx)(n.li,{children:"\u53ef\u7528 wire \u5b9a\u4e49\u5c40\u90e8\u53d8\u91cf"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"macro",children:"Macro"}),"\n",(0,r.jsxs)(n.p,{children:["\u5c06\u591a\u4e2a define \u5b8f,\u653e\u81f3 ",(0,r.jsx)(n.code,{children:"_defines.v"}),", \u4f5c\u4e3a\u5168\u5c40\u5b8f."]})]})}function g(e={}){const{wrapper:n}={...(0,s.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(o,{...e})}):o(e)}},86145:(e,n,i)=>{i.d(n,{R:()=>a,x:()=>t});var l=i(57140);const r={},s=l.createContext(r);function a(e){const n=l.useContext(s);return l.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function t(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:a(e.components),l.createElement(s.Provider,{value:n},e.children)}}}]);