
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010329                       # Number of seconds simulated
sim_ticks                                 10328946768                       # Number of ticks simulated
final_tick                                10328946768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 264023                       # Simulator instruction rate (inst/s)
host_op_rate                                   313032                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              241608457                       # Simulator tick rate (ticks/s)
host_mem_usage                                1198576                       # Number of bytes of host memory used
host_seconds                                    42.75                       # Real time elapsed on the host
sim_insts                                    11287201                       # Number of instructions simulated
sim_ops                                      13382335                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           56320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           25792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              85568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1337                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            5452637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2497060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        334594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8284291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       5452637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5452637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           5452637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2497060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       334594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8284291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  85568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   85568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10024553574                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.440945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.805959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.657040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.39%      0.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          245     48.23%     48.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           89     17.52%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           50      9.84%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           24      4.72%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           20      3.94%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           23      4.53%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           12      2.36%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           43      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          508                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     88235470                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               141715470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32997.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52997.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7497796.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             477926.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3144624                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3409380                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2835495                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         303633.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    3478560.900000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          495738                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     31069005.300000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           46121143.200000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              4.465232                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9959463065                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4746662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18577500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9896791268                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    137709207                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      49819509                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    221302622                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2163648                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1249301                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20835                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1230590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1209998                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.326656                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  313473                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7833                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4733                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3100                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          288                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   927                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12399697                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              50967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11613543                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2163648                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1528204                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12264071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   43614                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           450                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          541                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11634063                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   717                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12338000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.117404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.344751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    93975      0.76%      0.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10701525     86.74%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1542500     12.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12338000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174492                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.936599                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   964964                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1943238                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8512597                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                896286                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  20915                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1195763                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   961                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13549132                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 50800                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  20915                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1619041                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   35509                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          99419                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8754017                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1809099                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13482378                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 31120                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1060                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    246                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1745862                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33948                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13903456                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              61665972                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15547990                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13809339                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    94109                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               5117                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    934418                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2652262                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2093361                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1273                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              138                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13438643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9278                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13433331                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10626                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           65581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       111014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12338000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.088777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.816043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3609053     29.25%     29.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4024563     32.62%     61.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4704384     38.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12338000                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 297720     89.88%     89.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33528     10.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8668708     64.53%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30329      0.23%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2651424     19.74%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2082840     15.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13433331                       # Type of FU issued
system.cpu.iq.rate                           1.083360                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      331252                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024659                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39546502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13513520                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     13404643                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               13764549                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        12316                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  20915                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5356                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 27508                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13447921                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2652262                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2093361                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5115                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 26296                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17902                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2133                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20035                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              13406332                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2648339                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26997                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4729770                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2097909                       # Number of branches executed
system.cpu.iew.exec_stores                    2081431                       # Number of stores executed
system.cpu.iew.exec_rate                     1.081182                       # Inst execution rate
system.cpu.iew.wb_sent                       13405959                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      13404659                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5896081                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8375601                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.081047                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703959                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           40977                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19953                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12312026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.086932                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.877796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4254736     34.56%     34.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2732245     22.19%     56.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5325045     43.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12312026                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11287201                       # Number of instructions committed
system.cpu.commit.committedOps               13382335                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4728263                       # Number of memory references committed
system.cpu.commit.loads                       2647218                       # Number of loads committed
system.cpu.commit.membars                        4163                       # Number of memory barriers committed
system.cpu.commit.branches                    2094721                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11881839                       # Number of committed integer instructions.
system.cpu.commit.function_calls               294649                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8624662     64.45%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           29410      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2647218     19.78%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2081029     15.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13382335                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5325045                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     20398242                       # The number of ROB reads
system.cpu.rob.rob_writes                    26872605                       # The number of ROB writes
system.cpu.timesIdled                             707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           61697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11287201                       # Number of Instructions Simulated
system.cpu.committedOps                      13382335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.098563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.098563                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.910280                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.910280                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15407862                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8065464                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  48174128                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5475822                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4764623                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  16637                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 8                       # number of replacements
system.cpu.dcache.tags.tagsinuse           447.283222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4725610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10140.793991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   447.283222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.436800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.436800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18906490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18906490                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2641329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2641329                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2075965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2075965                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4157                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4159                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4159                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4717294                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4717294                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4717294                       # number of overall hits
system.cpu.dcache.overall_hits::total         4717294                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          894                       # number of overall misses
system.cpu.dcache.overall_misses::total           894                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     45534279                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45534279                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     38564568                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38564568                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       217413                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       217413                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     84098847                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84098847                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     84098847                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84098847                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2641777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2641777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2076411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2076411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4159                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4159                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4718188                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4718188                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4718188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4718188                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000170                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000215                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000481                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000481                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000189                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 101639.015625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101639.015625                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86467.641256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86467.641256                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 108706.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 108706.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94070.298658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94070.298658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94070.298658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94070.298658                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          428                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31201681                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31201681                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     15739535                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15739535                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     46941216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     46941216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     46941216                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     46941216                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 103316.824503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103316.824503                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95972.774390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95972.774390                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100732.223176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100732.223176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100732.223176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100732.223176                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1149                       # number of replacements
system.cpu.icache.tags.tagsinuse           477.406977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11632224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1630                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7136.333742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   477.406977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.932436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23269750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23269750                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     11632224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11632224                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11632224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11632224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11632224                       # number of overall hits
system.cpu.icache.overall_hits::total        11632224                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1836                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1836                       # number of overall misses
system.cpu.icache.overall_misses::total          1836                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118198531                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118198531                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118198531                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118198531                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118198531                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118198531                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11634060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11634060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11634060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11634060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11634060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11634060                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64378.284858                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64378.284858                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64378.284858                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64378.284858                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64378.284858                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64378.284858                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15200                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.028037                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     9.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1149                       # number of writebacks
system.cpu.icache.writebacks::total              1149                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1630                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1630                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1630                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1630                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1630                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1630                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105879294                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105879294                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105879294                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105879294                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105879294                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105879294                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000140                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000140                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64956.622086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64956.622086                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64956.622086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64956.622086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64956.622086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64956.622086                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              256                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 256                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    16                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   330.190511                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4339000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      319.153831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    11.036680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.040306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.040771                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     51899                       # Number of tag accesses
system.l2.tags.data_accesses                    51899                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1076                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                739                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   739                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    47                       # number of demand (read+write) hits
system.l2.demand_hits::total                      786                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  739                       # number of overall hits
system.l2.overall_hits::cpu.data                   47                       # number of overall hits
system.l2.overall_hits::total                     786                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 125                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              891                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             294                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 891                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 419                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1310                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                891                       # number of overall misses
system.l2.overall_misses::cpu.data                419                       # number of overall misses
system.l2.overall_misses::total                  1310                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14899871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14899871                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     95133598                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95133598                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     30338693                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30338693                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      95133598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      45238564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        140372162                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     95133598                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     45238564                       # number of overall miss cycles
system.l2.overall_miss_latency::total       140372162                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1076                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2096                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2096                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.762195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.762195                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.546626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.546626                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.973510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.973510                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.546626                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.899142                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.625000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.546626                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.899142                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.625000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 119198.968000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119198.968000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 106771.714927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106771.714927                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103192.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103192.833333                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 106771.714927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107967.933174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107154.322137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 106771.714927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107967.933174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107154.322137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          107                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            107                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            125                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          880                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          278                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1390                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      5110246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5110246                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13601166                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13601166                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84998547                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84998547                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26157150                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26157150                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84998547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39758316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124756863                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84998547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39758316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      5110246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129867109                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.762195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.762195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.539877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.920530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.539877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.864807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.539877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.864807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.663168                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47759.308411                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47759.308411                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 108809.328000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108809.328000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96589.257955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96589.257955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94090.467626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94090.467626                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96589.257955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98655.870968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97238.396726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96589.257955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98655.870968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47759.308411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93429.574820                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1212                       # Transaction distribution
system.membus.trans_dist::ReadExReq               125                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        85568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   85568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1337                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1958529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7326765                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         3253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10328946768                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1156                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             164                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       177856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        30336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 208192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             139                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2048     91.63%     91.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    187      8.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4637311                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4082522                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1177846                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
