TimeQuest Timing Analyzer report for sc_computer
Sat May 23 17:11:18 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'
 15. Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'
 30. Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_computer                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C15AF484C6                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; clock_and_mem_clock:inst|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_and_mem_clock:inst|clock_out } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+-----------+-----------------+------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                         ; Note ;
+-----------+-----------------+------------------------------------+------+
; 26.15 MHz ; 26.15 MHz       ; clock_and_mem_clock:inst|clock_out ;      ;
; 26.16 MHz ; 26.16 MHz       ; clk                                ;      ;
+-----------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -22.964 ; -23961.754    ;
; clk                                ; -18.616 ; -2374.462     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.424 ; -40.451       ;
; clock_and_mem_clock:inst|clock_out ; 0.548  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.964 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.188     ; 21.312     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.946 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.194     ; 21.288     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.887 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.241     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.885 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.239     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.883 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.237     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.876 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.238     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.868 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.196     ; 21.208     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.865 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.174     ; 21.227     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.850 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.201     ; 21.185     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.841 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.181     ; 21.196     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.839 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.195     ; 21.180     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.741 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.182     ; 21.095     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]              ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.185     ; 21.077     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.186     ; 21.069     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.698 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][4] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.200     ; 21.034     ;
; -22.695 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.184     ; 21.047     ;
; -22.695 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.184     ; 21.047     ;
; -22.695 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.184     ; 21.047     ;
; -22.695 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -2.184     ; 21.047     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.616 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.062     ; 19.090     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.563 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.056     ; 19.043     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.056     ; 19.033     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.064     ; 19.024     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.054     ; 19.031     ;
; -18.504 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24] ; clk          ; clk         ; 0.500        ; -0.058     ; 18.982     ;
; -18.504 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; -0.058     ; 18.982     ;
; -18.504 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18] ; clk          ; clk         ; 0.500        ; -0.058     ; 18.982     ;
; -18.504 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13] ; clk          ; clk         ; 0.500        ; -0.058     ; 18.982     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.424 ; clock_and_mem_clock:inst|clock_out              ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.565      ; 0.657      ;
; -1.924 ; clock_and_mem_clock:inst|clock_out              ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.565      ; 0.657      ;
; -0.889 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.041      ;
; -0.889 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.041      ;
; -0.889 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.041      ;
; -0.889 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.041      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.882 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.414      ; 4.048      ;
; -0.667 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.473      ; 4.290      ;
; -0.667 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg   ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.473      ; 4.290      ;
; -0.549 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.183      ; 1.368      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.467 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.464      ;
; -0.444 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.411      ; 4.483      ;
; -0.444 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.411      ; 4.483      ;
; -0.444 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.411      ; 4.483      ;
; -0.444 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.411      ; 4.483      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.430 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.413      ; 4.499      ;
; -0.392 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.412      ; 4.536      ;
; -0.392 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.412      ; 4.536      ;
; -0.389 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.041      ;
; -0.389 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.041      ;
; -0.389 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.041      ;
; -0.389 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.041      ;
; -0.385 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.546      ;
; -0.385 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.546      ;
; -0.385 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.415      ; 4.546      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.382 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.414      ; 4.048      ;
; -0.362 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.411      ; 4.565      ;
; -0.283 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.181      ; 1.632      ;
; -0.198 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.727      ;
; -0.198 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.727      ;
; -0.198 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.727      ;
; -0.198 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.727      ;
; -0.198 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.727      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.739      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.185 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 4.409      ; 4.740      ;
; -0.167 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 4.473      ; 4.290      ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.548 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.586      ; 1.368      ;
; 0.714 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.041      ;
; 0.714 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.041      ;
; 0.714 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.041      ;
; 0.714 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.041      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.721 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.811      ; 4.048      ;
; 0.814 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.584      ; 1.632      ;
; 0.936 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.870      ; 4.290      ;
; 0.936 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg   ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.870      ; 4.290      ;
; 1.061 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.585      ; 1.880      ;
; 1.114 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.588      ; 1.936      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.136 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.464      ;
; 1.159 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.808      ; 4.483      ;
; 1.159 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.808      ; 4.483      ;
; 1.159 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.808      ; 4.483      ;
; 1.159 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.808      ; 4.483      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.173 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.810      ; 4.499      ;
; 1.211 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.809      ; 4.536      ;
; 1.211 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.809      ; 4.536      ;
; 1.214 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.041      ;
; 1.214 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.041      ;
; 1.214 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.041      ;
; 1.214 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.041      ;
; 1.218 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.546      ;
; 1.218 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.546      ;
; 1.218 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.812      ; 4.546      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.221 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.811      ; 4.048      ;
; 1.222 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.586      ; 2.042      ;
; 1.241 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.808      ; 4.565      ;
; 1.405 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.727      ;
; 1.405 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.727      ;
; 1.405 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.727      ;
; 1.405 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.727      ;
; 1.405 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.727      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.417 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.739      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
; 1.418 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.806      ; 4.740      ;
+-------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -2.125 ; -2.125 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 2.572  ; 2.572  ; Rise       ; clk                                ;
; SW2       ; clk                                ; 2.731  ; 2.731  ; Rise       ; clk                                ;
; SW3       ; clk                                ; 2.874  ; 2.874  ; Rise       ; clk                                ;
; SW4       ; clk                                ; 2.608  ; 2.608  ; Rise       ; clk                                ;
; SW5       ; clk                                ; 2.042  ; 2.042  ; Rise       ; clk                                ;
; SW6       ; clk                                ; 2.817  ; 2.817  ; Rise       ; clk                                ;
; SW7       ; clk                                ; 2.771  ; 2.771  ; Rise       ; clk                                ;
; SW8       ; clk                                ; 2.254  ; 2.254  ; Rise       ; clk                                ;
; SW9       ; clk                                ; 1.851  ; 1.851  ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -0.522 ; -0.522 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 4.175  ; 4.175  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 4.334  ; 4.334  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 4.477  ; 4.477  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 4.211  ; 4.211  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 3.645  ; 3.645  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 4.420  ; 4.420  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 4.374  ; 4.374  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 3.857  ; 3.857  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 3.454  ; 3.454  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; 2.355  ; 2.355  ; Rise       ; clk                                ;
; SW1       ; clk                                ; -2.342 ; -2.342 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -2.501 ; -2.501 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -2.644 ; -2.644 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -2.378 ; -2.378 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -1.812 ; -1.812 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -2.587 ; -2.587 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -2.541 ; -2.541 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -2.024 ; -2.024 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -1.621 ; -1.621 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 0.752  ; 0.752  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -3.945 ; -3.945 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -4.104 ; -4.104 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -4.247 ; -4.247 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -3.981 ; -3.981 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -3.415 ; -3.415 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -4.190 ; -4.190 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -4.144 ; -4.144 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -3.627 ; -3.627 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -3.224 ; -3.224 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 76.616 ; 76.616 ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 9.722  ; 9.722  ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 76.339 ; 76.339 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 76.616 ; 76.616 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 76.306 ; 76.306 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 79.294 ; 79.294 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 79.294 ; 79.294 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 76.127 ; 76.127 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 74.014 ; 74.014 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 70.884 ; 70.884 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 68.190 ; 68.190 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 65.699 ; 65.699 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 63.513 ; 63.513 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 79.676 ; 79.676 ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 9.124  ; 9.124  ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 79.676 ; 79.676 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 79.350 ; 79.350 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 79.548 ; 79.548 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 79.322 ; 79.322 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 79.322 ; 79.322 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 77.285 ; 77.285 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 75.030 ; 75.030 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 72.481 ; 72.481 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 70.577 ; 70.577 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 68.305 ; 68.305 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 65.506 ; 65.506 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 77.001 ; 77.001 ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 9.603  ; 9.603  ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 76.549 ; 76.549 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 76.652 ; 76.652 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 77.001 ; 77.001 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 76.139 ; 76.139 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 76.139 ; 76.139 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 73.612 ; 73.612 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 71.030 ; 71.030 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 68.710 ; 68.710 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 66.558 ; 66.558 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 64.096 ; 64.096 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 61.865 ; 61.865 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 15.814 ; 15.814 ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 13.071 ; 13.071 ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 13.614 ; 13.614 ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 12.909 ; 12.909 ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 12.988 ; 12.988 ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 13.729 ; 13.729 ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 15.085 ; 15.085 ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 14.946 ; 14.946 ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 13.859 ; 13.859 ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 15.028 ; 15.028 ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 13.599 ; 13.599 ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 14.984 ; 14.984 ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 14.305 ; 14.305 ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 13.888 ; 13.888 ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 15.814 ; 15.814 ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 15.390 ; 15.390 ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 13.132 ; 13.132 ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 13.006 ; 13.006 ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 14.426 ; 14.426 ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 13.271 ; 13.271 ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 14.792 ; 14.792 ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 13.406 ; 13.406 ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 13.674 ; 13.674 ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 15.241 ; 15.241 ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 13.385 ; 13.385 ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 13.419 ; 13.419 ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 13.123 ; 13.123 ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 14.163 ; 14.163 ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 13.690 ; 13.690 ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 14.031 ; 14.031 ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 12.936 ; 12.936 ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 15.274 ; 15.274 ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 14.414 ; 14.414 ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 26.666 ; 26.666 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 24.141 ; 24.141 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 24.563 ; 24.563 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 24.838 ; 24.838 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 24.264 ; 24.264 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 24.522 ; 24.522 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 25.410 ; 25.410 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 24.274 ; 24.274 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 24.779 ; 24.779 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 24.550 ; 24.550 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 24.830 ; 24.830 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 25.837 ; 25.837 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 24.297 ; 24.297 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 25.266 ; 25.266 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 25.099 ; 25.099 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 26.666 ; 26.666 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 25.677 ; 25.677 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 25.866 ; 25.866 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 25.482 ; 25.482 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 25.181 ; 25.181 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 25.043 ; 25.043 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 25.688 ; 25.688 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 25.810 ; 25.810 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 25.191 ; 25.191 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 25.680 ; 25.680 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 24.933 ; 24.933 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 24.726 ; 24.726 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 24.799 ; 24.799 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 24.976 ; 24.976 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 24.712 ; 24.712 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 24.974 ; 24.974 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 24.681 ; 24.681 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 24.570 ; 24.570 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 15.037 ; 15.037 ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 12.946 ; 12.946 ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 12.818 ; 12.818 ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 13.997 ; 13.997 ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 13.426 ; 13.426 ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 12.668 ; 12.668 ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 13.729 ; 13.729 ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 13.835 ; 13.835 ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 15.037 ; 15.037 ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 12.260 ; 12.260 ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 13.392 ; 13.392 ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 13.029 ; 13.029 ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 12.606 ; 12.606 ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 13.144 ; 13.144 ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 12.022 ; 12.022 ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 12.709 ; 12.709 ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 13.059 ; 13.059 ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 12.765 ; 12.765 ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 12.608 ; 12.608 ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 12.641 ; 12.641 ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 12.590 ; 12.590 ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 13.634 ; 13.634 ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 12.852 ; 12.852 ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 12.663 ; 12.663 ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 12.680 ; 12.680 ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 11.919 ; 11.919 ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 13.022 ; 13.022 ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 12.042 ; 12.042 ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 13.418 ; 13.418 ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 11.943 ; 11.943 ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 12.740 ; 12.740 ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 13.237 ; 13.237 ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 13.034 ; 13.034 ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 27.910 ; 27.910 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 26.754 ; 26.754 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 27.163 ; 27.163 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 26.545 ; 26.545 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 27.015 ; 27.015 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 27.910 ; 27.910 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 25.663 ; 25.663 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 26.402 ; 26.402 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 27.803 ; 27.803 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 25.664 ; 25.664 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 26.877 ; 26.877 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 25.354 ; 25.354 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 25.654 ; 25.654 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 26.930 ; 26.930 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 26.247 ; 26.247 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 25.611 ; 25.611 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 26.913 ; 26.913 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 26.588 ; 26.588 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 26.897 ; 26.897 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 26.750 ; 26.750 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 26.902 ; 26.902 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 26.849 ; 26.849 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 26.913 ; 26.913 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 25.579 ; 25.579 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 26.949 ; 26.949 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 26.612 ; 26.612 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 26.748 ; 26.748 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 26.849 ; 26.849 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 26.590 ; 26.590 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 26.606 ; 26.606 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 26.592 ; 26.592 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 25.624 ; 25.624 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 25.217 ; 25.217 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 25.069 ; 25.069 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 22.544 ; 22.544 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 22.966 ; 22.966 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 23.241 ; 23.241 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 22.667 ; 22.667 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 22.925 ; 22.925 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 23.813 ; 23.813 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 22.677 ; 22.677 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 23.182 ; 23.182 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 22.953 ; 22.953 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 23.233 ; 23.233 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 24.240 ; 24.240 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 22.700 ; 22.700 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 23.669 ; 23.669 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 23.502 ; 23.502 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 25.069 ; 25.069 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 24.080 ; 24.080 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 24.269 ; 24.269 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 23.885 ; 23.885 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 23.584 ; 23.584 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 23.446 ; 23.446 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 24.091 ; 24.091 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 24.213 ; 24.213 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 23.594 ; 23.594 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 24.083 ; 24.083 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 23.336 ; 23.336 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 23.129 ; 23.129 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 23.202 ; 23.202 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 23.379 ; 23.379 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 23.115 ; 23.115 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 23.377 ; 23.377 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 23.084 ; 23.084 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 22.973 ; 22.973 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.502  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.472  ;        ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 13.440 ; 13.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 11.349 ; 11.349 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 11.221 ; 11.221 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 12.400 ; 12.400 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 11.829 ; 11.829 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 11.071 ; 11.071 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 12.132 ; 12.132 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 12.238 ; 12.238 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 13.440 ; 13.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 10.663 ; 10.663 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 11.795 ; 11.795 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 11.432 ; 11.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 11.009 ; 11.009 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 11.547 ; 11.547 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 10.425 ; 10.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 11.112 ; 11.112 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 11.462 ; 11.462 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 11.168 ; 11.168 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 11.011 ; 11.011 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 11.044 ; 11.044 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 10.993 ; 10.993 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 12.037 ; 12.037 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 11.255 ; 11.255 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 11.066 ; 11.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 11.083 ; 11.083 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 10.322 ; 10.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 11.425 ; 11.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 10.445 ; 10.445 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 11.821 ; 11.821 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 10.346 ; 10.346 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 11.143 ; 11.143 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 11.640 ; 11.640 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 11.437 ; 11.437 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 26.313 ; 26.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 25.157 ; 25.157 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 25.566 ; 25.566 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 24.948 ; 24.948 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 25.418 ; 25.418 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 26.313 ; 26.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 24.066 ; 24.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 24.805 ; 24.805 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 26.206 ; 26.206 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 24.067 ; 24.067 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 25.280 ; 25.280 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 23.757 ; 23.757 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 24.057 ; 24.057 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 25.333 ; 25.333 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 24.650 ; 24.650 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 24.014 ; 24.014 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 25.316 ; 25.316 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 24.991 ; 24.991 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 25.300 ; 25.300 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 25.153 ; 25.153 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 25.305 ; 25.305 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 25.252 ; 25.252 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 25.316 ; 25.316 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 23.982 ; 23.982 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 25.352 ; 25.352 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 25.015 ; 25.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 25.151 ; 25.151 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 25.252 ; 25.252 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 24.993 ; 24.993 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 25.009 ; 25.009 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 24.995 ; 24.995 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 24.027 ; 24.027 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 23.620 ; 23.620 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 8.242  ; 8.242  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 7.020  ; 7.020  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 6.635  ; 6.635  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 7.839  ; 7.839  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 7.856  ; 7.856  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 7.305  ; 7.305  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 7.266  ; 7.266  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 7.049  ; 7.049  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 8.077  ; 8.077  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 6.811  ; 6.811  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 7.984  ; 7.984  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 7.982  ; 7.982  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 7.512  ; 7.512  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 7.271  ; 7.271  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 7.477  ; 7.477  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 7.847  ; 7.847  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 8.242  ; 8.242  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 8.105  ; 8.105  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 6.924  ; 6.924  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 6.944  ; 6.944  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 8.163  ; 8.163  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 7.586  ; 7.586  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 7.414  ; 7.414  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 6.507  ; 6.507  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 6.887  ; 6.887  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 7.161  ; 7.161  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 7.413  ; 7.413  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 7.724  ; 7.724  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 6.834  ; 6.834  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 7.328  ; 7.328  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 6.913  ; 6.913  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 7.875  ; 7.875  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 7.112  ; 7.112  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 75.013 ; 75.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 8.119  ; 8.119  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 74.736 ; 74.736 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 75.013 ; 75.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 74.703 ; 74.703 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 77.691 ; 77.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 77.691 ; 77.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 74.524 ; 74.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 72.411 ; 72.411 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 69.281 ; 69.281 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 66.587 ; 66.587 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 64.096 ; 64.096 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 61.910 ; 61.910 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 78.073 ; 78.073 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 7.521  ; 7.521  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 78.073 ; 78.073 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 77.747 ; 77.747 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 77.945 ; 77.945 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 77.719 ; 77.719 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 77.719 ; 77.719 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 75.682 ; 75.682 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 73.427 ; 73.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 70.878 ; 70.878 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 68.974 ; 68.974 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 66.702 ; 66.702 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 63.903 ; 63.903 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 75.398 ; 75.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 8.000  ; 8.000  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 74.946 ; 74.946 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 75.049 ; 75.049 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 75.398 ; 75.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 74.536 ; 74.536 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 74.536 ; 74.536 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 72.009 ; 72.009 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 69.427 ; 69.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 67.107 ; 67.107 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 64.955 ; 64.955 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 62.493 ; 62.493 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 60.262 ; 60.262 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.502  ;        ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.472  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 14.211 ; 14.211 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 11.468 ; 11.468 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 12.011 ; 12.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 11.306 ; 11.306 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 11.385 ; 11.385 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 12.126 ; 12.126 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 13.482 ; 13.482 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 13.343 ; 13.343 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 12.256 ; 12.256 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 13.425 ; 13.425 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 11.996 ; 11.996 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 13.381 ; 13.381 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 12.702 ; 12.702 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 12.285 ; 12.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 14.211 ; 14.211 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 13.787 ; 13.787 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 11.529 ; 11.529 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 11.403 ; 11.403 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.823 ; 12.823 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 11.668 ; 11.668 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 13.189 ; 13.189 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 11.803 ; 11.803 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 12.071 ; 12.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 13.638 ; 13.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 11.782 ; 11.782 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 11.816 ; 11.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 11.520 ; 11.520 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 12.560 ; 12.560 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 12.087 ; 12.087 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 12.428 ; 12.428 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 11.333 ; 11.333 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 13.671 ; 13.671 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 12.811 ; 12.811 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 9.722  ; 9.722  ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 9.722  ; 9.722  ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 10.410 ; 10.410 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 11.114 ; 11.114 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 11.375 ; 11.375 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 11.185 ; 11.185 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 11.333 ; 11.333 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 11.918 ; 11.918 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 12.058 ; 12.058 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 11.555 ; 11.555 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 11.632 ; 11.632 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 11.185 ; 11.185 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 11.498 ; 11.498 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 9.124  ; 9.124  ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 9.124  ; 9.124  ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 10.799 ; 10.799 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 10.999 ; 10.999 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 11.592 ; 11.592 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 11.586 ; 11.586 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 11.986 ; 11.986 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 11.886 ; 11.886 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 11.622 ; 11.622 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 11.586 ; 11.586 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 11.885 ; 11.885 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 11.587 ; 11.587 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 11.649 ; 11.649 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 9.603  ; 9.603  ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 9.603  ; 9.603  ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 10.831 ; 10.831 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 11.704 ; 11.704 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 11.841 ; 11.841 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 11.714 ; 11.714 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 12.081 ; 12.081 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 12.057 ; 12.057 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 11.899 ; 11.899 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 11.836 ; 11.836 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 11.714 ; 11.714 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 11.805 ; 11.805 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 11.904 ; 11.904 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 9.752  ; 9.752  ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 9.752  ; 9.752  ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 10.357 ; 10.357 ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 9.936  ; 9.936  ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 10.161 ; 10.161 ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 10.764 ; 10.764 ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 15.085 ; 15.085 ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 14.946 ; 14.946 ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 13.859 ; 13.859 ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 15.028 ; 15.028 ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 13.599 ; 13.599 ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 14.984 ; 14.984 ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 14.305 ; 14.305 ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 13.888 ; 13.888 ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 15.814 ; 15.814 ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 15.390 ; 15.390 ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 13.132 ; 13.132 ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 13.006 ; 13.006 ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 14.426 ; 14.426 ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 13.271 ; 13.271 ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 14.792 ; 14.792 ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 13.406 ; 13.406 ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 13.674 ; 13.674 ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 15.241 ; 15.241 ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 13.385 ; 13.385 ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 13.419 ; 13.419 ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 13.123 ; 13.123 ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 14.163 ; 14.163 ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 13.690 ; 13.690 ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 14.031 ; 14.031 ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 12.936 ; 12.936 ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 15.274 ; 15.274 ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 14.414 ; 14.414 ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 14.500 ; 14.500 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 15.101 ; 15.101 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 14.646 ; 14.646 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 16.226 ; 16.226 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 15.293 ; 15.293 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 14.860 ; 14.860 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 16.419 ; 16.419 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 15.151 ; 15.151 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 15.866 ; 15.866 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 14.999 ; 14.999 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 15.491 ; 15.491 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 16.500 ; 16.500 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 15.341 ; 15.341 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 15.985 ; 15.985 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 15.470 ; 15.470 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 17.402 ; 17.402 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 16.053 ; 16.053 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 16.181 ; 16.181 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 15.768 ; 15.768 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 16.108 ; 16.108 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 16.125 ; 16.125 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 16.297 ; 16.297 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 16.141 ; 16.141 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 15.504 ; 15.504 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 15.518 ; 15.518 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 15.842 ; 15.842 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 15.869 ; 15.869 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 15.399 ; 15.399 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 16.842 ; 16.842 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 15.369 ; 15.369 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 16.519 ; 16.519 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 14.500 ; 14.500 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 15.276 ; 15.276 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 11.919 ; 11.919 ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 12.946 ; 12.946 ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 12.818 ; 12.818 ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 13.997 ; 13.997 ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 13.426 ; 13.426 ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 12.668 ; 12.668 ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 13.729 ; 13.729 ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 13.835 ; 13.835 ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 15.037 ; 15.037 ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 12.260 ; 12.260 ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 13.392 ; 13.392 ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 13.029 ; 13.029 ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 12.606 ; 12.606 ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 13.144 ; 13.144 ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 12.022 ; 12.022 ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 12.709 ; 12.709 ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 13.059 ; 13.059 ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 12.765 ; 12.765 ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 12.608 ; 12.608 ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 12.641 ; 12.641 ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 12.590 ; 12.590 ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 13.634 ; 13.634 ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 12.852 ; 12.852 ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 12.663 ; 12.663 ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 12.680 ; 12.680 ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 11.919 ; 11.919 ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 13.022 ; 13.022 ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 12.042 ; 12.042 ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 13.418 ; 13.418 ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 11.943 ; 11.943 ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 12.740 ; 12.740 ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 13.237 ; 13.237 ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 13.034 ; 13.034 ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 15.714 ; 15.714 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 16.528 ; 16.528 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 16.936 ; 16.936 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 16.447 ; 16.447 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 16.479 ; 16.479 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 17.233 ; 17.233 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 16.177 ; 16.177 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 16.767 ; 16.767 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 17.702 ; 17.702 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 16.179 ; 16.179 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 16.770 ; 16.770 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 15.852 ; 15.852 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 16.150 ; 16.150 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 17.108 ; 17.108 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 16.743 ; 16.743 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 15.984 ; 15.984 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 16.814 ; 16.814 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 16.480 ; 16.480 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 16.782 ; 16.782 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 16.904 ; 16.904 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 16.772 ; 16.772 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 17.012 ; 17.012 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 16.801 ; 16.801 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 16.293 ; 16.293 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 16.834 ; 16.834 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 16.484 ; 16.484 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 16.896 ; 16.896 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 16.722 ; 16.722 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 16.477 ; 16.477 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 16.476 ; 16.476 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 16.462 ; 16.462 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 16.138 ; 16.138 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 15.714 ; 15.714 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 9.595  ; 9.595  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 10.329 ; 10.329 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 11.246 ; 11.246 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 11.005 ; 11.005 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 10.160 ; 10.160 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 10.463 ; 10.463 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 11.323 ; 11.323 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 9.595  ; 9.595  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 10.880 ; 10.880 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 9.742  ; 9.742  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 10.066 ; 10.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 11.440 ; 11.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 10.383 ; 10.383 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 10.780 ; 10.780 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 11.090 ; 11.090 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 13.470 ; 13.470 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 11.110 ; 11.110 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 11.679 ; 11.679 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 10.825 ; 10.825 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 11.165 ; 11.165 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 11.182 ; 11.182 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 11.927 ; 11.927 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 11.198 ; 11.198 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 10.561 ; 10.561 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 10.575 ; 10.575 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 10.899 ; 10.899 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 10.926 ; 10.926 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 10.125 ; 10.125 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 11.899 ; 11.899 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 10.032 ; 10.032 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 11.588 ; 11.588 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 11.190 ; 11.190 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 10.403 ; 10.403 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.502  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.472  ;        ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 10.322 ; 10.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 11.349 ; 11.349 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 11.221 ; 11.221 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 12.400 ; 12.400 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 11.829 ; 11.829 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 11.071 ; 11.071 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 12.132 ; 12.132 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 12.238 ; 12.238 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 13.440 ; 13.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 10.663 ; 10.663 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 11.795 ; 11.795 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 11.432 ; 11.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 11.009 ; 11.009 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 11.547 ; 11.547 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 10.425 ; 10.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 11.112 ; 11.112 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 11.462 ; 11.462 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 11.168 ; 11.168 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 11.011 ; 11.011 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 11.044 ; 11.044 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 10.993 ; 10.993 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 12.037 ; 12.037 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 11.255 ; 11.255 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 11.066 ; 11.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 11.083 ; 11.083 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 10.322 ; 10.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 11.425 ; 11.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 10.445 ; 10.445 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 11.821 ; 11.821 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 10.346 ; 10.346 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 11.143 ; 11.143 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 11.640 ; 11.640 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 11.437 ; 11.437 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 11.318 ; 11.318 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 11.542 ; 11.542 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 11.803 ; 11.803 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 11.364 ; 11.364 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 11.493 ; 11.493 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 12.247 ; 12.247 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 11.764 ; 11.764 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 12.503 ; 12.503 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 13.904 ; 13.904 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 11.765 ; 11.765 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 12.978 ; 12.978 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 11.455 ; 11.455 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 11.755 ; 11.755 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 13.031 ; 13.031 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 12.348 ; 12.348 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 11.712 ; 11.712 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 13.014 ; 13.014 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 12.689 ; 12.689 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.998 ; 12.998 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 12.851 ; 12.851 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 13.003 ; 13.003 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 12.950 ; 12.950 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 13.014 ; 13.014 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 11.680 ; 11.680 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 13.050 ; 13.050 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 12.713 ; 12.713 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 12.849 ; 12.849 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 12.950 ; 12.950 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 12.691 ; 12.691 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 12.707 ; 12.707 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 12.693 ; 12.693 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 11.725 ; 11.725 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 11.318 ; 11.318 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 6.507  ; 6.507  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 7.020  ; 7.020  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 6.635  ; 6.635  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 7.839  ; 7.839  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 7.856  ; 7.856  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 7.305  ; 7.305  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 7.266  ; 7.266  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 7.049  ; 7.049  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 8.077  ; 8.077  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 6.811  ; 6.811  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 7.984  ; 7.984  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 7.982  ; 7.982  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 7.512  ; 7.512  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 7.271  ; 7.271  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 7.477  ; 7.477  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 7.847  ; 7.847  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 8.242  ; 8.242  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 8.105  ; 8.105  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 6.924  ; 6.924  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 6.944  ; 6.944  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 8.163  ; 8.163  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 7.586  ; 7.586  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 7.414  ; 7.414  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 6.507  ; 6.507  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 6.887  ; 6.887  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 7.161  ; 7.161  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 7.413  ; 7.413  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 7.724  ; 7.724  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 6.834  ; 6.834  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 7.328  ; 7.328  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 6.913  ; 6.913  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 7.875  ; 7.875  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 7.112  ; 7.112  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 8.119  ; 8.119  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 8.119  ; 8.119  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 8.807  ; 8.807  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 9.511  ; 9.511  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 9.772  ; 9.772  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 9.582  ; 9.582  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 9.730  ; 9.730  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 10.315 ; 10.315 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 10.455 ; 10.455 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 9.952  ; 9.952  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 10.029 ; 10.029 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 9.582  ; 9.582  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 9.895  ; 9.895  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 7.521  ; 7.521  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 7.521  ; 7.521  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 9.196  ; 9.196  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 9.396  ; 9.396  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 9.989  ; 9.989  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 9.983  ; 9.983  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 10.383 ; 10.383 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 10.283 ; 10.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 10.019 ; 10.019 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 9.983  ; 9.983  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 10.282 ; 10.282 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 9.984  ; 9.984  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 10.046 ; 10.046 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 8.000  ; 8.000  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 8.000  ; 8.000  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 9.228  ; 9.228  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 10.101 ; 10.101 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 10.238 ; 10.238 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 10.111 ; 10.111 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 10.478 ; 10.478 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 10.454 ; 10.454 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 10.296 ; 10.296 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 10.233 ; 10.233 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 10.111 ; 10.111 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 10.202 ; 10.202 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 10.301 ; 10.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.502  ;        ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.472  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 8.149  ; 8.149  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 8.149  ; 8.149  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 8.754  ; 8.754  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 8.333  ; 8.333  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 8.558  ; 8.558  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 9.161  ; 9.161  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 13.482 ; 13.482 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 13.343 ; 13.343 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 12.256 ; 12.256 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 13.425 ; 13.425 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 11.996 ; 11.996 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 13.381 ; 13.381 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 12.702 ; 12.702 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 12.285 ; 12.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 14.211 ; 14.211 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 13.787 ; 13.787 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 11.529 ; 11.529 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 11.403 ; 11.403 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.823 ; 12.823 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 11.668 ; 11.668 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 13.189 ; 13.189 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 11.803 ; 11.803 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 12.071 ; 12.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 13.638 ; 13.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 11.782 ; 11.782 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 11.816 ; 11.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 11.520 ; 11.520 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 12.560 ; 12.560 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 12.087 ; 12.087 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 12.428 ; 12.428 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 11.333 ; 11.333 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 13.671 ; 13.671 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 12.811 ; 12.811 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -10.697 ; -11203.592    ;
; clk                                ; -8.619  ; -1124.455     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.321 ; -74.519       ;
; clock_and_mem_clock:inst|clock_out ; -0.141 ; -1.423        ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.697 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[15] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.154     ; 10.075     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.657 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.158     ; 10.031     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.651 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.160     ; 10.023     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.029     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.644 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[23] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.033     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.028     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 10.026     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.639 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.164     ; 10.007     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.637 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.143     ; 10.026     ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.159     ; 9.997      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.606 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.991      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.591 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.152     ; 9.971      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.586 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.153     ; 9.965      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.568 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.151     ; 9.949      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.565 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.163     ; 9.934      ;
; -10.564 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.949      ;
; -10.564 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.949      ;
; -10.564 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.949      ;
; -10.564 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.147     ; 9.949      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.619 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.068     ; 9.083      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.585 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.047      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11] ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.582 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]  ; clk          ; clk         ; 0.500        ; -0.062     ; 9.052      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.574 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.043      ;
; -8.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24] ; clk          ; clk         ; 0.500        ; -0.065     ; 9.020      ;
; -8.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; -0.065     ; 9.020      ;
; -8.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18] ; clk          ; clk         ; 0.500        ; -0.065     ; 9.020      ;
; -8.553 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13] ; clk          ; clk         ; 0.500        ; -0.065     ; 9.020      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                               ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.321 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.395      ; 0.367      ;
; -1.018 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg  ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.718      ; 1.979      ;
; -1.018 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.718      ; 1.979      ;
; -0.971 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.975      ;
; -0.971 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.975      ;
; -0.971 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.975      ;
; -0.971 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.975      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.962 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.653      ; 1.984      ;
; -0.821 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.395      ; 0.367      ;
; -0.792 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.153      ;
; -0.792 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.153      ;
; -0.792 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.153      ;
; -0.792 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.153      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.786 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.161      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.779 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.168      ;
; -0.749 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.651      ; 2.195      ;
; -0.749 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.651      ; 2.195      ;
; -0.731 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.216      ;
; -0.731 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.216      ;
; -0.731 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.654      ; 2.216      ;
; -0.721 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.650      ; 2.222      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.668 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.647      ; 2.272      ;
; -0.651 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.291      ;
; -0.651 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.291      ;
; -0.651 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.291      ;
; -0.651 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.291      ;
; -0.651 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.291      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.648 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.649      ; 2.294      ;
; -0.627 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.651      ; 2.317      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.619 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                           ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.652      ; 2.326      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.644      ; 2.324      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.644      ; 2.324      ;
; -0.579 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.646      ; 2.360      ;
; -0.579 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.646      ; 2.360      ;
+--------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.141 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.841      ; 1.979      ;
; -0.141 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg   ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.841      ; 1.979      ;
; -0.094 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.975      ;
; -0.094 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.975      ;
; -0.094 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.975      ;
; -0.094 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.975      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; -0.085 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.776      ; 1.984      ;
; 0.085  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.153      ;
; 0.085  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.153      ;
; 0.085  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.153      ;
; 0.085  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.153      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.091  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.161      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.098  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.168      ;
; 0.128  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.774      ; 2.195      ;
; 0.128  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.774      ; 2.195      ;
; 0.146  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.216      ;
; 0.146  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.216      ;
; 0.146  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.777      ; 2.216      ;
; 0.156  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.773      ; 2.222      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.209  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.770      ; 2.272      ;
; 0.224  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.306      ; 0.668      ;
; 0.226  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.291      ;
; 0.226  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.291      ;
; 0.226  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.291      ;
; 0.226  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.291      ;
; 0.226  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.291      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.229  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.772      ; 2.294      ;
; 0.250  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.774      ; 2.317      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.258  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.775      ; 2.326      ;
; 0.264  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.767      ; 2.324      ;
; 0.264  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.767      ; 2.324      ;
; 0.298  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.769      ; 2.360      ;
; 0.298  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.769      ; 2.360      ;
; 0.352  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.305      ; 0.795      ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -1.492 ; -1.492 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 1.331  ; 1.331  ; Rise       ; clk                                ;
; SW2       ; clk                                ; 1.367  ; 1.367  ; Rise       ; clk                                ;
; SW3       ; clk                                ; 1.509  ; 1.509  ; Rise       ; clk                                ;
; SW4       ; clk                                ; 1.358  ; 1.358  ; Rise       ; clk                                ;
; SW5       ; clk                                ; 1.056  ; 1.056  ; Rise       ; clk                                ;
; SW6       ; clk                                ; 1.480  ; 1.480  ; Rise       ; clk                                ;
; SW7       ; clk                                ; 1.393  ; 1.393  ; Rise       ; clk                                ;
; SW8       ; clk                                ; 1.160  ; 1.160  ; Rise       ; clk                                ;
; SW9       ; clk                                ; 0.930  ; 0.930  ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -0.615 ; -0.615 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 2.208  ; 2.208  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 2.244  ; 2.244  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 2.386  ; 2.386  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 2.235  ; 2.235  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 1.933  ; 1.933  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 2.357  ; 2.357  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 2.270  ; 2.270  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 2.037  ; 2.037  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 1.807  ; 1.807  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; 1.612  ; 1.612  ; Rise       ; clk                                ;
; SW1       ; clk                                ; -1.211 ; -1.211 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -1.247 ; -1.247 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -1.389 ; -1.389 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -1.238 ; -1.238 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -0.936 ; -0.936 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -1.360 ; -1.360 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -1.273 ; -1.273 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -1.040 ; -1.040 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -0.810 ; -0.810 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 0.735  ; 0.735  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -2.088 ; -2.088 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -2.124 ; -2.124 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -2.266 ; -2.266 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -2.115 ; -2.115 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.813 ; -1.813 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -2.237 ; -2.237 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -2.150 ; -2.150 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.917 ; -1.917 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.687 ; -1.687 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 34.267 ; 34.267 ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 5.440  ; 5.440  ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 34.168 ; 34.168 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 34.267 ; 34.267 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 34.136 ; 34.136 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 35.224 ; 35.224 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 35.224 ; 35.224 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 33.895 ; 33.895 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 32.924 ; 32.924 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 31.573 ; 31.573 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 30.412 ; 30.412 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 29.313 ; 29.313 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 28.401 ; 28.401 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 35.588 ; 35.588 ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 5.166  ; 5.166  ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 35.588 ; 35.588 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 35.454 ; 35.454 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 35.528 ; 35.528 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 35.436 ; 35.436 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 35.436 ; 35.436 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 34.566 ; 34.566 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 33.606 ; 33.606 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 32.472 ; 32.472 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 31.639 ; 31.639 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 30.686 ; 30.686 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 29.494 ; 29.494 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 34.333 ; 34.333 ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 5.365  ; 5.365  ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 34.110 ; 34.110 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 34.096 ; 34.096 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 34.333 ; 34.333 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 33.846 ; 33.846 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 33.846 ; 33.846 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 32.779 ; 32.779 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 31.662 ; 31.662 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 30.682 ; 30.682 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 29.758 ; 29.758 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 28.732 ; 28.732 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 27.770 ; 27.770 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190  ; 3.190  ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 3.154  ; 3.154  ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 8.799  ; 8.799  ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 7.475  ; 7.475  ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 7.768  ; 7.768  ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 7.432  ; 7.432  ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 7.434  ; 7.434  ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 7.779  ; 7.779  ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 8.416  ; 8.416  ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 8.347  ; 8.347  ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 7.888  ; 7.888  ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 8.412  ; 8.412  ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 7.677  ; 7.677  ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 8.380  ; 8.380  ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 8.019  ; 8.019  ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 7.894  ; 7.894  ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 8.799  ; 8.799  ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 8.616  ; 8.616  ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 7.509  ; 7.509  ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 7.396  ; 7.396  ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 8.067  ; 8.067  ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 7.515  ; 7.515  ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 8.284  ; 8.284  ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 7.660  ; 7.660  ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 7.730  ; 7.730  ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 8.552  ; 8.552  ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 7.610  ; 7.610  ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 7.616  ; 7.616  ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 7.462  ; 7.462  ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 8.006  ; 8.006  ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 7.732  ; 7.732  ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 7.954  ; 7.954  ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 7.405  ; 7.405  ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 8.468  ; 8.468  ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 8.148  ; 8.148  ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 13.604 ; 13.604 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 12.470 ; 12.470 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 12.555 ; 12.555 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 12.661 ; 12.661 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 12.420 ; 12.420 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 12.599 ; 12.599 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 12.873 ; 12.873 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 12.297 ; 12.297 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 12.644 ; 12.644 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 12.484 ; 12.484 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 12.546 ; 12.546 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 13.181 ; 13.181 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 12.417 ; 12.417 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 12.816 ; 12.816 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 12.740 ; 12.740 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 13.604 ; 13.604 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 13.146 ; 13.146 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 13.259 ; 13.259 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 12.951 ; 12.951 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 12.899 ; 12.899 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 12.772 ; 12.772 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 13.130 ; 13.130 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 13.103 ; 13.103 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 12.827 ; 12.827 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 12.959 ; 12.959 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 12.738 ; 12.738 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 12.709 ; 12.709 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 12.809 ; 12.809 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 12.789 ; 12.789 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 12.582 ; 12.582 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 12.703 ; 12.703 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 12.712 ; 12.712 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 12.597 ; 12.597 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190  ; 3.190  ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 3.154  ; 3.154  ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 8.434  ; 8.434  ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 7.455  ; 7.455  ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 7.423  ; 7.423  ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 7.963  ; 7.963  ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 7.711  ; 7.711  ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 7.343  ; 7.343  ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 7.753  ; 7.753  ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 7.940  ; 7.940  ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 8.434  ; 8.434  ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 7.167  ; 7.167  ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 7.692  ; 7.692  ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 7.499  ; 7.499  ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 7.309  ; 7.309  ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 7.568  ; 7.568  ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 7.056  ; 7.056  ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 7.354  ; 7.354  ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 7.527  ; 7.527  ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 7.383  ; 7.383  ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 7.299  ; 7.299  ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 7.307  ; 7.307  ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 7.308  ; 7.308  ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 7.808  ; 7.808  ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 7.431  ; 7.431  ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 7.326  ; 7.326  ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 7.327  ; 7.327  ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 7.006  ; 7.006  ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 7.530  ; 7.530  ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 7.042  ; 7.042  ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 7.662  ; 7.662  ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 6.952  ; 6.952  ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 7.365  ; 7.365  ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 7.597  ; 7.597  ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 7.521  ; 7.521  ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 14.090 ; 14.090 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 13.423 ; 13.423 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 13.645 ; 13.645 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 13.380 ; 13.380 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 13.549 ; 13.549 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 13.970 ; 13.970 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 13.063 ; 13.063 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 13.410 ; 13.410 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 14.090 ; 14.090 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 13.059 ; 13.059 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 13.633 ; 13.633 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 12.869 ; 12.869 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 12.990 ; 12.990 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 13.717 ; 13.717 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 13.327 ; 13.327 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 13.040 ; 13.040 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 13.668 ; 13.668 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 13.505 ; 13.505 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 13.656 ; 13.656 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 13.571 ; 13.571 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 13.663 ; 13.663 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 13.672 ; 13.672 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 13.672 ; 13.672 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 12.957 ; 12.957 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 13.689 ; 13.689 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 13.529 ; 13.529 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 13.567 ; 13.567 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 13.615 ; 13.615 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 13.508 ; 13.508 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 13.520 ; 13.520 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 13.514 ; 13.514 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 12.971 ; 12.971 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 12.872 ; 12.872 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 12.762 ; 12.762 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 11.628 ; 11.628 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 11.713 ; 11.713 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 11.819 ; 11.819 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 11.578 ; 11.578 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 11.757 ; 11.757 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 12.031 ; 12.031 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 11.455 ; 11.455 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 11.802 ; 11.802 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 11.642 ; 11.642 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 11.704 ; 11.704 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 12.339 ; 12.339 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 11.575 ; 11.575 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 11.974 ; 11.974 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 11.898 ; 11.898 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 12.762 ; 12.762 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 12.304 ; 12.304 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 12.417 ; 12.417 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.109 ; 12.109 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 12.057 ; 12.057 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 11.930 ; 11.930 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 12.288 ; 12.288 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 12.261 ; 12.261 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 11.985 ; 11.985 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 12.117 ; 12.117 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 11.896 ; 11.896 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 11.867 ; 11.867 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 11.967 ; 11.967 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 11.947 ; 11.947 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 11.740 ; 11.740 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 11.861 ; 11.861 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 11.870 ; 11.870 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 11.755 ; 11.755 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 2.313  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.312  ;        ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 7.592  ; 7.592  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 6.613  ; 6.613  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 6.581  ; 6.581  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 7.121  ; 7.121  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 6.869  ; 6.869  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 6.501  ; 6.501  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 6.911  ; 6.911  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 7.098  ; 7.098  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 7.592  ; 7.592  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 6.325  ; 6.325  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 6.850  ; 6.850  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 6.657  ; 6.657  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 6.467  ; 6.467  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 6.726  ; 6.726  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 6.214  ; 6.214  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 6.512  ; 6.512  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 6.685  ; 6.685  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 6.541  ; 6.541  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 6.457  ; 6.457  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 6.465  ; 6.465  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 6.466  ; 6.466  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 6.966  ; 6.966  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 6.589  ; 6.589  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 6.484  ; 6.484  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 6.485  ; 6.485  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 6.164  ; 6.164  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 6.688  ; 6.688  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 6.200  ; 6.200  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 6.820  ; 6.820  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 6.110  ; 6.110  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 6.523  ; 6.523  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 6.755  ; 6.755  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 6.679  ; 6.679  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 13.248 ; 13.248 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 12.581 ; 12.581 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 12.803 ; 12.803 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 12.538 ; 12.538 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 12.707 ; 12.707 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 13.128 ; 13.128 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 12.221 ; 12.221 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 12.568 ; 12.568 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 13.248 ; 13.248 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 12.217 ; 12.217 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 12.791 ; 12.791 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 12.027 ; 12.027 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 12.148 ; 12.148 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 12.875 ; 12.875 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 12.485 ; 12.485 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 12.198 ; 12.198 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 12.826 ; 12.826 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 12.663 ; 12.663 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.814 ; 12.814 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 12.729 ; 12.729 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 12.821 ; 12.821 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 12.830 ; 12.830 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 12.830 ; 12.830 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 12.115 ; 12.115 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 12.847 ; 12.847 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 12.687 ; 12.687 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 12.725 ; 12.725 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 12.773 ; 12.773 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 12.666 ; 12.666 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 12.678 ; 12.678 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 12.672 ; 12.672 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 12.129 ; 12.129 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 12.030 ; 12.030 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 4.689  ; 4.689  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 4.060  ; 4.060  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 3.859  ; 3.859  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 4.418  ; 4.418  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 4.364  ; 4.364  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 4.116  ; 4.116  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 4.090  ; 4.090  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 4.046  ; 4.046  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 4.467  ; 4.467  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 3.988  ; 3.988  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 4.477  ; 4.477  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 4.505  ; 4.505  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 4.198  ; 4.198  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 4.163  ; 4.163  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 4.209  ; 4.209  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 4.408  ; 4.408  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 4.689  ; 4.689  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 4.571  ; 4.571  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 3.984  ; 3.984  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 4.015  ; 4.015  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 4.578  ; 4.578  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 4.236  ; 4.236  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 4.246  ; 4.246  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 3.850  ; 3.850  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 3.923  ; 3.923  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 4.148  ; 4.148  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 4.236  ; 4.236  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 4.322  ; 4.322  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 3.879  ; 3.879  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 4.185  ; 4.185  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 4.046  ; 4.046  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 4.450  ; 4.450  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 4.098  ; 4.098  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 33.390 ; 33.390 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 4.563  ; 4.563  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 33.291 ; 33.291 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 33.390 ; 33.390 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 33.259 ; 33.259 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 34.347 ; 34.347 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 34.347 ; 34.347 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 33.018 ; 33.018 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 32.047 ; 32.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 30.696 ; 30.696 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 29.535 ; 29.535 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 28.436 ; 28.436 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 27.524 ; 27.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 34.711 ; 34.711 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 4.289  ; 4.289  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 34.711 ; 34.711 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 34.577 ; 34.577 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 34.651 ; 34.651 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 34.559 ; 34.559 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 34.559 ; 34.559 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 33.689 ; 33.689 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 32.729 ; 32.729 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 31.595 ; 31.595 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 30.762 ; 30.762 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 29.809 ; 29.809 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 28.617 ; 28.617 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 33.456 ; 33.456 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 4.488  ; 4.488  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 33.233 ; 33.233 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 33.219 ; 33.219 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 33.456 ; 33.456 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 32.969 ; 32.969 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 32.969 ; 32.969 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 31.902 ; 31.902 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 30.785 ; 30.785 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 29.805 ; 29.805 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 28.881 ; 28.881 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 27.855 ; 27.855 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 26.893 ; 26.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.313  ;        ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 2.312  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 7.922  ; 7.922  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 6.598  ; 6.598  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 6.891  ; 6.891  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 6.555  ; 6.555  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 6.557  ; 6.557  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 6.902  ; 6.902  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 7.539  ; 7.539  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 7.470  ; 7.470  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 7.011  ; 7.011  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 7.535  ; 7.535  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 6.800  ; 6.800  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 7.503  ; 7.503  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 7.142  ; 7.142  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 7.017  ; 7.017  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 7.922  ; 7.922  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 7.739  ; 7.739  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 6.632  ; 6.632  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.519  ; 6.519  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 7.190  ; 7.190  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 6.638  ; 6.638  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 7.407  ; 7.407  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.783  ; 6.783  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 6.853  ; 6.853  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 7.675  ; 7.675  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 6.733  ; 6.733  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 6.739  ; 6.739  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 6.585  ; 6.585  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 7.129  ; 7.129  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.855  ; 6.855  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 7.077  ; 7.077  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.528  ; 6.528  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 7.591  ; 7.591  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 7.271  ; 7.271  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 5.440 ; 5.440 ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 5.440 ; 5.440 ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 5.675 ; 5.675 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 5.890 ; 5.890 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 6.022 ; 6.022 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 5.902 ; 5.902 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 5.988 ; 5.988 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 6.324 ; 6.324 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 6.313 ; 6.313 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 6.093 ; 6.093 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 6.143 ; 6.143 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 5.902 ; 5.902 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 6.047 ; 6.047 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 5.166 ; 5.166 ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 5.166 ; 5.166 ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 5.863 ; 5.863 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 5.970 ; 5.970 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 6.203 ; 6.203 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 6.178 ; 6.178 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 6.374 ; 6.374 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 6.326 ; 6.326 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 6.207 ; 6.207 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 6.178 ; 6.178 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 6.324 ; 6.324 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 6.183 ; 6.183 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 6.212 ; 6.212 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 5.365 ; 5.365 ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 5.365 ; 5.365 ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 5.883 ; 5.883 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 6.202 ; 6.202 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 6.344 ; 6.344 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 6.253 ; 6.253 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 6.420 ; 6.420 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 6.422 ; 6.422 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 6.337 ; 6.337 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 6.278 ; 6.278 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 6.253 ; 6.253 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 6.306 ; 6.306 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 6.306 ; 6.306 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190 ; 3.190 ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 3.154 ; 3.154 ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 5.390 ; 5.390 ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 5.390 ; 5.390 ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 5.695 ; 5.695 ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 5.514 ; 5.514 ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 5.580 ; 5.580 ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 5.856 ; 5.856 ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 8.416 ; 8.416 ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 8.347 ; 8.347 ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 7.888 ; 7.888 ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 8.412 ; 8.412 ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 7.677 ; 7.677 ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 8.380 ; 8.380 ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 8.019 ; 8.019 ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 7.894 ; 7.894 ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 8.799 ; 8.799 ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 8.616 ; 8.616 ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 7.509 ; 7.509 ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 7.396 ; 7.396 ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 8.067 ; 8.067 ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 7.515 ; 7.515 ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 8.284 ; 8.284 ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 7.660 ; 7.660 ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 7.730 ; 7.730 ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 8.552 ; 8.552 ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 7.610 ; 7.610 ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 7.616 ; 7.616 ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 7.462 ; 7.462 ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 8.006 ; 8.006 ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 7.732 ; 7.732 ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 7.954 ; 7.954 ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 7.405 ; 7.405 ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 8.468 ; 8.468 ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 8.148 ; 8.148 ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 8.121 ; 8.121 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 8.359 ; 8.359 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 8.192 ; 8.192 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 8.871 ; 8.871 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 8.454 ; 8.454 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 8.254 ; 8.254 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 8.973 ; 8.973 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 8.344 ; 8.344 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 8.723 ; 8.723 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 8.278 ; 8.278 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 8.458 ; 8.458 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 8.951 ; 8.951 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 8.459 ; 8.459 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 8.752 ; 8.752 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 8.461 ; 8.461 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 9.449 ; 9.449 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 8.790 ; 8.790 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 8.894 ; 8.894 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 8.710 ; 8.710 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 8.879 ; 8.879 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 8.869 ; 8.869 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 8.904 ; 8.904 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 8.913 ; 8.913 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 8.519 ; 8.519 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 8.525 ; 8.525 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 8.633 ; 8.633 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 8.716 ; 8.716 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 8.515 ; 8.515 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 9.086 ; 9.086 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 8.536 ; 8.536 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 9.037 ; 9.037 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 8.121 ; 8.121 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 8.388 ; 8.388 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190 ; 3.190 ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 3.154 ; 3.154 ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 6.952 ; 6.952 ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 7.455 ; 7.455 ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 7.423 ; 7.423 ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 7.963 ; 7.963 ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 7.711 ; 7.711 ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 7.343 ; 7.343 ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 7.753 ; 7.753 ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 7.940 ; 7.940 ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 8.434 ; 8.434 ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 7.167 ; 7.167 ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 7.692 ; 7.692 ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 7.499 ; 7.499 ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 7.309 ; 7.309 ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 7.568 ; 7.568 ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 7.056 ; 7.056 ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 7.354 ; 7.354 ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 7.527 ; 7.527 ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 7.383 ; 7.383 ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 7.299 ; 7.299 ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 7.307 ; 7.307 ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 7.308 ; 7.308 ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 7.808 ; 7.808 ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 7.431 ; 7.431 ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 7.326 ; 7.326 ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 7.327 ; 7.327 ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 7.006 ; 7.006 ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 7.530 ; 7.530 ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 7.042 ; 7.042 ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 7.662 ; 7.662 ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 6.952 ; 6.952 ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 7.365 ; 7.365 ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 7.597 ; 7.597 ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 7.521 ; 7.521 ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 8.700 ; 8.700 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 8.989 ; 8.989 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 9.173 ; 9.173 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 8.976 ; 8.976 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 8.953 ; 8.953 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 9.305 ; 9.305 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 8.906 ; 8.906 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 9.175 ; 9.175 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 9.600 ; 9.600 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 8.901 ; 8.901 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 9.130 ; 9.130 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 8.700 ; 8.700 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 8.819 ; 8.819 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 9.380 ; 9.380 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 9.155 ; 9.155 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 8.809 ; 8.809 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 9.172 ; 9.172 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 9.002 ; 9.002 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 9.143 ; 9.143 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 9.213 ; 9.213 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 9.137 ; 9.137 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 9.287 ; 9.287 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 9.164 ; 9.164 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 8.920 ; 8.920 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 9.176 ; 9.176 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 9.004 ; 9.004 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 9.202 ; 9.202 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 9.089 ; 9.089 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 9.000 ; 9.000 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 8.995 ; 8.995 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 8.989 ; 8.989 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 8.815 ; 8.815 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 8.704 ; 8.704 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 5.140 ; 5.140 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 5.491 ; 5.491 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 5.924 ; 5.924 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 5.800 ; 5.800 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 5.432 ; 5.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 5.550 ; 5.550 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 5.951 ; 5.951 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 5.140 ; 5.140 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 5.749 ; 5.749 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 5.191 ; 5.191 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 5.265 ; 5.265 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 5.951 ; 5.951 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 5.473 ; 5.473 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 5.660 ; 5.660 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 5.775 ; 5.775 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 6.921 ; 6.921 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 5.838 ; 5.838 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.179 ; 6.179 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 5.758 ; 5.758 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 5.927 ; 5.927 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 5.911 ; 5.911 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.232 ; 6.232 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 5.961 ; 5.961 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 5.567 ; 5.567 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 5.573 ; 5.573 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 5.681 ; 5.681 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 5.764 ; 5.764 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 5.402 ; 5.402 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.134 ; 6.134 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 5.292 ; 5.292 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.086 ; 6.086 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 5.851 ; 5.851 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 5.453 ; 5.453 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;       ; 2.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.312 ;       ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 6.110 ; 6.110 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 6.613 ; 6.613 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 6.581 ; 6.581 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 7.121 ; 7.121 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 6.869 ; 6.869 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 6.501 ; 6.501 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 6.911 ; 6.911 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 7.098 ; 7.098 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 7.592 ; 7.592 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 6.325 ; 6.325 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 6.850 ; 6.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 6.657 ; 6.657 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 6.467 ; 6.467 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 6.726 ; 6.726 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 6.214 ; 6.214 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 6.512 ; 6.512 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 6.685 ; 6.685 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 6.541 ; 6.541 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 6.457 ; 6.457 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 6.465 ; 6.465 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 6.466 ; 6.466 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 6.966 ; 6.966 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 6.589 ; 6.589 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 6.484 ; 6.484 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 6.485 ; 6.485 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 6.164 ; 6.164 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 6.688 ; 6.688 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 6.200 ; 6.200 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 6.820 ; 6.820 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 6.110 ; 6.110 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 6.523 ; 6.523 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 6.755 ; 6.755 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 6.679 ; 6.679 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 5.955 ; 5.955 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 6.015 ; 6.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 6.151 ; 6.151 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 5.955 ; 5.955 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 5.979 ; 5.979 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 6.331 ; 6.331 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 6.168 ; 6.168 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 6.515 ; 6.515 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 6.164 ; 6.164 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 6.738 ; 6.738 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 5.974 ; 5.974 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 6.095 ; 6.095 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 6.822 ; 6.822 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 6.432 ; 6.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 6.145 ; 6.145 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 6.773 ; 6.773 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.610 ; 6.610 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 6.761 ; 6.761 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 6.676 ; 6.676 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 6.768 ; 6.768 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.777 ; 6.777 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 6.777 ; 6.777 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 6.062 ; 6.062 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 6.794 ; 6.794 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 6.634 ; 6.634 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 6.672 ; 6.672 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 6.720 ; 6.720 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.613 ; 6.613 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 6.625 ; 6.625 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.619 ; 6.619 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 6.076 ; 6.076 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 5.977 ; 5.977 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 3.850 ; 3.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 4.060 ; 4.060 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 3.859 ; 3.859 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 4.418 ; 4.418 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 4.364 ; 4.364 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 4.116 ; 4.116 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 4.090 ; 4.090 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 4.046 ; 4.046 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 4.467 ; 4.467 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 3.988 ; 3.988 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 4.477 ; 4.477 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 4.505 ; 4.505 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 4.198 ; 4.198 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 4.163 ; 4.163 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 4.209 ; 4.209 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 4.408 ; 4.408 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 4.689 ; 4.689 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 4.571 ; 4.571 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 3.984 ; 3.984 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 4.015 ; 4.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 4.578 ; 4.578 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 4.236 ; 4.236 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 4.246 ; 4.246 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 3.850 ; 3.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 3.923 ; 3.923 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 4.148 ; 4.148 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 4.236 ; 4.236 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 4.322 ; 4.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 3.879 ; 3.879 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 4.185 ; 4.185 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 4.046 ; 4.046 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 4.450 ; 4.450 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 4.098 ; 4.098 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 4.563 ; 4.563 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 4.563 ; 4.563 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 4.798 ; 4.798 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 5.013 ; 5.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 5.145 ; 5.145 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 5.025 ; 5.025 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 5.111 ; 5.111 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 5.447 ; 5.447 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 5.436 ; 5.436 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 5.216 ; 5.216 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 5.266 ; 5.266 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 5.025 ; 5.025 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 5.170 ; 5.170 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 4.289 ; 4.289 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 4.289 ; 4.289 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 4.986 ; 4.986 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 5.093 ; 5.093 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 5.326 ; 5.326 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 5.497 ; 5.497 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 5.449 ; 5.449 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 5.330 ; 5.330 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 5.447 ; 5.447 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 5.306 ; 5.306 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 5.335 ; 5.335 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 4.488 ; 4.488 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 4.488 ; 4.488 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 5.006 ; 5.006 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 5.325 ; 5.325 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 5.467 ; 5.467 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 5.376 ; 5.376 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 5.543 ; 5.543 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 5.545 ; 5.545 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 5.460 ; 5.460 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 5.401 ; 5.401 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 5.376 ; 5.376 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 5.429 ; 5.429 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 5.429 ; 5.429 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.313 ;       ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;       ; 2.312 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 4.513 ; 4.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 4.513 ; 4.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 4.818 ; 4.818 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 4.637 ; 4.637 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 4.703 ; 4.703 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 4.979 ; 4.979 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 7.539 ; 7.539 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 7.470 ; 7.470 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 7.011 ; 7.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 7.535 ; 7.535 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 6.800 ; 6.800 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 7.503 ; 7.503 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 7.142 ; 7.142 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 7.017 ; 7.017 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 7.922 ; 7.922 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 7.739 ; 7.739 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 6.632 ; 6.632 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.519 ; 6.519 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 7.190 ; 7.190 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 6.638 ; 6.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 7.407 ; 7.407 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.783 ; 6.783 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 6.853 ; 6.853 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 7.675 ; 7.675 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 6.733 ; 6.733 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 6.739 ; 6.739 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 6.585 ; 6.585 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 7.129 ; 7.129 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.855 ; 6.855 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 7.077 ; 7.077 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.528 ; 6.528 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 7.591 ; 7.591 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 7.271 ; 7.271 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -22.964    ; -2.424  ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -18.616    ; -2.424  ; N/A      ; N/A     ; -2.000              ;
;  clock_and_mem_clock:inst|clock_out ; -22.964    ; -0.141  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -26336.216 ; -75.942 ; 0.0      ; 0.0     ; -1880.374           ;
;  clk                                ; -2374.462  ; -74.519 ; N/A      ; N/A     ; -429.298            ;
;  clock_and_mem_clock:inst|clock_out ; -23961.754 ; -1.423  ; N/A      ; N/A     ; -1451.076           ;
+-------------------------------------+------------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -1.492 ; -1.492 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 2.572  ; 2.572  ; Rise       ; clk                                ;
; SW2       ; clk                                ; 2.731  ; 2.731  ; Rise       ; clk                                ;
; SW3       ; clk                                ; 2.874  ; 2.874  ; Rise       ; clk                                ;
; SW4       ; clk                                ; 2.608  ; 2.608  ; Rise       ; clk                                ;
; SW5       ; clk                                ; 2.042  ; 2.042  ; Rise       ; clk                                ;
; SW6       ; clk                                ; 2.817  ; 2.817  ; Rise       ; clk                                ;
; SW7       ; clk                                ; 2.771  ; 2.771  ; Rise       ; clk                                ;
; SW8       ; clk                                ; 2.254  ; 2.254  ; Rise       ; clk                                ;
; SW9       ; clk                                ; 1.851  ; 1.851  ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -0.522 ; -0.522 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 4.175  ; 4.175  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 4.334  ; 4.334  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 4.477  ; 4.477  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 4.211  ; 4.211  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 3.645  ; 3.645  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 4.420  ; 4.420  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 4.374  ; 4.374  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 3.857  ; 3.857  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 3.454  ; 3.454  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; 2.355  ; 2.355  ; Rise       ; clk                                ;
; SW1       ; clk                                ; -1.211 ; -1.211 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -1.247 ; -1.247 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -1.389 ; -1.389 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -1.238 ; -1.238 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -0.936 ; -0.936 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -1.360 ; -1.360 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -1.273 ; -1.273 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -1.040 ; -1.040 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -0.810 ; -0.810 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 0.752  ; 0.752  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -2.088 ; -2.088 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -2.124 ; -2.124 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -2.266 ; -2.266 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -2.115 ; -2.115 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.813 ; -1.813 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -2.237 ; -2.237 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -2.150 ; -2.150 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.917 ; -1.917 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.687 ; -1.687 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 76.616 ; 76.616 ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 9.722  ; 9.722  ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 76.339 ; 76.339 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 76.616 ; 76.616 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 76.306 ; 76.306 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 79.294 ; 79.294 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 79.294 ; 79.294 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 76.127 ; 76.127 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 74.014 ; 74.014 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 70.884 ; 70.884 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 68.190 ; 68.190 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 65.699 ; 65.699 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 63.513 ; 63.513 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 79.676 ; 79.676 ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 9.124  ; 9.124  ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 79.676 ; 79.676 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 79.350 ; 79.350 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 79.548 ; 79.548 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 79.322 ; 79.322 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 79.322 ; 79.322 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 77.285 ; 77.285 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 75.030 ; 75.030 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 72.481 ; 72.481 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 70.577 ; 70.577 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 68.305 ; 68.305 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 65.506 ; 65.506 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 77.001 ; 77.001 ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 9.603  ; 9.603  ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 76.549 ; 76.549 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 76.652 ; 76.652 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 77.001 ; 77.001 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 76.139 ; 76.139 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 76.139 ; 76.139 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 73.612 ; 73.612 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 71.030 ; 71.030 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 68.710 ; 68.710 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 66.558 ; 66.558 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 64.096 ; 64.096 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 61.865 ; 61.865 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 15.814 ; 15.814 ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 13.071 ; 13.071 ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 13.614 ; 13.614 ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 12.909 ; 12.909 ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 12.988 ; 12.988 ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 13.729 ; 13.729 ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 15.085 ; 15.085 ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 14.946 ; 14.946 ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 13.859 ; 13.859 ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 15.028 ; 15.028 ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 13.599 ; 13.599 ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 14.984 ; 14.984 ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 14.305 ; 14.305 ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 13.888 ; 13.888 ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 15.814 ; 15.814 ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 15.390 ; 15.390 ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 13.132 ; 13.132 ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 13.006 ; 13.006 ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 14.426 ; 14.426 ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 13.271 ; 13.271 ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 14.792 ; 14.792 ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 13.406 ; 13.406 ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 13.674 ; 13.674 ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 15.241 ; 15.241 ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 13.385 ; 13.385 ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 13.419 ; 13.419 ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 13.123 ; 13.123 ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 14.163 ; 14.163 ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 13.690 ; 13.690 ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 14.031 ; 14.031 ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 12.936 ; 12.936 ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 15.274 ; 15.274 ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 14.414 ; 14.414 ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 26.666 ; 26.666 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 24.141 ; 24.141 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 24.563 ; 24.563 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 24.838 ; 24.838 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 24.264 ; 24.264 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 24.522 ; 24.522 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 25.410 ; 25.410 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 24.274 ; 24.274 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 24.779 ; 24.779 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 24.550 ; 24.550 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 24.830 ; 24.830 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 25.837 ; 25.837 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 24.297 ; 24.297 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 25.266 ; 25.266 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 25.099 ; 25.099 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 26.666 ; 26.666 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 25.677 ; 25.677 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 25.866 ; 25.866 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 25.482 ; 25.482 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 25.181 ; 25.181 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 25.043 ; 25.043 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 25.688 ; 25.688 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 25.810 ; 25.810 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 25.191 ; 25.191 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 25.680 ; 25.680 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 24.933 ; 24.933 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 24.726 ; 24.726 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 24.799 ; 24.799 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 24.976 ; 24.976 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 24.712 ; 24.712 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 24.974 ; 24.974 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 24.681 ; 24.681 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 24.570 ; 24.570 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 6.105  ; 6.105  ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 6.069  ; 6.069  ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 15.037 ; 15.037 ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 12.946 ; 12.946 ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 12.818 ; 12.818 ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 13.997 ; 13.997 ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 13.426 ; 13.426 ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 12.668 ; 12.668 ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 13.729 ; 13.729 ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 13.835 ; 13.835 ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 15.037 ; 15.037 ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 12.260 ; 12.260 ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 13.392 ; 13.392 ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 13.029 ; 13.029 ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 12.606 ; 12.606 ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 13.144 ; 13.144 ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 12.022 ; 12.022 ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 12.709 ; 12.709 ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 13.059 ; 13.059 ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 12.765 ; 12.765 ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 12.608 ; 12.608 ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 12.641 ; 12.641 ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 12.590 ; 12.590 ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 13.634 ; 13.634 ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 12.852 ; 12.852 ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 12.663 ; 12.663 ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 12.680 ; 12.680 ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 11.919 ; 11.919 ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 13.022 ; 13.022 ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 12.042 ; 12.042 ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 13.418 ; 13.418 ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 11.943 ; 11.943 ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 12.740 ; 12.740 ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 13.237 ; 13.237 ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 13.034 ; 13.034 ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 27.910 ; 27.910 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 26.754 ; 26.754 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 27.163 ; 27.163 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 26.545 ; 26.545 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 27.015 ; 27.015 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 27.910 ; 27.910 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 25.663 ; 25.663 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 26.402 ; 26.402 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 27.803 ; 27.803 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 25.664 ; 25.664 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 26.877 ; 26.877 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 25.354 ; 25.354 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 25.654 ; 25.654 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 26.930 ; 26.930 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 26.247 ; 26.247 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 25.611 ; 25.611 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 26.913 ; 26.913 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 26.588 ; 26.588 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 26.897 ; 26.897 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 26.750 ; 26.750 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 26.902 ; 26.902 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 26.849 ; 26.849 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 26.913 ; 26.913 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 25.579 ; 25.579 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 26.949 ; 26.949 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 26.612 ; 26.612 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 26.748 ; 26.748 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 26.849 ; 26.849 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 26.590 ; 26.590 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 26.606 ; 26.606 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 26.592 ; 26.592 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 25.624 ; 25.624 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 25.217 ; 25.217 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 25.069 ; 25.069 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 22.544 ; 22.544 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 22.966 ; 22.966 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 23.241 ; 23.241 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 22.667 ; 22.667 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 22.925 ; 22.925 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 23.813 ; 23.813 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 22.677 ; 22.677 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 23.182 ; 23.182 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 22.953 ; 22.953 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 23.233 ; 23.233 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 24.240 ; 24.240 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 22.700 ; 22.700 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 23.669 ; 23.669 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 23.502 ; 23.502 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 25.069 ; 25.069 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 24.080 ; 24.080 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 24.269 ; 24.269 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 23.885 ; 23.885 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 23.584 ; 23.584 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 23.446 ; 23.446 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 24.091 ; 24.091 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 24.213 ; 24.213 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 23.594 ; 23.594 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 24.083 ; 24.083 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 23.336 ; 23.336 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 23.129 ; 23.129 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 23.202 ; 23.202 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 23.379 ; 23.379 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 23.115 ; 23.115 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 23.377 ; 23.377 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 23.084 ; 23.084 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 22.973 ; 22.973 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.502  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.472  ;        ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 13.440 ; 13.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 11.349 ; 11.349 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 11.221 ; 11.221 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 12.400 ; 12.400 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 11.829 ; 11.829 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 11.071 ; 11.071 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 12.132 ; 12.132 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 12.238 ; 12.238 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 13.440 ; 13.440 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 10.663 ; 10.663 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 11.795 ; 11.795 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 11.432 ; 11.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 11.009 ; 11.009 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 11.547 ; 11.547 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 10.425 ; 10.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 11.112 ; 11.112 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 11.462 ; 11.462 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 11.168 ; 11.168 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 11.011 ; 11.011 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 11.044 ; 11.044 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 10.993 ; 10.993 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 12.037 ; 12.037 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 11.255 ; 11.255 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 11.066 ; 11.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 11.083 ; 11.083 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 10.322 ; 10.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 11.425 ; 11.425 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 10.445 ; 10.445 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 11.821 ; 11.821 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 10.346 ; 10.346 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 11.143 ; 11.143 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 11.640 ; 11.640 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 11.437 ; 11.437 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 26.313 ; 26.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 25.157 ; 25.157 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 25.566 ; 25.566 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 24.948 ; 24.948 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 25.418 ; 25.418 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 26.313 ; 26.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 24.066 ; 24.066 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 24.805 ; 24.805 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 26.206 ; 26.206 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 24.067 ; 24.067 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 25.280 ; 25.280 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 23.757 ; 23.757 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 24.057 ; 24.057 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 25.333 ; 25.333 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 24.650 ; 24.650 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 24.014 ; 24.014 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 25.316 ; 25.316 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 24.991 ; 24.991 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 25.300 ; 25.300 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 25.153 ; 25.153 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 25.305 ; 25.305 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 25.252 ; 25.252 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 25.316 ; 25.316 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 23.982 ; 23.982 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 25.352 ; 25.352 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 25.015 ; 25.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 25.151 ; 25.151 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 25.252 ; 25.252 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 24.993 ; 24.993 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 25.009 ; 25.009 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 24.995 ; 24.995 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 24.027 ; 24.027 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 23.620 ; 23.620 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 8.242  ; 8.242  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 7.020  ; 7.020  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 6.635  ; 6.635  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 7.839  ; 7.839  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 7.856  ; 7.856  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 7.305  ; 7.305  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 7.266  ; 7.266  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 7.049  ; 7.049  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 8.077  ; 8.077  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 6.811  ; 6.811  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 7.984  ; 7.984  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 7.982  ; 7.982  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 7.512  ; 7.512  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 7.271  ; 7.271  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 7.477  ; 7.477  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 7.847  ; 7.847  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 8.242  ; 8.242  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 8.105  ; 8.105  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 6.924  ; 6.924  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 6.944  ; 6.944  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 8.163  ; 8.163  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 7.586  ; 7.586  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 7.414  ; 7.414  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 6.507  ; 6.507  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 6.887  ; 6.887  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 7.161  ; 7.161  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 7.413  ; 7.413  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 7.724  ; 7.724  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 6.834  ; 6.834  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 7.328  ; 7.328  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 6.913  ; 6.913  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 7.875  ; 7.875  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 7.112  ; 7.112  ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 75.013 ; 75.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 8.119  ; 8.119  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 74.736 ; 74.736 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 75.013 ; 75.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 74.703 ; 74.703 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 77.691 ; 77.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 77.691 ; 77.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 74.524 ; 74.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 72.411 ; 72.411 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 69.281 ; 69.281 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 66.587 ; 66.587 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 64.096 ; 64.096 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 61.910 ; 61.910 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 78.073 ; 78.073 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 7.521  ; 7.521  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 78.073 ; 78.073 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 77.747 ; 77.747 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 77.945 ; 77.945 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 77.719 ; 77.719 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 77.719 ; 77.719 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 75.682 ; 75.682 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 73.427 ; 73.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 70.878 ; 70.878 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 68.974 ; 68.974 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 66.702 ; 66.702 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 63.903 ; 63.903 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 75.398 ; 75.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 8.000  ; 8.000  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 74.946 ; 74.946 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 75.049 ; 75.049 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 75.398 ; 75.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 74.536 ; 74.536 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 74.536 ; 74.536 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 72.009 ; 72.009 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 69.427 ; 69.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 67.107 ; 67.107 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 64.955 ; 64.955 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 62.493 ; 62.493 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 60.262 ; 60.262 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 4.502  ;        ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;        ; 4.472  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 14.211 ; 14.211 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 11.468 ; 11.468 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 12.011 ; 12.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 11.306 ; 11.306 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 11.385 ; 11.385 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 12.126 ; 12.126 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 13.482 ; 13.482 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 13.343 ; 13.343 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 12.256 ; 12.256 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 13.425 ; 13.425 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 11.996 ; 11.996 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 13.381 ; 13.381 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 12.702 ; 12.702 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 12.285 ; 12.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 14.211 ; 14.211 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 13.787 ; 13.787 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 11.529 ; 11.529 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 11.403 ; 11.403 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 12.823 ; 12.823 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 11.668 ; 11.668 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 13.189 ; 13.189 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 11.803 ; 11.803 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 12.071 ; 12.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 13.638 ; 13.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 11.782 ; 11.782 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 11.816 ; 11.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 11.520 ; 11.520 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 12.560 ; 12.560 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 12.087 ; 12.087 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 12.428 ; 12.428 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 11.333 ; 11.333 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 13.671 ; 13.671 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 12.811 ; 12.811 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port        ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]          ; clk                                ; 5.440 ; 5.440 ; Rise       ; clk                                ;
;  HEX0[0]         ; clk                                ; 5.440 ; 5.440 ; Rise       ; clk                                ;
;  HEX0[1]         ; clk                                ; 5.675 ; 5.675 ; Rise       ; clk                                ;
;  HEX0[2]         ; clk                                ; 5.890 ; 5.890 ; Rise       ; clk                                ;
;  HEX0[3]         ; clk                                ; 6.022 ; 6.022 ; Rise       ; clk                                ;
; HEX1[*]          ; clk                                ; 5.902 ; 5.902 ; Rise       ; clk                                ;
;  HEX1[0]         ; clk                                ; 5.988 ; 5.988 ; Rise       ; clk                                ;
;  HEX1[1]         ; clk                                ; 6.324 ; 6.324 ; Rise       ; clk                                ;
;  HEX1[2]         ; clk                                ; 6.313 ; 6.313 ; Rise       ; clk                                ;
;  HEX1[3]         ; clk                                ; 6.093 ; 6.093 ; Rise       ; clk                                ;
;  HEX1[4]         ; clk                                ; 6.143 ; 6.143 ; Rise       ; clk                                ;
;  HEX1[5]         ; clk                                ; 5.902 ; 5.902 ; Rise       ; clk                                ;
;  HEX1[6]         ; clk                                ; 6.047 ; 6.047 ; Rise       ; clk                                ;
; HEX2[*]          ; clk                                ; 5.166 ; 5.166 ; Rise       ; clk                                ;
;  HEX2[0]         ; clk                                ; 5.166 ; 5.166 ; Rise       ; clk                                ;
;  HEX2[1]         ; clk                                ; 5.863 ; 5.863 ; Rise       ; clk                                ;
;  HEX2[2]         ; clk                                ; 5.970 ; 5.970 ; Rise       ; clk                                ;
;  HEX2[3]         ; clk                                ; 6.203 ; 6.203 ; Rise       ; clk                                ;
; HEX3[*]          ; clk                                ; 6.178 ; 6.178 ; Rise       ; clk                                ;
;  HEX3[0]         ; clk                                ; 6.374 ; 6.374 ; Rise       ; clk                                ;
;  HEX3[1]         ; clk                                ; 6.326 ; 6.326 ; Rise       ; clk                                ;
;  HEX3[2]         ; clk                                ; 6.207 ; 6.207 ; Rise       ; clk                                ;
;  HEX3[3]         ; clk                                ; 6.178 ; 6.178 ; Rise       ; clk                                ;
;  HEX3[4]         ; clk                                ; 6.324 ; 6.324 ; Rise       ; clk                                ;
;  HEX3[5]         ; clk                                ; 6.183 ; 6.183 ; Rise       ; clk                                ;
;  HEX3[6]         ; clk                                ; 6.212 ; 6.212 ; Rise       ; clk                                ;
; HEX4[*]          ; clk                                ; 5.365 ; 5.365 ; Rise       ; clk                                ;
;  HEX4[0]         ; clk                                ; 5.365 ; 5.365 ; Rise       ; clk                                ;
;  HEX4[1]         ; clk                                ; 5.883 ; 5.883 ; Rise       ; clk                                ;
;  HEX4[2]         ; clk                                ; 6.202 ; 6.202 ; Rise       ; clk                                ;
;  HEX4[3]         ; clk                                ; 6.344 ; 6.344 ; Rise       ; clk                                ;
; HEX5[*]          ; clk                                ; 6.253 ; 6.253 ; Rise       ; clk                                ;
;  HEX5[0]         ; clk                                ; 6.420 ; 6.420 ; Rise       ; clk                                ;
;  HEX5[1]         ; clk                                ; 6.422 ; 6.422 ; Rise       ; clk                                ;
;  HEX5[2]         ; clk                                ; 6.337 ; 6.337 ; Rise       ; clk                                ;
;  HEX5[3]         ; clk                                ; 6.278 ; 6.278 ; Rise       ; clk                                ;
;  HEX5[4]         ; clk                                ; 6.253 ; 6.253 ; Rise       ; clk                                ;
;  HEX5[5]         ; clk                                ; 6.306 ; 6.306 ; Rise       ; clk                                ;
;  HEX5[6]         ; clk                                ; 6.306 ; 6.306 ; Rise       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190 ; 3.190 ; Rise       ; clk                                ;
; imem_clk         ; clk                                ; 3.154 ; 3.154 ; Rise       ; clk                                ;
; memout[*]        ; clk                                ; 5.390 ; 5.390 ; Rise       ; clk                                ;
;  memout[0]       ; clk                                ; 5.390 ; 5.390 ; Rise       ; clk                                ;
;  memout[1]       ; clk                                ; 5.695 ; 5.695 ; Rise       ; clk                                ;
;  memout[2]       ; clk                                ; 5.514 ; 5.514 ; Rise       ; clk                                ;
;  memout[3]       ; clk                                ; 5.580 ; 5.580 ; Rise       ; clk                                ;
;  memout[4]       ; clk                                ; 5.856 ; 5.856 ; Rise       ; clk                                ;
;  memout[5]       ; clk                                ; 8.416 ; 8.416 ; Rise       ; clk                                ;
;  memout[6]       ; clk                                ; 8.347 ; 8.347 ; Rise       ; clk                                ;
;  memout[7]       ; clk                                ; 7.888 ; 7.888 ; Rise       ; clk                                ;
;  memout[8]       ; clk                                ; 8.412 ; 8.412 ; Rise       ; clk                                ;
;  memout[9]       ; clk                                ; 7.677 ; 7.677 ; Rise       ; clk                                ;
;  memout[10]      ; clk                                ; 8.380 ; 8.380 ; Rise       ; clk                                ;
;  memout[11]      ; clk                                ; 8.019 ; 8.019 ; Rise       ; clk                                ;
;  memout[12]      ; clk                                ; 7.894 ; 7.894 ; Rise       ; clk                                ;
;  memout[13]      ; clk                                ; 8.799 ; 8.799 ; Rise       ; clk                                ;
;  memout[14]      ; clk                                ; 8.616 ; 8.616 ; Rise       ; clk                                ;
;  memout[15]      ; clk                                ; 7.509 ; 7.509 ; Rise       ; clk                                ;
;  memout[16]      ; clk                                ; 7.396 ; 7.396 ; Rise       ; clk                                ;
;  memout[17]      ; clk                                ; 8.067 ; 8.067 ; Rise       ; clk                                ;
;  memout[18]      ; clk                                ; 7.515 ; 7.515 ; Rise       ; clk                                ;
;  memout[19]      ; clk                                ; 8.284 ; 8.284 ; Rise       ; clk                                ;
;  memout[20]      ; clk                                ; 7.660 ; 7.660 ; Rise       ; clk                                ;
;  memout[21]      ; clk                                ; 7.730 ; 7.730 ; Rise       ; clk                                ;
;  memout[22]      ; clk                                ; 8.552 ; 8.552 ; Rise       ; clk                                ;
;  memout[23]      ; clk                                ; 7.610 ; 7.610 ; Rise       ; clk                                ;
;  memout[24]      ; clk                                ; 7.616 ; 7.616 ; Rise       ; clk                                ;
;  memout[25]      ; clk                                ; 7.462 ; 7.462 ; Rise       ; clk                                ;
;  memout[26]      ; clk                                ; 8.006 ; 8.006 ; Rise       ; clk                                ;
;  memout[27]      ; clk                                ; 7.732 ; 7.732 ; Rise       ; clk                                ;
;  memout[28]      ; clk                                ; 7.954 ; 7.954 ; Rise       ; clk                                ;
;  memout[29]      ; clk                                ; 7.405 ; 7.405 ; Rise       ; clk                                ;
;  memout[30]      ; clk                                ; 8.468 ; 8.468 ; Rise       ; clk                                ;
;  memout[31]      ; clk                                ; 8.148 ; 8.148 ; Rise       ; clk                                ;
; aluout[*]        ; clk                                ; 8.121 ; 8.121 ; Fall       ; clk                                ;
;  aluout[0]       ; clk                                ; 8.359 ; 8.359 ; Fall       ; clk                                ;
;  aluout[1]       ; clk                                ; 8.192 ; 8.192 ; Fall       ; clk                                ;
;  aluout[2]       ; clk                                ; 8.871 ; 8.871 ; Fall       ; clk                                ;
;  aluout[3]       ; clk                                ; 8.454 ; 8.454 ; Fall       ; clk                                ;
;  aluout[4]       ; clk                                ; 8.254 ; 8.254 ; Fall       ; clk                                ;
;  aluout[5]       ; clk                                ; 8.973 ; 8.973 ; Fall       ; clk                                ;
;  aluout[6]       ; clk                                ; 8.344 ; 8.344 ; Fall       ; clk                                ;
;  aluout[7]       ; clk                                ; 8.723 ; 8.723 ; Fall       ; clk                                ;
;  aluout[8]       ; clk                                ; 8.278 ; 8.278 ; Fall       ; clk                                ;
;  aluout[9]       ; clk                                ; 8.458 ; 8.458 ; Fall       ; clk                                ;
;  aluout[10]      ; clk                                ; 8.951 ; 8.951 ; Fall       ; clk                                ;
;  aluout[11]      ; clk                                ; 8.459 ; 8.459 ; Fall       ; clk                                ;
;  aluout[12]      ; clk                                ; 8.752 ; 8.752 ; Fall       ; clk                                ;
;  aluout[13]      ; clk                                ; 8.461 ; 8.461 ; Fall       ; clk                                ;
;  aluout[14]      ; clk                                ; 9.449 ; 9.449 ; Fall       ; clk                                ;
;  aluout[15]      ; clk                                ; 8.790 ; 8.790 ; Fall       ; clk                                ;
;  aluout[16]      ; clk                                ; 8.894 ; 8.894 ; Fall       ; clk                                ;
;  aluout[17]      ; clk                                ; 8.710 ; 8.710 ; Fall       ; clk                                ;
;  aluout[18]      ; clk                                ; 8.879 ; 8.879 ; Fall       ; clk                                ;
;  aluout[19]      ; clk                                ; 8.869 ; 8.869 ; Fall       ; clk                                ;
;  aluout[20]      ; clk                                ; 8.904 ; 8.904 ; Fall       ; clk                                ;
;  aluout[21]      ; clk                                ; 8.913 ; 8.913 ; Fall       ; clk                                ;
;  aluout[22]      ; clk                                ; 8.519 ; 8.519 ; Fall       ; clk                                ;
;  aluout[23]      ; clk                                ; 8.525 ; 8.525 ; Fall       ; clk                                ;
;  aluout[24]      ; clk                                ; 8.633 ; 8.633 ; Fall       ; clk                                ;
;  aluout[25]      ; clk                                ; 8.716 ; 8.716 ; Fall       ; clk                                ;
;  aluout[26]      ; clk                                ; 8.515 ; 8.515 ; Fall       ; clk                                ;
;  aluout[27]      ; clk                                ; 9.086 ; 9.086 ; Fall       ; clk                                ;
;  aluout[28]      ; clk                                ; 8.536 ; 8.536 ; Fall       ; clk                                ;
;  aluout[29]      ; clk                                ; 9.037 ; 9.037 ; Fall       ; clk                                ;
;  aluout[30]      ; clk                                ; 8.121 ; 8.121 ; Fall       ; clk                                ;
;  aluout[31]      ; clk                                ; 8.388 ; 8.388 ; Fall       ; clk                                ;
; dmem_clk         ; clk                                ; 3.190 ; 3.190 ; Fall       ; clk                                ;
; imem_clk         ; clk                                ; 3.154 ; 3.154 ; Fall       ; clk                                ;
; instruction[*]   ; clk                                ; 6.952 ; 6.952 ; Fall       ; clk                                ;
;  instruction[0]  ; clk                                ; 7.455 ; 7.455 ; Fall       ; clk                                ;
;  instruction[1]  ; clk                                ; 7.423 ; 7.423 ; Fall       ; clk                                ;
;  instruction[2]  ; clk                                ; 7.963 ; 7.963 ; Fall       ; clk                                ;
;  instruction[3]  ; clk                                ; 7.711 ; 7.711 ; Fall       ; clk                                ;
;  instruction[4]  ; clk                                ; 7.343 ; 7.343 ; Fall       ; clk                                ;
;  instruction[5]  ; clk                                ; 7.753 ; 7.753 ; Fall       ; clk                                ;
;  instruction[6]  ; clk                                ; 7.940 ; 7.940 ; Fall       ; clk                                ;
;  instruction[7]  ; clk                                ; 8.434 ; 8.434 ; Fall       ; clk                                ;
;  instruction[8]  ; clk                                ; 7.167 ; 7.167 ; Fall       ; clk                                ;
;  instruction[9]  ; clk                                ; 7.692 ; 7.692 ; Fall       ; clk                                ;
;  instruction[10] ; clk                                ; 7.499 ; 7.499 ; Fall       ; clk                                ;
;  instruction[11] ; clk                                ; 7.309 ; 7.309 ; Fall       ; clk                                ;
;  instruction[12] ; clk                                ; 7.568 ; 7.568 ; Fall       ; clk                                ;
;  instruction[13] ; clk                                ; 7.056 ; 7.056 ; Fall       ; clk                                ;
;  instruction[14] ; clk                                ; 7.354 ; 7.354 ; Fall       ; clk                                ;
;  instruction[15] ; clk                                ; 7.527 ; 7.527 ; Fall       ; clk                                ;
;  instruction[16] ; clk                                ; 7.383 ; 7.383 ; Fall       ; clk                                ;
;  instruction[17] ; clk                                ; 7.299 ; 7.299 ; Fall       ; clk                                ;
;  instruction[18] ; clk                                ; 7.307 ; 7.307 ; Fall       ; clk                                ;
;  instruction[19] ; clk                                ; 7.308 ; 7.308 ; Fall       ; clk                                ;
;  instruction[20] ; clk                                ; 7.808 ; 7.808 ; Fall       ; clk                                ;
;  instruction[21] ; clk                                ; 7.431 ; 7.431 ; Fall       ; clk                                ;
;  instruction[22] ; clk                                ; 7.326 ; 7.326 ; Fall       ; clk                                ;
;  instruction[23] ; clk                                ; 7.327 ; 7.327 ; Fall       ; clk                                ;
;  instruction[24] ; clk                                ; 7.006 ; 7.006 ; Fall       ; clk                                ;
;  instruction[25] ; clk                                ; 7.530 ; 7.530 ; Fall       ; clk                                ;
;  instruction[26] ; clk                                ; 7.042 ; 7.042 ; Fall       ; clk                                ;
;  instruction[27] ; clk                                ; 7.662 ; 7.662 ; Fall       ; clk                                ;
;  instruction[28] ; clk                                ; 6.952 ; 6.952 ; Fall       ; clk                                ;
;  instruction[29] ; clk                                ; 7.365 ; 7.365 ; Fall       ; clk                                ;
;  instruction[30] ; clk                                ; 7.597 ; 7.597 ; Fall       ; clk                                ;
;  instruction[31] ; clk                                ; 7.521 ; 7.521 ; Fall       ; clk                                ;
; memout[*]        ; clk                                ; 8.700 ; 8.700 ; Fall       ; clk                                ;
;  memout[0]       ; clk                                ; 8.989 ; 8.989 ; Fall       ; clk                                ;
;  memout[1]       ; clk                                ; 9.173 ; 9.173 ; Fall       ; clk                                ;
;  memout[2]       ; clk                                ; 8.976 ; 8.976 ; Fall       ; clk                                ;
;  memout[3]       ; clk                                ; 8.953 ; 8.953 ; Fall       ; clk                                ;
;  memout[4]       ; clk                                ; 9.305 ; 9.305 ; Fall       ; clk                                ;
;  memout[5]       ; clk                                ; 8.906 ; 8.906 ; Fall       ; clk                                ;
;  memout[6]       ; clk                                ; 9.175 ; 9.175 ; Fall       ; clk                                ;
;  memout[7]       ; clk                                ; 9.600 ; 9.600 ; Fall       ; clk                                ;
;  memout[8]       ; clk                                ; 8.901 ; 8.901 ; Fall       ; clk                                ;
;  memout[9]       ; clk                                ; 9.130 ; 9.130 ; Fall       ; clk                                ;
;  memout[10]      ; clk                                ; 8.700 ; 8.700 ; Fall       ; clk                                ;
;  memout[11]      ; clk                                ; 8.819 ; 8.819 ; Fall       ; clk                                ;
;  memout[12]      ; clk                                ; 9.380 ; 9.380 ; Fall       ; clk                                ;
;  memout[13]      ; clk                                ; 9.155 ; 9.155 ; Fall       ; clk                                ;
;  memout[14]      ; clk                                ; 8.809 ; 8.809 ; Fall       ; clk                                ;
;  memout[15]      ; clk                                ; 9.172 ; 9.172 ; Fall       ; clk                                ;
;  memout[16]      ; clk                                ; 9.002 ; 9.002 ; Fall       ; clk                                ;
;  memout[17]      ; clk                                ; 9.143 ; 9.143 ; Fall       ; clk                                ;
;  memout[18]      ; clk                                ; 9.213 ; 9.213 ; Fall       ; clk                                ;
;  memout[19]      ; clk                                ; 9.137 ; 9.137 ; Fall       ; clk                                ;
;  memout[20]      ; clk                                ; 9.287 ; 9.287 ; Fall       ; clk                                ;
;  memout[21]      ; clk                                ; 9.164 ; 9.164 ; Fall       ; clk                                ;
;  memout[22]      ; clk                                ; 8.920 ; 8.920 ; Fall       ; clk                                ;
;  memout[23]      ; clk                                ; 9.176 ; 9.176 ; Fall       ; clk                                ;
;  memout[24]      ; clk                                ; 9.004 ; 9.004 ; Fall       ; clk                                ;
;  memout[25]      ; clk                                ; 9.202 ; 9.202 ; Fall       ; clk                                ;
;  memout[26]      ; clk                                ; 9.089 ; 9.089 ; Fall       ; clk                                ;
;  memout[27]      ; clk                                ; 9.000 ; 9.000 ; Fall       ; clk                                ;
;  memout[28]      ; clk                                ; 8.995 ; 8.995 ; Fall       ; clk                                ;
;  memout[29]      ; clk                                ; 8.989 ; 8.989 ; Fall       ; clk                                ;
;  memout[30]      ; clk                                ; 8.815 ; 8.815 ; Fall       ; clk                                ;
;  memout[31]      ; clk                                ; 8.704 ; 8.704 ; Fall       ; clk                                ;
; aluout[*]        ; clock_and_mem_clock:inst|clock_out ; 5.140 ; 5.140 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[0]       ; clock_and_mem_clock:inst|clock_out ; 5.491 ; 5.491 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[1]       ; clock_and_mem_clock:inst|clock_out ; 5.924 ; 5.924 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[2]       ; clock_and_mem_clock:inst|clock_out ; 5.800 ; 5.800 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[3]       ; clock_and_mem_clock:inst|clock_out ; 5.432 ; 5.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[4]       ; clock_and_mem_clock:inst|clock_out ; 5.550 ; 5.550 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[5]       ; clock_and_mem_clock:inst|clock_out ; 5.951 ; 5.951 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[6]       ; clock_and_mem_clock:inst|clock_out ; 5.140 ; 5.140 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[7]       ; clock_and_mem_clock:inst|clock_out ; 5.749 ; 5.749 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[8]       ; clock_and_mem_clock:inst|clock_out ; 5.191 ; 5.191 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[9]       ; clock_and_mem_clock:inst|clock_out ; 5.265 ; 5.265 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[10]      ; clock_and_mem_clock:inst|clock_out ; 5.951 ; 5.951 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[11]      ; clock_and_mem_clock:inst|clock_out ; 5.473 ; 5.473 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[12]      ; clock_and_mem_clock:inst|clock_out ; 5.660 ; 5.660 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[13]      ; clock_and_mem_clock:inst|clock_out ; 5.775 ; 5.775 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[14]      ; clock_and_mem_clock:inst|clock_out ; 6.921 ; 6.921 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[15]      ; clock_and_mem_clock:inst|clock_out ; 5.838 ; 5.838 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.179 ; 6.179 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[17]      ; clock_and_mem_clock:inst|clock_out ; 5.758 ; 5.758 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[18]      ; clock_and_mem_clock:inst|clock_out ; 5.927 ; 5.927 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[19]      ; clock_and_mem_clock:inst|clock_out ; 5.911 ; 5.911 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.232 ; 6.232 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[21]      ; clock_and_mem_clock:inst|clock_out ; 5.961 ; 5.961 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[22]      ; clock_and_mem_clock:inst|clock_out ; 5.567 ; 5.567 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[23]      ; clock_and_mem_clock:inst|clock_out ; 5.573 ; 5.573 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[24]      ; clock_and_mem_clock:inst|clock_out ; 5.681 ; 5.681 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[25]      ; clock_and_mem_clock:inst|clock_out ; 5.764 ; 5.764 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[26]      ; clock_and_mem_clock:inst|clock_out ; 5.402 ; 5.402 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.134 ; 6.134 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[28]      ; clock_and_mem_clock:inst|clock_out ; 5.292 ; 5.292 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.086 ; 6.086 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[30]      ; clock_and_mem_clock:inst|clock_out ; 5.851 ; 5.851 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  aluout[31]      ; clock_and_mem_clock:inst|clock_out ; 5.453 ; 5.453 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ;       ; 2.313 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.312 ;       ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; instruction[*]   ; clock_and_mem_clock:inst|clock_out ; 6.110 ; 6.110 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[0]  ; clock_and_mem_clock:inst|clock_out ; 6.613 ; 6.613 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[1]  ; clock_and_mem_clock:inst|clock_out ; 6.581 ; 6.581 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[2]  ; clock_and_mem_clock:inst|clock_out ; 7.121 ; 7.121 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[3]  ; clock_and_mem_clock:inst|clock_out ; 6.869 ; 6.869 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[4]  ; clock_and_mem_clock:inst|clock_out ; 6.501 ; 6.501 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[5]  ; clock_and_mem_clock:inst|clock_out ; 6.911 ; 6.911 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[6]  ; clock_and_mem_clock:inst|clock_out ; 7.098 ; 7.098 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[7]  ; clock_and_mem_clock:inst|clock_out ; 7.592 ; 7.592 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[8]  ; clock_and_mem_clock:inst|clock_out ; 6.325 ; 6.325 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[9]  ; clock_and_mem_clock:inst|clock_out ; 6.850 ; 6.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[10] ; clock_and_mem_clock:inst|clock_out ; 6.657 ; 6.657 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[11] ; clock_and_mem_clock:inst|clock_out ; 6.467 ; 6.467 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[12] ; clock_and_mem_clock:inst|clock_out ; 6.726 ; 6.726 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[13] ; clock_and_mem_clock:inst|clock_out ; 6.214 ; 6.214 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[14] ; clock_and_mem_clock:inst|clock_out ; 6.512 ; 6.512 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[15] ; clock_and_mem_clock:inst|clock_out ; 6.685 ; 6.685 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[16] ; clock_and_mem_clock:inst|clock_out ; 6.541 ; 6.541 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[17] ; clock_and_mem_clock:inst|clock_out ; 6.457 ; 6.457 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[18] ; clock_and_mem_clock:inst|clock_out ; 6.465 ; 6.465 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[19] ; clock_and_mem_clock:inst|clock_out ; 6.466 ; 6.466 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[20] ; clock_and_mem_clock:inst|clock_out ; 6.966 ; 6.966 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[21] ; clock_and_mem_clock:inst|clock_out ; 6.589 ; 6.589 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[22] ; clock_and_mem_clock:inst|clock_out ; 6.484 ; 6.484 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[23] ; clock_and_mem_clock:inst|clock_out ; 6.485 ; 6.485 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[24] ; clock_and_mem_clock:inst|clock_out ; 6.164 ; 6.164 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[25] ; clock_and_mem_clock:inst|clock_out ; 6.688 ; 6.688 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[26] ; clock_and_mem_clock:inst|clock_out ; 6.200 ; 6.200 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[27] ; clock_and_mem_clock:inst|clock_out ; 6.820 ; 6.820 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[28] ; clock_and_mem_clock:inst|clock_out ; 6.110 ; 6.110 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[29] ; clock_and_mem_clock:inst|clock_out ; 6.523 ; 6.523 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[30] ; clock_and_mem_clock:inst|clock_out ; 6.755 ; 6.755 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  instruction[31] ; clock_and_mem_clock:inst|clock_out ; 6.679 ; 6.679 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 5.955 ; 5.955 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 6.015 ; 6.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 6.151 ; 6.151 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 5.955 ; 5.955 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 5.979 ; 5.979 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 6.331 ; 6.331 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 6.168 ; 6.168 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 6.515 ; 6.515 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 6.164 ; 6.164 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 6.738 ; 6.738 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 5.974 ; 5.974 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 6.095 ; 6.095 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 6.822 ; 6.822 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 6.432 ; 6.432 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 6.145 ; 6.145 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 6.773 ; 6.773 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.610 ; 6.610 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 6.761 ; 6.761 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 6.676 ; 6.676 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 6.768 ; 6.768 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.777 ; 6.777 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 6.777 ; 6.777 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 6.062 ; 6.062 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 6.794 ; 6.794 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 6.634 ; 6.634 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 6.672 ; 6.672 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 6.720 ; 6.720 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.613 ; 6.613 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 6.625 ; 6.625 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.619 ; 6.619 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 6.076 ; 6.076 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 5.977 ; 5.977 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; pc[*]            ; clock_and_mem_clock:inst|clock_out ; 3.850 ; 3.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[0]           ; clock_and_mem_clock:inst|clock_out ; 4.060 ; 4.060 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[1]           ; clock_and_mem_clock:inst|clock_out ; 3.859 ; 3.859 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[2]           ; clock_and_mem_clock:inst|clock_out ; 4.418 ; 4.418 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[3]           ; clock_and_mem_clock:inst|clock_out ; 4.364 ; 4.364 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[4]           ; clock_and_mem_clock:inst|clock_out ; 4.116 ; 4.116 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[5]           ; clock_and_mem_clock:inst|clock_out ; 4.090 ; 4.090 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[6]           ; clock_and_mem_clock:inst|clock_out ; 4.046 ; 4.046 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[7]           ; clock_and_mem_clock:inst|clock_out ; 4.467 ; 4.467 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[8]           ; clock_and_mem_clock:inst|clock_out ; 3.988 ; 3.988 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[9]           ; clock_and_mem_clock:inst|clock_out ; 4.477 ; 4.477 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[10]          ; clock_and_mem_clock:inst|clock_out ; 4.505 ; 4.505 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[11]          ; clock_and_mem_clock:inst|clock_out ; 4.198 ; 4.198 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[12]          ; clock_and_mem_clock:inst|clock_out ; 4.163 ; 4.163 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[13]          ; clock_and_mem_clock:inst|clock_out ; 4.209 ; 4.209 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[14]          ; clock_and_mem_clock:inst|clock_out ; 4.408 ; 4.408 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[15]          ; clock_and_mem_clock:inst|clock_out ; 4.689 ; 4.689 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[16]          ; clock_and_mem_clock:inst|clock_out ; 4.571 ; 4.571 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[17]          ; clock_and_mem_clock:inst|clock_out ; 3.984 ; 3.984 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[18]          ; clock_and_mem_clock:inst|clock_out ; 4.015 ; 4.015 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[19]          ; clock_and_mem_clock:inst|clock_out ; 4.578 ; 4.578 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[20]          ; clock_and_mem_clock:inst|clock_out ; 4.236 ; 4.236 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[21]          ; clock_and_mem_clock:inst|clock_out ; 4.246 ; 4.246 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[22]          ; clock_and_mem_clock:inst|clock_out ; 3.850 ; 3.850 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[23]          ; clock_and_mem_clock:inst|clock_out ; 3.923 ; 3.923 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[24]          ; clock_and_mem_clock:inst|clock_out ; 4.148 ; 4.148 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[25]          ; clock_and_mem_clock:inst|clock_out ; 4.236 ; 4.236 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[26]          ; clock_and_mem_clock:inst|clock_out ; 4.322 ; 4.322 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[27]          ; clock_and_mem_clock:inst|clock_out ; 3.879 ; 3.879 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[28]          ; clock_and_mem_clock:inst|clock_out ; 4.185 ; 4.185 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[29]          ; clock_and_mem_clock:inst|clock_out ; 4.046 ; 4.046 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[30]          ; clock_and_mem_clock:inst|clock_out ; 4.450 ; 4.450 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
;  pc[31]          ; clock_and_mem_clock:inst|clock_out ; 4.098 ; 4.098 ; Rise       ; clock_and_mem_clock:inst|clock_out ;
; HEX0[*]          ; clock_and_mem_clock:inst|clock_out ; 4.563 ; 4.563 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]         ; clock_and_mem_clock:inst|clock_out ; 4.563 ; 4.563 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]         ; clock_and_mem_clock:inst|clock_out ; 4.798 ; 4.798 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]         ; clock_and_mem_clock:inst|clock_out ; 5.013 ; 5.013 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]         ; clock_and_mem_clock:inst|clock_out ; 5.145 ; 5.145 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]          ; clock_and_mem_clock:inst|clock_out ; 5.025 ; 5.025 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]         ; clock_and_mem_clock:inst|clock_out ; 5.111 ; 5.111 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]         ; clock_and_mem_clock:inst|clock_out ; 5.447 ; 5.447 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]         ; clock_and_mem_clock:inst|clock_out ; 5.436 ; 5.436 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]         ; clock_and_mem_clock:inst|clock_out ; 5.216 ; 5.216 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]         ; clock_and_mem_clock:inst|clock_out ; 5.266 ; 5.266 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]         ; clock_and_mem_clock:inst|clock_out ; 5.025 ; 5.025 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]         ; clock_and_mem_clock:inst|clock_out ; 5.170 ; 5.170 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]          ; clock_and_mem_clock:inst|clock_out ; 4.289 ; 4.289 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]         ; clock_and_mem_clock:inst|clock_out ; 4.289 ; 4.289 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]         ; clock_and_mem_clock:inst|clock_out ; 4.986 ; 4.986 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]         ; clock_and_mem_clock:inst|clock_out ; 5.093 ; 5.093 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]         ; clock_and_mem_clock:inst|clock_out ; 5.326 ; 5.326 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]          ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]         ; clock_and_mem_clock:inst|clock_out ; 5.497 ; 5.497 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]         ; clock_and_mem_clock:inst|clock_out ; 5.449 ; 5.449 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]         ; clock_and_mem_clock:inst|clock_out ; 5.330 ; 5.330 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]         ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]         ; clock_and_mem_clock:inst|clock_out ; 5.447 ; 5.447 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]         ; clock_and_mem_clock:inst|clock_out ; 5.306 ; 5.306 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]         ; clock_and_mem_clock:inst|clock_out ; 5.335 ; 5.335 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]          ; clock_and_mem_clock:inst|clock_out ; 4.488 ; 4.488 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]         ; clock_and_mem_clock:inst|clock_out ; 4.488 ; 4.488 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]         ; clock_and_mem_clock:inst|clock_out ; 5.006 ; 5.006 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]         ; clock_and_mem_clock:inst|clock_out ; 5.325 ; 5.325 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]         ; clock_and_mem_clock:inst|clock_out ; 5.467 ; 5.467 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]          ; clock_and_mem_clock:inst|clock_out ; 5.376 ; 5.376 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]         ; clock_and_mem_clock:inst|clock_out ; 5.543 ; 5.543 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]         ; clock_and_mem_clock:inst|clock_out ; 5.545 ; 5.545 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]         ; clock_and_mem_clock:inst|clock_out ; 5.460 ; 5.460 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]         ; clock_and_mem_clock:inst|clock_out ; 5.401 ; 5.401 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]         ; clock_and_mem_clock:inst|clock_out ; 5.376 ; 5.376 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]         ; clock_and_mem_clock:inst|clock_out ; 5.429 ; 5.429 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]         ; clock_and_mem_clock:inst|clock_out ; 5.429 ; 5.429 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; dmem_clk         ; clock_and_mem_clock:inst|clock_out ; 2.313 ;       ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; imem_clk         ; clock_and_mem_clock:inst|clock_out ;       ; 2.312 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; memout[*]        ; clock_and_mem_clock:inst|clock_out ; 4.513 ; 4.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[0]       ; clock_and_mem_clock:inst|clock_out ; 4.513 ; 4.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[1]       ; clock_and_mem_clock:inst|clock_out ; 4.818 ; 4.818 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[2]       ; clock_and_mem_clock:inst|clock_out ; 4.637 ; 4.637 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[3]       ; clock_and_mem_clock:inst|clock_out ; 4.703 ; 4.703 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[4]       ; clock_and_mem_clock:inst|clock_out ; 4.979 ; 4.979 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[5]       ; clock_and_mem_clock:inst|clock_out ; 7.539 ; 7.539 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[6]       ; clock_and_mem_clock:inst|clock_out ; 7.470 ; 7.470 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[7]       ; clock_and_mem_clock:inst|clock_out ; 7.011 ; 7.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[8]       ; clock_and_mem_clock:inst|clock_out ; 7.535 ; 7.535 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[9]       ; clock_and_mem_clock:inst|clock_out ; 6.800 ; 6.800 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[10]      ; clock_and_mem_clock:inst|clock_out ; 7.503 ; 7.503 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[11]      ; clock_and_mem_clock:inst|clock_out ; 7.142 ; 7.142 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[12]      ; clock_and_mem_clock:inst|clock_out ; 7.017 ; 7.017 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[13]      ; clock_and_mem_clock:inst|clock_out ; 7.922 ; 7.922 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[14]      ; clock_and_mem_clock:inst|clock_out ; 7.739 ; 7.739 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[15]      ; clock_and_mem_clock:inst|clock_out ; 6.632 ; 6.632 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[16]      ; clock_and_mem_clock:inst|clock_out ; 6.519 ; 6.519 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[17]      ; clock_and_mem_clock:inst|clock_out ; 7.190 ; 7.190 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[18]      ; clock_and_mem_clock:inst|clock_out ; 6.638 ; 6.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[19]      ; clock_and_mem_clock:inst|clock_out ; 7.407 ; 7.407 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[20]      ; clock_and_mem_clock:inst|clock_out ; 6.783 ; 6.783 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[21]      ; clock_and_mem_clock:inst|clock_out ; 6.853 ; 6.853 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[22]      ; clock_and_mem_clock:inst|clock_out ; 7.675 ; 7.675 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[23]      ; clock_and_mem_clock:inst|clock_out ; 6.733 ; 6.733 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[24]      ; clock_and_mem_clock:inst|clock_out ; 6.739 ; 6.739 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[25]      ; clock_and_mem_clock:inst|clock_out ; 6.585 ; 6.585 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[26]      ; clock_and_mem_clock:inst|clock_out ; 7.129 ; 7.129 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[27]      ; clock_and_mem_clock:inst|clock_out ; 6.855 ; 6.855 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[28]      ; clock_and_mem_clock:inst|clock_out ; 7.077 ; 7.077 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[29]      ; clock_and_mem_clock:inst|clock_out ; 6.528 ; 6.528 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[30]      ; clock_and_mem_clock:inst|clock_out ; 7.591 ; 7.591 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  memout[31]      ; clock_and_mem_clock:inst|clock_out ; 7.271 ; 7.271 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+------------------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 47935848  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 52223495  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 362984724 ; 32       ; 47935848 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 394684865 ; 6262      ; 52223494 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 47935848  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 52223495  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 362984724 ; 32       ; 47935848 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 394684865 ; 6262      ; 52223494 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 12    ; 12    ;
; Unconstrained Input Port Paths  ; 1036  ; 1036  ;
; Unconstrained Output Ports      ; 163   ; 163   ;
; Unconstrained Output Port Paths ; 65172 ; 65172 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat May 23 17:11:13 2020
Info: Command: quartus_sta sc_computer -c sc_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_and_mem_clock:inst|clock_out clock_and_mem_clock:inst|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -22.964
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -22.964    -23961.754 clock_and_mem_clock:inst|clock_out 
    Info (332119):   -18.616     -2374.462 clk 
Info (332146): Worst-case hold slack is -2.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.424       -40.451 clk 
    Info (332119):     0.548         0.000 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.697    -11203.592 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -8.619     -1124.455 clk 
Info (332146): Worst-case hold slack is -1.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.321       -74.519 clk 
    Info (332119):    -0.141        -1.423 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Sat May 23 17:11:18 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


