Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi_lite_slave_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\temp\EDA385\env\base_system\Astroid_EDK\pcores\" "C:\Xilinx\BSP\Nexys3_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system_axi_lite_slave_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi_lite_slave_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/types.vhd" into library axi_lite_slave_v1_00_a
Parsing package <types>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <vga_controller>.
Parsing architecture <imp> of entity <vga_controller>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_counter.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <vga_counter>.
Parsing architecture <imp> of entity <vga_counter>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_comp_unit.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_comp_unit>.
Parsing architecture <Behavioral> of entity <line_comp_unit>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_reg_unit.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_reg_unit>.
Parsing architecture <Behavioral> of entity <line_reg_unit>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_controller>.
Parsing architecture <Behavioral> of entity <line_controller>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/bram.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <bram>.
Parsing architecture <Behavioral> of entity <bram>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <pixelrow_bram>.
Parsing architecture <Behavioral> of entity <pixelrow_bram>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <vector_controller>.
Parsing architecture <imp> of entity <vector_controller>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_programmer.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_programmer>.
Parsing architecture <Behavioral> of entity <line_programmer>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/mem_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <mem_controller>.
Parsing architecture <Behavioral> of entity <mem_controller>.
Parsing VHDL file "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/axi_lite_slave.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <axi_lite_slave>.
Parsing architecture <implementation> of entity <axi_lite_slave>.
Parsing VHDL file "C:\temp\EDA385\env\base_system\Astroid_EDK\hdl\system_axi_lite_slave_0_wrapper.vhd" into library work
Parsing entity <system_axi_lite_slave_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_axi_lite_slave_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_axi_lite_slave_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_lite_slave> (architecture <implementation>) with generics from library <axi_lite_slave_v1_00_a>.

Elaborating entity <vga_controller> (architecture <imp>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <vector_controller> (architecture <imp>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_controller> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <vga_counter> (architecture <imp>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_comp_unit> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_reg_unit> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <bram> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 877: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 889: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 925: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 233: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 302: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 576: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 373: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 384: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 464: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 475: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 552: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 944: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 627: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 650: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 686: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 708: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1008: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1110: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1237: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 739: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 761: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 771: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 790: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 800: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 819: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 829: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1429: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1450: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1471: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1490: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1509: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1534: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1560: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1570: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1571: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1578: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1588: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1589: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1596: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1612: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1932: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2262: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1408: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipb_pattern[3]> does not have a driver.

Elaborating entity <pixelrow_bram> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <mem_controller> (architecture <Behavioral>) with generics from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_programmer> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi_lite_slave_0_wrapper>.
    Related source file is "C:\temp\EDA385\env\base_system\Astroid_EDK\hdl\system_axi_lite_slave_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_axi_lite_slave_0_wrapper> synthesized.

Synthesizing Unit <axi_lite_slave>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/axi_lite_slave.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
    Found 1-bit register for signal <vga_sync_reg_vsync>.
    Found 1-bit register for signal <vga_sync_delay_hsync>.
    Found 1-bit register for signal <vga_sync_delay_vsync>.
    Found 3-bit register for signal <vga_color_reg_red>.
    Found 3-bit register for signal <vga_color_reg_green>.
    Found 2-bit register for signal <vga_color_reg_blue>.
    Found 1-bit register for signal <overscan_reg>.
    Found 1-bit register for signal <vga_sync_reg_hsync>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <axi_lite_slave> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_controller.vhd".
    Found 13-bit register for signal <y_reg>.
    Found 13-bit register for signal <x_reg>.
    Found 13-bit adder for signal <y_reg[12]_GND_11_o_add_4_OUT> created at line 1253.
    Found 13-bit adder for signal <x_reg[12]_GND_11_o_add_6_OUT> created at line 1253.
    Found 13-bit comparator lessequal for signal <n0011> created at line 69
    Found 13-bit comparator greater for signal <GND_11_o_x_reg[12]_LessThan_11_o> created at line 69
    Found 13-bit comparator lessequal for signal <n0016> created at line 70
    Found 13-bit comparator greater for signal <GND_11_o_y_reg[12]_LessThan_13_o> created at line 70
    Found 13-bit comparator lessequal for signal <n0021> created at line 72
    Found 13-bit comparator greater for signal <GND_11_o_x_reg[12]_LessThan_15_o> created at line 72
    Found 13-bit comparator lessequal for signal <n0024> created at line 72
    Found 13-bit comparator greater for signal <GND_11_o_y_reg[12]_LessThan_17_o> created at line 72
    Found 13-bit comparator lessequal for signal <n0031> created at line 74
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <vector_controller>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd".
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_x0> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_y0> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_x1> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_y1> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_err> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_negdx> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_dy> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_color> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_enable> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 72: Output port <OUTPUT_sx> of the instance <GEN_LINE_CONTROLLERS[5].line_controllerX> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <bram_pixel_outs_reg<1>>.
    Found 8-bit register for signal <bram_pixel_outs_reg<2>>.
    Found 8-bit register for signal <bram_pixel_outs_reg<3>>.
    Found 8-bit register for signal <bram_pixel_outs_reg<4>>.
    Found 8-bit register for signal <bram_pixel_outs_reg<5>>.
    Found 8-bit register for signal <bram_pixel_outs_reg<0>>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <vector_controller> synthesized.

Synthesizing Unit <line_controller>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd".
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd" line 39: Output port <XPLUSONE> of the instance <vga_counter1> is unconnected or connected to loadless signal.
    Summary:
	inferred  11 Multiplexer(s).
Unit <line_controller> synthesized.

Synthesizing Unit <vga_counter>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_counter.vhd".
    Found 1-bit register for signal <vsync_reg>.
    Found 13-bit register for signal <yplusone_reg>.
    Found 13-bit register for signal <xplusone_reg>.
    Found 13-bit adder for signal <yplusone_reg[12]_GND_14_o_add_7_OUT> created at line 1253.
    Found 13-bit adder for signal <xplusone_reg[12]_GND_14_o_add_9_OUT> created at line 1253.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <vga_counter> synthesized.

Synthesizing Unit <line_comp_unit>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_comp_unit.vhd".
    Found 13-bit adder for signal <INPUT_x0[12]_GND_16_o_add_3_OUT> created at line 1253.
    Found 13-bit adder for signal <INPUT_y0[12]_GND_16_o_add_10_OUT> created at line 1253.
    Found 13-bit subtractor for signal <INPUT_x0[12]_GND_16_o_sub_5_OUT<12:0>> created at line 1320.
    Found 13-bit subtractor for signal <INPUT_err[12]_INPUT_dy[12]_sub_7_OUT<12:0>> created at line 63.
    Found 13-bit subtractor for signal <INPUT_err[12]_INPUT_negdx[12]_sub_12_OUT<12:0>> created at line 67.
    Found 13-bit comparator equal for signal <INPUT_y0[12]_YPLUSONE[12]_equal_1_o> created at line 43
    Found 13-bit comparator greater for signal <YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o> created at line 48
    Found 13-bit comparator greater for signal <INPUT_err[12]_INPUT_negdx[12]_LessThan_3_o> created at line 57
    Found 13-bit comparator greater for signal <INPUT_dy[12]_INPUT_err[12]_LessThan_10_o> created at line 65
    Found 13-bit comparator equal for signal <INPUT_x0[12]_INPUT_x1[12]_equal_18_o> created at line 74
    Found 13-bit comparator equal for signal <INPUT_y0[12]_INPUT_y1[12]_equal_19_o> created at line 74
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <line_comp_unit> synthesized.

Synthesizing Unit <line_reg_unit>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_reg_unit.vhd".
    Found 13-bit register for signal <line_reg[0]_x0>.
    Found 13-bit register for signal <line_reg[0]_y0>.
    Found 13-bit register for signal <line_reg[0]_x1>.
    Found 13-bit register for signal <line_reg[0]_y1>.
    Found 1-bit register for signal <line_reg[0]_sx>.
    Found 13-bit register for signal <line_reg[0]_err>.
    Found 13-bit register for signal <line_reg[0]_negdx>.
    Found 13-bit register for signal <line_reg[0]_dy>.
    Found 8-bit register for signal <line_reg[0]_color>.
    Found 1-bit register for signal <line_reg[1]_enable>.
    Found 13-bit register for signal <line_reg[1]_x0>.
    Found 13-bit register for signal <line_reg[1]_y0>.
    Found 13-bit register for signal <line_reg[1]_x1>.
    Found 13-bit register for signal <line_reg[1]_y1>.
    Found 1-bit register for signal <line_reg[1]_sx>.
    Found 13-bit register for signal <line_reg[1]_err>.
    Found 13-bit register for signal <line_reg[1]_negdx>.
    Found 13-bit register for signal <line_reg[1]_dy>.
    Found 8-bit register for signal <line_reg[1]_color>.
    Found 1-bit register for signal <line_reg[2]_enable>.
    Found 13-bit register for signal <line_reg[2]_x0>.
    Found 13-bit register for signal <line_reg[2]_y0>.
    Found 13-bit register for signal <line_reg[2]_x1>.
    Found 13-bit register for signal <line_reg[2]_y1>.
    Found 1-bit register for signal <line_reg[2]_sx>.
    Found 13-bit register for signal <line_reg[2]_err>.
    Found 13-bit register for signal <line_reg[2]_negdx>.
    Found 13-bit register for signal <line_reg[2]_dy>.
    Found 8-bit register for signal <line_reg[2]_color>.
    Found 1-bit register for signal <line_reg[3]_enable>.
    Found 13-bit register for signal <line_reg[3]_x0>.
    Found 13-bit register for signal <line_reg[3]_y0>.
    Found 13-bit register for signal <line_reg[3]_x1>.
    Found 13-bit register for signal <line_reg[3]_y1>.
    Found 1-bit register for signal <line_reg[3]_sx>.
    Found 13-bit register for signal <line_reg[3]_err>.
    Found 13-bit register for signal <line_reg[3]_negdx>.
    Found 13-bit register for signal <line_reg[3]_dy>.
    Found 8-bit register for signal <line_reg[3]_color>.
    Found 1-bit register for signal <line_reg[4]_enable>.
    Found 13-bit register for signal <line_reg[4]_x0>.
    Found 13-bit register for signal <line_reg[4]_y0>.
    Found 13-bit register for signal <line_reg[4]_x1>.
    Found 13-bit register for signal <line_reg[4]_y1>.
    Found 1-bit register for signal <line_reg[4]_sx>.
    Found 13-bit register for signal <line_reg[4]_err>.
    Found 13-bit register for signal <line_reg[4]_negdx>.
    Found 13-bit register for signal <line_reg[4]_dy>.
    Found 8-bit register for signal <line_reg[4]_color>.
    Found 1-bit register for signal <line_reg[5]_enable>.
    Found 13-bit register for signal <line_reg[5]_x0>.
    Found 13-bit register for signal <line_reg[5]_y0>.
    Found 13-bit register for signal <line_reg[5]_x1>.
    Found 13-bit register for signal <line_reg[5]_y1>.
    Found 1-bit register for signal <line_reg[5]_sx>.
    Found 13-bit register for signal <line_reg[5]_err>.
    Found 13-bit register for signal <line_reg[5]_negdx>.
    Found 13-bit register for signal <line_reg[5]_dy>.
    Found 8-bit register for signal <line_reg[5]_color>.
    Found 1-bit register for signal <line_reg[6]_enable>.
    Found 13-bit register for signal <line_reg[6]_x0>.
    Found 13-bit register for signal <line_reg[6]_y0>.
    Found 13-bit register for signal <line_reg[6]_x1>.
    Found 13-bit register for signal <line_reg[6]_y1>.
    Found 1-bit register for signal <line_reg[6]_sx>.
    Found 13-bit register for signal <line_reg[6]_err>.
    Found 13-bit register for signal <line_reg[6]_negdx>.
    Found 13-bit register for signal <line_reg[6]_dy>.
    Found 8-bit register for signal <line_reg[6]_color>.
    Found 1-bit register for signal <line_reg[7]_enable>.
    Found 13-bit register for signal <line_reg[7]_x0>.
    Found 13-bit register for signal <line_reg[7]_y0>.
    Found 13-bit register for signal <line_reg[7]_x1>.
    Found 13-bit register for signal <line_reg[7]_y1>.
    Found 1-bit register for signal <line_reg[7]_sx>.
    Found 13-bit register for signal <line_reg[7]_err>.
    Found 13-bit register for signal <line_reg[7]_negdx>.
    Found 13-bit register for signal <line_reg[7]_dy>.
    Found 8-bit register for signal <line_reg[7]_color>.
    Found 1-bit register for signal <line_reg[8]_enable>.
    Found 13-bit register for signal <line_reg[8]_x0>.
    Found 13-bit register for signal <line_reg[8]_y0>.
    Found 13-bit register for signal <line_reg[8]_x1>.
    Found 13-bit register for signal <line_reg[8]_y1>.
    Found 1-bit register for signal <line_reg[8]_sx>.
    Found 13-bit register for signal <line_reg[8]_err>.
    Found 13-bit register for signal <line_reg[8]_negdx>.
    Found 13-bit register for signal <line_reg[8]_dy>.
    Found 8-bit register for signal <line_reg[8]_color>.
    Found 1-bit register for signal <line_reg[9]_enable>.
    Found 13-bit register for signal <line_reg[9]_x0>.
    Found 13-bit register for signal <line_reg[9]_y0>.
    Found 13-bit register for signal <line_reg[9]_x1>.
    Found 13-bit register for signal <line_reg[9]_y1>.
    Found 1-bit register for signal <line_reg[9]_sx>.
    Found 13-bit register for signal <line_reg[9]_err>.
    Found 13-bit register for signal <line_reg[9]_negdx>.
    Found 13-bit register for signal <line_reg[9]_dy>.
    Found 8-bit register for signal <line_reg[9]_color>.
    Found 1-bit register for signal <line_reg[10]_enable>.
    Found 13-bit register for signal <line_reg[10]_x0>.
    Found 13-bit register for signal <line_reg[10]_y0>.
    Found 13-bit register for signal <line_reg[10]_x1>.
    Found 13-bit register for signal <line_reg[10]_y1>.
    Found 1-bit register for signal <line_reg[10]_sx>.
    Found 13-bit register for signal <line_reg[10]_err>.
    Found 13-bit register for signal <line_reg[10]_negdx>.
    Found 13-bit register for signal <line_reg[10]_dy>.
    Found 8-bit register for signal <line_reg[10]_color>.
    Found 1-bit register for signal <line_reg[11]_enable>.
    Found 13-bit register for signal <line_reg[11]_x0>.
    Found 13-bit register for signal <line_reg[11]_y0>.
    Found 13-bit register for signal <line_reg[11]_x1>.
    Found 13-bit register for signal <line_reg[11]_y1>.
    Found 1-bit register for signal <line_reg[11]_sx>.
    Found 13-bit register for signal <line_reg[11]_err>.
    Found 13-bit register for signal <line_reg[11]_negdx>.
    Found 13-bit register for signal <line_reg[11]_dy>.
    Found 8-bit register for signal <line_reg[11]_color>.
    Found 1-bit register for signal <line_reg[12]_enable>.
    Found 13-bit register for signal <line_reg[12]_x0>.
    Found 13-bit register for signal <line_reg[12]_y0>.
    Found 13-bit register for signal <line_reg[12]_x1>.
    Found 13-bit register for signal <line_reg[12]_y1>.
    Found 1-bit register for signal <line_reg[12]_sx>.
    Found 13-bit register for signal <line_reg[12]_err>.
    Found 13-bit register for signal <line_reg[12]_negdx>.
    Found 13-bit register for signal <line_reg[12]_dy>.
    Found 8-bit register for signal <line_reg[12]_color>.
    Found 1-bit register for signal <line_reg[13]_enable>.
    Found 13-bit register for signal <line_reg[13]_x0>.
    Found 13-bit register for signal <line_reg[13]_y0>.
    Found 13-bit register for signal <line_reg[13]_x1>.
    Found 13-bit register for signal <line_reg[13]_y1>.
    Found 1-bit register for signal <line_reg[13]_sx>.
    Found 13-bit register for signal <line_reg[13]_err>.
    Found 13-bit register for signal <line_reg[13]_negdx>.
    Found 13-bit register for signal <line_reg[13]_dy>.
    Found 8-bit register for signal <line_reg[13]_color>.
    Found 1-bit register for signal <line_reg[14]_enable>.
    Found 13-bit register for signal <line_reg[14]_x0>.
    Found 13-bit register for signal <line_reg[14]_y0>.
    Found 13-bit register for signal <line_reg[14]_x1>.
    Found 13-bit register for signal <line_reg[14]_y1>.
    Found 1-bit register for signal <line_reg[14]_sx>.
    Found 13-bit register for signal <line_reg[14]_err>.
    Found 13-bit register for signal <line_reg[14]_negdx>.
    Found 13-bit register for signal <line_reg[14]_dy>.
    Found 8-bit register for signal <line_reg[14]_color>.
    Found 1-bit register for signal <line_reg[15]_enable>.
    Found 13-bit register for signal <line_reg[15]_x0>.
    Found 13-bit register for signal <line_reg[15]_y0>.
    Found 13-bit register for signal <line_reg[15]_x1>.
    Found 13-bit register for signal <line_reg[15]_y1>.
    Found 1-bit register for signal <line_reg[15]_sx>.
    Found 13-bit register for signal <line_reg[15]_err>.
    Found 13-bit register for signal <line_reg[15]_negdx>.
    Found 13-bit register for signal <line_reg[15]_dy>.
    Found 8-bit register for signal <line_reg[15]_color>.
    Found 1-bit register for signal <line_reg[16]_enable>.
    Found 13-bit register for signal <line_reg[16]_x0>.
    Found 13-bit register for signal <line_reg[16]_y0>.
    Found 13-bit register for signal <line_reg[16]_x1>.
    Found 13-bit register for signal <line_reg[16]_y1>.
    Found 1-bit register for signal <line_reg[16]_sx>.
    Found 13-bit register for signal <line_reg[16]_err>.
    Found 13-bit register for signal <line_reg[16]_negdx>.
    Found 13-bit register for signal <line_reg[16]_dy>.
    Found 8-bit register for signal <line_reg[16]_color>.
    Found 1-bit register for signal <line_reg[17]_enable>.
    Found 13-bit register for signal <line_reg[17]_x0>.
    Found 13-bit register for signal <line_reg[17]_y0>.
    Found 13-bit register for signal <line_reg[17]_x1>.
    Found 13-bit register for signal <line_reg[17]_y1>.
    Found 1-bit register for signal <line_reg[17]_sx>.
    Found 13-bit register for signal <line_reg[17]_err>.
    Found 13-bit register for signal <line_reg[17]_negdx>.
    Found 13-bit register for signal <line_reg[17]_dy>.
    Found 8-bit register for signal <line_reg[17]_color>.
    Found 1-bit register for signal <line_reg[18]_enable>.
    Found 13-bit register for signal <line_reg[18]_x0>.
    Found 13-bit register for signal <line_reg[18]_y0>.
    Found 13-bit register for signal <line_reg[18]_x1>.
    Found 13-bit register for signal <line_reg[18]_y1>.
    Found 1-bit register for signal <line_reg[18]_sx>.
    Found 13-bit register for signal <line_reg[18]_err>.
    Found 13-bit register for signal <line_reg[18]_negdx>.
    Found 13-bit register for signal <line_reg[18]_dy>.
    Found 8-bit register for signal <line_reg[18]_color>.
    Found 1-bit register for signal <line_reg[19]_enable>.
    Found 13-bit register for signal <line_reg[19]_x0>.
    Found 13-bit register for signal <line_reg[19]_y0>.
    Found 13-bit register for signal <line_reg[19]_x1>.
    Found 13-bit register for signal <line_reg[19]_y1>.
    Found 1-bit register for signal <line_reg[19]_sx>.
    Found 13-bit register for signal <line_reg[19]_err>.
    Found 13-bit register for signal <line_reg[19]_negdx>.
    Found 13-bit register for signal <line_reg[19]_dy>.
    Found 8-bit register for signal <line_reg[19]_color>.
    Found 1-bit register for signal <line_reg[20]_enable>.
    Found 13-bit register for signal <line_reg[20]_x0>.
    Found 13-bit register for signal <line_reg[20]_y0>.
    Found 13-bit register for signal <line_reg[20]_x1>.
    Found 13-bit register for signal <line_reg[20]_y1>.
    Found 1-bit register for signal <line_reg[20]_sx>.
    Found 13-bit register for signal <line_reg[20]_err>.
    Found 13-bit register for signal <line_reg[20]_negdx>.
    Found 13-bit register for signal <line_reg[20]_dy>.
    Found 8-bit register for signal <line_reg[20]_color>.
    Found 1-bit register for signal <line_reg[21]_enable>.
    Found 13-bit register for signal <line_reg[21]_x0>.
    Found 13-bit register for signal <line_reg[21]_y0>.
    Found 13-bit register for signal <line_reg[21]_x1>.
    Found 13-bit register for signal <line_reg[21]_y1>.
    Found 1-bit register for signal <line_reg[21]_sx>.
    Found 13-bit register for signal <line_reg[21]_err>.
    Found 13-bit register for signal <line_reg[21]_negdx>.
    Found 13-bit register for signal <line_reg[21]_dy>.
    Found 8-bit register for signal <line_reg[21]_color>.
    Found 1-bit register for signal <line_reg[22]_enable>.
    Found 13-bit register for signal <line_reg[22]_x0>.
    Found 13-bit register for signal <line_reg[22]_y0>.
    Found 13-bit register for signal <line_reg[22]_x1>.
    Found 13-bit register for signal <line_reg[22]_y1>.
    Found 1-bit register for signal <line_reg[22]_sx>.
    Found 13-bit register for signal <line_reg[22]_err>.
    Found 13-bit register for signal <line_reg[22]_negdx>.
    Found 13-bit register for signal <line_reg[22]_dy>.
    Found 8-bit register for signal <line_reg[22]_color>.
    Found 1-bit register for signal <line_reg[23]_enable>.
    Found 13-bit register for signal <line_reg[23]_x0>.
    Found 13-bit register for signal <line_reg[23]_y0>.
    Found 13-bit register for signal <line_reg[23]_x1>.
    Found 13-bit register for signal <line_reg[23]_y1>.
    Found 1-bit register for signal <line_reg[23]_sx>.
    Found 13-bit register for signal <line_reg[23]_err>.
    Found 13-bit register for signal <line_reg[23]_negdx>.
    Found 13-bit register for signal <line_reg[23]_dy>.
    Found 8-bit register for signal <line_reg[23]_color>.
    Found 1-bit register for signal <line_reg[24]_enable>.
    Found 13-bit register for signal <line_reg[24]_x0>.
    Found 13-bit register for signal <line_reg[24]_y0>.
    Found 13-bit register for signal <line_reg[24]_x1>.
    Found 13-bit register for signal <line_reg[24]_y1>.
    Found 1-bit register for signal <line_reg[24]_sx>.
    Found 13-bit register for signal <line_reg[24]_err>.
    Found 13-bit register for signal <line_reg[24]_negdx>.
    Found 13-bit register for signal <line_reg[24]_dy>.
    Found 8-bit register for signal <line_reg[24]_color>.
    Found 1-bit register for signal <line_reg[25]_enable>.
    Found 13-bit register for signal <line_reg[25]_x0>.
    Found 13-bit register for signal <line_reg[25]_y0>.
    Found 13-bit register for signal <line_reg[25]_x1>.
    Found 13-bit register for signal <line_reg[25]_y1>.
    Found 1-bit register for signal <line_reg[25]_sx>.
    Found 13-bit register for signal <line_reg[25]_err>.
    Found 13-bit register for signal <line_reg[25]_negdx>.
    Found 13-bit register for signal <line_reg[25]_dy>.
    Found 8-bit register for signal <line_reg[25]_color>.
    Found 1-bit register for signal <line_reg[26]_enable>.
    Found 13-bit register for signal <line_reg[26]_x0>.
    Found 13-bit register for signal <line_reg[26]_y0>.
    Found 13-bit register for signal <line_reg[26]_x1>.
    Found 13-bit register for signal <line_reg[26]_y1>.
    Found 1-bit register for signal <line_reg[26]_sx>.
    Found 13-bit register for signal <line_reg[26]_err>.
    Found 13-bit register for signal <line_reg[26]_negdx>.
    Found 13-bit register for signal <line_reg[26]_dy>.
    Found 8-bit register for signal <line_reg[26]_color>.
    Found 1-bit register for signal <line_reg[27]_enable>.
    Found 13-bit register for signal <line_reg[27]_x0>.
    Found 13-bit register for signal <line_reg[27]_y0>.
    Found 13-bit register for signal <line_reg[27]_x1>.
    Found 13-bit register for signal <line_reg[27]_y1>.
    Found 1-bit register for signal <line_reg[27]_sx>.
    Found 13-bit register for signal <line_reg[27]_err>.
    Found 13-bit register for signal <line_reg[27]_negdx>.
    Found 13-bit register for signal <line_reg[27]_dy>.
    Found 8-bit register for signal <line_reg[27]_color>.
    Found 1-bit register for signal <line_reg[28]_enable>.
    Found 13-bit register for signal <line_reg[28]_x0>.
    Found 13-bit register for signal <line_reg[28]_y0>.
    Found 13-bit register for signal <line_reg[28]_x1>.
    Found 13-bit register for signal <line_reg[28]_y1>.
    Found 1-bit register for signal <line_reg[28]_sx>.
    Found 13-bit register for signal <line_reg[28]_err>.
    Found 13-bit register for signal <line_reg[28]_negdx>.
    Found 13-bit register for signal <line_reg[28]_dy>.
    Found 8-bit register for signal <line_reg[28]_color>.
    Found 1-bit register for signal <line_reg[29]_enable>.
    Found 13-bit register for signal <line_reg[29]_x0>.
    Found 13-bit register for signal <line_reg[29]_y0>.
    Found 13-bit register for signal <line_reg[29]_x1>.
    Found 13-bit register for signal <line_reg[29]_y1>.
    Found 1-bit register for signal <line_reg[29]_sx>.
    Found 13-bit register for signal <line_reg[29]_err>.
    Found 13-bit register for signal <line_reg[29]_negdx>.
    Found 13-bit register for signal <line_reg[29]_dy>.
    Found 8-bit register for signal <line_reg[29]_color>.
    Found 1-bit register for signal <line_reg[30]_enable>.
    Found 13-bit register for signal <line_reg[30]_x0>.
    Found 13-bit register for signal <line_reg[30]_y0>.
    Found 13-bit register for signal <line_reg[30]_x1>.
    Found 13-bit register for signal <line_reg[30]_y1>.
    Found 1-bit register for signal <line_reg[30]_sx>.
    Found 13-bit register for signal <line_reg[30]_err>.
    Found 13-bit register for signal <line_reg[30]_negdx>.
    Found 13-bit register for signal <line_reg[30]_dy>.
    Found 8-bit register for signal <line_reg[30]_color>.
    Found 1-bit register for signal <line_reg[31]_enable>.
    Found 13-bit register for signal <line_reg[31]_x0>.
    Found 13-bit register for signal <line_reg[31]_y0>.
    Found 13-bit register for signal <line_reg[31]_x1>.
    Found 13-bit register for signal <line_reg[31]_y1>.
    Found 1-bit register for signal <line_reg[31]_sx>.
    Found 13-bit register for signal <line_reg[31]_err>.
    Found 13-bit register for signal <line_reg[31]_negdx>.
    Found 13-bit register for signal <line_reg[31]_dy>.
    Found 8-bit register for signal <line_reg[31]_color>.
    Found 1-bit register for signal <line_reg[0]_enable>.
    Summary:
	inferred 3232 D-type flip-flop(s).
Unit <line_reg_unit> synthesized.

Synthesizing Unit <bram>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/bram.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <bram> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "18Kb"
        DEVICE = "SPARTAN6"
        DOA_REG = 0
        DOB_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 8
        READ_WIDTH_B = 8
        SIM_COLLISION_CHECK = "NONE"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "READ_FIRST"
        WRITE_MODE_B = "READ_FIRST"
        WRITE_WIDTH_A = 8
        WRITE_WIDTH_B = 8
WARNING:Xst:2935 - Signal 'dia_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'dipb_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <pixelrow_bram>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd".
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd" line 56: Output port <YPLUSONE> of the instance <vga_counter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd" line 56: Output port <VSYNC> of the instance <vga_counter1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <curr_bram_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <pixelrow_bram> synthesized.

Synthesizing Unit <mem_controller>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/mem_controller.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <output_reg_sx>.
    Found 1-bit register for signal <state_reg>.
    Found 1-bit register for signal <write_reg>.
    Found 1-bit register for signal <rvalid_reg>.
    Found 1-bit register for signal <prog_enable_reg>.
    Found 1-bit register for signal <output_reg_enable>.
    Found 1-bit register for signal <ready_reg>.
    Found 13-bit register for signal <output_reg_x0>.
    Found 13-bit register for signal <output_reg_y0>.
    Found 13-bit register for signal <output_reg_x1>.
    Found 13-bit register for signal <output_reg_y1>.
    Found 13-bit register for signal <output_reg_err>.
    Found 13-bit register for signal <output_reg_negdx>.
    Found 13-bit register for signal <output_reg_dy>.
    Found 8-bit register for signal <output_reg_color>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mem_controller> synthesized.

Synthesizing Unit <line_programmer>.
    Related source file is "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_programmer.vhd".
WARNING:Xst:647 - Input <INPUT_negdx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_sx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <target_reg_enable>.
    Found 1-bit register for signal <target_reg_sx>.
    Found 1-bit register for signal <done_reg>.
    Found 13-bit register for signal <target_reg_x0>.
    Found 13-bit register for signal <target_reg_y0>.
    Found 13-bit register for signal <target_reg_x1>.
    Found 13-bit register for signal <target_reg_y1>.
    Found 13-bit register for signal <target_reg_err>.
    Found 13-bit register for signal <target_reg_negdx>.
    Found 13-bit register for signal <target_reg_dy>.
    Found 8-bit register for signal <target_reg_color>.
    Found 3-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | calc_dx                                        |
    | Power Up State     | calc_dx                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <n0104> created at line 102.
    Found 12-bit adder for signal <target_reg_negdx[12]_GND_24_o_add_27_OUT> created at line 104.
    Found 12-bit adder for signal <target_reg_dy[12]_GND_24_o_add_28_OUT> created at line 107.
    Found 13-bit subtractor for signal <INPUT_x0[12]_INPUT_x1[12]_sub_19_OUT<12:0>> created at line 87.
    Found 13-bit subtractor for signal <INPUT_x1[12]_INPUT_x0[12]_sub_20_OUT<12:0>> created at line 90.
    Found 13-bit subtractor for signal <target_reg_y1[12]_target_reg_y0[12]_sub_23_OUT<12:0>> created at line 96.
    Found 13-bit subtractor for signal <target_reg_y0[12]_target_reg_y1[12]_sub_24_OUT<12:0>> created at line 98.
    Found 13-bit subtractor for signal <target_reg_err[12]_unary_minus_31_OUT<12:0>> created at line 0.
    Found 13-bit comparator greater for signal <INPUT_x1[12]_INPUT_x0[12]_LessThan_18_o> created at line 85
    Found 13-bit comparator greater for signal <INPUT_y1[12]_INPUT_y0[12]_LessThan_22_o> created at line 95
    Found 13-bit comparator greater for signal <target_reg_negdx[12]_target_reg_dy[12]_LessThan_27_o> created at line 102
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <line_programmer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 56
 12-bit adder                                          : 2
 13-bit adder                                          : 32
 13-bit addsub                                         : 6
 13-bit subtractor                                     : 15
 14-bit subtractor                                     : 1
# Registers                                            : 2004
 1-bit register                                        : 417
 13-bit register                                       : 1384
 2-bit register                                        : 1
 3-bit register                                        : 2
 8-bit register                                        : 200
# Comparators                                          : 48
 13-bit comparator equal                               : 18
 13-bit comparator greater                             : 25
 13-bit comparator lessequal                           : 5
# Multiplexers                                         : 260
 1-bit 2-to-1 multiplexer                              : 81
 13-bit 2-to-1 multiplexer                             : 154
 8-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <x_reg>: 1 register on signal <x_reg>.
The following registers are absorbed into counter <y_reg>: 1 register on signal <y_reg>.
Unit <vga_controller> synthesized (advanced).

Synthesizing (advanced) Unit <vga_counter>.
The following registers are absorbed into counter <xplusone_reg>: 1 register on signal <xplusone_reg>.
The following registers are absorbed into counter <yplusone_reg>: 1 register on signal <yplusone_reg>.
Unit <vga_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 12-bit adder                                          : 2
 13-bit adder                                          : 6
 13-bit addsub                                         : 6
 13-bit subtractor                                     : 16
# Counters                                             : 26
 13-bit up counter                                     : 26
# Registers                                            : 19679
 Flip-Flops                                            : 19679
# Comparators                                          : 48
 13-bit comparator equal                               : 18
 13-bit comparator greater                             : 25
 13-bit comparator lessequal                           : 5
# Multiplexers                                         : 233
 1-bit 2-to-1 multiplexer                              : 80
 13-bit 2-to-1 multiplexer                             : 128
 8-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <output_reg_negdx_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_12> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_12> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_enable> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_sx> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_12> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <vga_counter1/vsync_reg> of sequential type is unconnected in block <pixelrow_bram>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_slave_0/mem1/programmer1/FSM_0> on signal <state_reg[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 calc_dx   | 000
 calc_dy   | 001
 calc_err  | 010
 calc_err2 | 011
 calc_done | 100
-----------------------

Optimizing unit <system_axi_lite_slave_0_wrapper> ...

Optimizing unit <line_reg_unit> ...

Optimizing unit <axi_lite_slave> ...

Optimizing unit <mem_controller> ...

Optimizing unit <line_programmer> ...

Optimizing unit <vga_controller> ...

Optimizing unit <vector_controller> ...

Optimizing unit <line_controller> ...

Optimizing unit <line_comp_unit> ...

Optimizing unit <pixelrow_bram> ...
INFO:Xst:3203 - The FF/Latch <mem1/ready_reg> in Unit <axi_lite_slave_0> is the opposite to the following FF/Latch, which will be removed : <mem1/prog_enable_reg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_axi_lite_slave_0_wrapper, actual ratio is 162.
Optimizing block <system_axi_lite_slave_0_wrapper> to meet ratio 100 (+ 0) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <system_axi_lite_slave_0_wrapper>, final ratio is 160.
FlipFlop axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/vsync_reg has been replicated 1 time(s)
FlipFlop axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/vsync_reg has been replicated 1 time(s)
FlipFlop axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/vsync_reg has been replicated 1 time(s)
FlipFlop axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/vsync_reg has been replicated 1 time(s)
FlipFlop axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/vsync_reg has been replicated 1 time(s)
FlipFlop axi_lite_slave_0/vector1/line_controller0/vga_counter1/vsync_reg has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <axi_lite_slave_0> :
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/line_controller0/line_reg1/line_reg[31]_enable>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_enable>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_enable>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_enable>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_enable>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_sx>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_12>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_11>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_10>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_9>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_8>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_7>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_6>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_5>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_4>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_3>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_2>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_1>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_0>.
	Found 31-bit shift register for signal <vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_enable>.
Unit <axi_lite_slave_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1114
 Flip-Flops                                            : 1114
# Shift Registers                                      : 606
 31-bit shift register                                 : 606

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi_lite_slave_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4275
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 334
#      LUT2                        : 476
#      LUT3                        : 545
#      LUT4                        : 713
#      LUT5                        : 37
#      LUT6                        : 618
#      MUXCY                       : 835
#      VCC                         : 1
#      XORCY                       : 648
# FlipFlops/Latches                : 1720
#      FDC                         : 80
#      FDCE                        : 192
#      FDE                         : 1212
#      FDP                         : 109
#      FDPE                        : 66
#      FDR                         : 61
# RAMS                             : 6
#      RAMB16BWER                  : 6
# Shift Registers                  : 606
#      SRLC32E                     : 606

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1720  out of  18224     9%  
 Number of Slice LUTs:                 3396  out of   9112    37%  
    Number used as Logic:              2790  out of   9112    30%  
    Number used as Memory:              606  out of   2176    27%  
       Number used as SRL:              606

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4130
   Number with an unused Flip Flop:    2410  out of   4130    58%  
   Number with an unused LUT:           734  out of   4130    17%  
   Number of fully used LUT-FF pairs:   986  out of   4130    23%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                         164
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                      | Load  |
-----------------------------------+--------------------------------------------+-------+
ACLK                               | NONE(axi_lite_slave_0/vga_sync_delay_hsync)| 2332  |
-----------------------------------+--------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.849ns (Maximum Frequency: 170.977MHz)
   Minimum input arrival time before clock: 2.726ns
   Maximum output required time after clock: 3.556ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 5.849ns (frequency: 170.977MHz)
  Total number of paths / destination ports: 170418 / 4028
-------------------------------------------------------------------------
Delay:               5.849ns (Levels of Logic = 10)
  Source:            axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0 (FF)
  Destination:       axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st (RAM)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0 to axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0 (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0)
     LUT4:I1->O            1   0.205   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_lut<0> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<0> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<1> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<2> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<3> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<4> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<5> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<5>)
     MUXCY:CI->O          54   0.213   1.678  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<6> (vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mcompar_YPLUSONE[12]_INPUT_y0[12]_LessThan_2_o_cy<6>)
     LUT5:I3->O            2   0.203   0.617  vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_comp1/Mmux_LINE_OUT11 (vector1/line_lineouts<4>)
     LUT6:I5->O            4   0.205   0.683  vector1/GEN_PIXELROW_BRAM[2].bramX/Mmux_bram_wea11 (vector1/GEN_PIXELROW_BRAM[2].bramX/bram_wea)
     RAMB16BWER:WEA3           0.300          vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st
    ----------------------------------------
    Total                      5.849ns (1.840ns logic, 4.009ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 646 / 644
-------------------------------------------------------------------------
Offset:              2.726ns (Levels of Logic = 2)
  Source:            ARESETN (PAD)
  Destination:       axi_lite_slave_0/vga_sync_delay_hsync (FF)
  Destination Clock: ACLK rising

  Data Path: ARESETN to axi_lite_slave_0/vga_sync_delay_hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'axi_lite_slave_0:ARESETN'
     INV:I->O            512   0.206   2.090  ARESETN_inv1_INV_0 (ARESETN_inv)
     FDR:R                     0.430          vga_sync_delay_hsync
    ----------------------------------------
    Total                      2.726ns (0.636ns logic, 2.090ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 750 / 45
-------------------------------------------------------------------------
Offset:              3.556ns (Levels of Logic = 4)
  Source:            axi_lite_slave_0/vga1/y_reg_4 (FF)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      ACLK rising

  Data Path: axi_lite_slave_0/vga1/y_reg_4 to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  vga1/y_reg_4 (vga1/y_reg_4)
     LUT6:I0->O            1   0.203   0.808  vga1/ENABLE1 (vga1/ENABLE)
     LUT6:I3->O            1   0.205   0.580  vga1/ENABLE2 (vga1/ENABLE1)
     LUT5:I4->O            1   0.205   0.000  vga1/ENABLE5 (S_AXI_RDATA<0>)
     end scope: 'axi_lite_slave_0:S_AXI_RDATA<0>'
    ----------------------------------------
    Total                      3.556ns (1.060ns logic, 2.496ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    5.849|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.87 secs
 
--> 

Total memory usage is 393072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :   16 (   0 filtered)

