{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499041439988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499041439988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 08:23:59 2017 " "Processing started: Mon Jul 03 08:23:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499041439988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499041439988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499041439988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499041440658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_freq_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_freq_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Freq_top_tb " "Found entity 1: Digital_Freq_top_tb" {  } { { "Digital_Freq_top_tb.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top_tb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file pro_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "pro_nios.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pro_nios.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_002 " "Found entity 2: cpu_mm_interconnect_0_id_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_001 " "Found entity 2: cpu_mm_interconnect_0_id_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router " "Found entity 2: cpu_mm_interconnect_0_id_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router_001 " "Found entity 2: cpu_mm_interconnect_0_addr_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router " "Found entity 2: cpu_mm_interconnect_0_addr_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_freq_a.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_freq_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_Freq_a " "Found entity 1: cpu_Freq_a" {  } { { "cpu/synthesis/submodules/cpu_Freq_a.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_Freq_a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_uart_tx " "Found entity 1: cpu_uart_tx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_uart_rx_stimulus_source " "Found entity 2: cpu_uart_rx_stimulus_source" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_uart_rx " "Found entity 3: cpu_uart_rx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_uart_regs " "Found entity 4: cpu_uart_regs" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_uart " "Found entity 5: cpu_uart" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sysid0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid0 " "Found entity 1: cpu_sysid0" {  } { { "cpu/synthesis/submodules/cpu_sysid0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sysid0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(234) " "Verilog HDL warning at cpu_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499041440928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(235) " "Verilog HDL warning at cpu_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499041440928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_test_component_ram_module " "Found entity 1: cpu_sdram_test_component_ram_module" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram_test_component " "Found entity 2: cpu_sdram_test_component" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_timer_10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer_10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_10ms " "Found entity 1: cpu_timer_10ms" {  } { { "cpu/synthesis/submodules/cpu_timer_10ms.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_timer_10ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041440938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041440938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_ic_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_ic_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_bht_module " "Found entity 3: cpu_cpu_bht_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_dc_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_dc_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_dc_victim_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_ociram_sp_ram_module " "Found entity 10: cpu_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_nios2_ocimem " "Found entity 11: cpu_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_nios2_avalon_reg " "Found entity 12: cpu_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_nios2_oci_break " "Found entity 13: cpu_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_nios2_oci_xbrk " "Found entity 14: cpu_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_nios2_oci_dbrk " "Found entity 15: cpu_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_nios2_oci_itrace " "Found entity 16: cpu_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_nios2_oci_td_mode " "Found entity 17: cpu_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_nios2_oci_dtrace " "Found entity 18: cpu_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_nios2_oci_fifo " "Found entity 22: cpu_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_nios2_oci_pib " "Found entity 23: cpu_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_nios2_oci_im " "Found entity 24: cpu_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_nios2_performance_monitors " "Found entity 25: cpu_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu " "Found entity 27: cpu_cpu" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_cpu_jtag_debug_module_sysclk" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_tck " "Found entity 1: cpu_cpu_jtag_debug_module_tck" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_cpu_jtag_debug_module_wrapper" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_mult_cell " "Found entity 1: cpu_cpu_mult_cell" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_oci_test_bench " "Found entity 1: cpu_cpu_oci_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_test_bench " "Found entity 1: cpu_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_test_bench.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M " "Found entity 1: pll_100M" {  } { { "pll_100M.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_100M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m/pll_100m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m/pll_100m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M_0002 " "Found entity 1: pll_100M_0002" {  } { { "pll_100M/pll_100M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_100M/pll_100M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442308 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction Digital_Freq_top.v(37) " "Verilog HDL syntax error at Digital_Freq_top.v(37) near text \")\";  expecting a direction" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1499041442318 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Digital_Freq_top Digital_Freq_top.v(13) " "Ignored design unit \"Digital_Freq_top\" at Digital_Freq_top.v(13) due to previous errors" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1499041442318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_freq_top.v 0 0 " "Found 0 design units, including 0 entities, in source file digital_freq_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duty_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file duty_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Duty_Cycle " "Found entity 1: Duty_Cycle" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_check " "Found entity 1: Freq_check" {  } { { "Freq_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Freq_check.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_period_check.v 1 1 " "Found 1 design units, including 1 entities, in source file time_period_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_period_check " "Found entity 1: Time_period_check" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200M " "Found entity 1: pll_200M" {  } { { "pll_200M.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200m/pll_200m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200m/pll_200m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200M_0002 " "Found entity 1: pll_200M_0002" {  } { { "pll_200M/pll_200M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041442338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041442338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg " "Generated suppressed messages file E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499041442398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499041442498 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 03 08:24:02 2017 " "Processing ended: Mon Jul 03 08:24:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499041442498 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499041442498 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499041442498 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499041442498 ""}
