//
//Written by GowinSynthesis
//Tool Version "V1.9.10.02"
//Fri Nov  8 21:37:16 2024

//Source file index table:
//file0 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/WM8960_Init/I2C_Init_Dev.v"
//file1 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/WM8960_Init/WM8960_Init.v"
//file2 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/WM8960_Init/i2c_bit_shift.v"
//file3 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/WM8960_Init/i2c_control.v"
//file4 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/WM8960_Init/wm8960_init_table.v"
//file5 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/distortion.v"
//file6 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/fifo/async_fifo.v"
//file7 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/fifo/async_fifo_ctrl.v"
//file8 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/fifo/dpram.v"
//file9 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/gowin_pll/gowin_pll.v"
//file10 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/i2s/i2s_rx.v"
//file11 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/i2s/i2s_tx.v"
//file12 "\C:/Users/Asus/Desktop/git_file/gowin_fpga/distortion/src/top/audio_lookback.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk_d,
  I2S_MCLK_d
)
;
input clk_d;
output I2S_MCLK_d;
wire lock;
wire clkout1;
wire clkout2;
wire clkout3;
wire clkout4;
wire clkout5;
wire clkout6;
wire clkfbout;
wire [7:0] MDRDO;
wire VCC;
wire GND;
  PLLA PLLA_inst (
    .MDRDO(MDRDO[7:0]),
    .LOCK(lock),
    .CLKOUT0(I2S_MCLK_d),
    .CLKOUT1(clkout1),
    .CLKOUT2(clkout2),
    .CLKOUT3(clkout3),
    .CLKOUT4(clkout4),
    .CLKOUT5(clkout5),
    .CLKOUT6(clkout6),
    .CLKFBOUT(clkfbout),
    .CLKIN(clk_d),
    .CLKFB(GND),
    .RESET(GND),
    .PLLPWD(GND),
    .RESET_I(GND),
    .RESET_O(GND),
    .PSSEL({GND,GND,GND}),
    .PSDIR(GND),
    .PSPULSE(GND),
    .SSCPOL(GND),
    .SSCON(GND),
    .SSCMDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .SSCMDSEL_FRAC({GND,GND,GND}),
    .MDCLK(GND),
    .MDOPC({GND,GND}),
    .MDAINC(GND),
    .MDWDI({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam PLLA_inst.CLK0_IN_SEL=1'b0;
defparam PLLA_inst.CLK0_OUT_SEL=1'b0;
defparam PLLA_inst.CLK1_IN_SEL=1'b0;
defparam PLLA_inst.CLK1_OUT_SEL=1'b0;
defparam PLLA_inst.CLK2_IN_SEL=1'b0;
defparam PLLA_inst.CLK2_OUT_SEL=1'b0;
defparam PLLA_inst.CLK3_IN_SEL=1'b0;
defparam PLLA_inst.CLK3_OUT_SEL=1'b0;
defparam PLLA_inst.CLK4_IN_SEL=2'b00;
defparam PLLA_inst.CLK4_OUT_SEL=1'b0;
defparam PLLA_inst.CLK5_IN_SEL=1'b0;
defparam PLLA_inst.CLK5_OUT_SEL=1'b0;
defparam PLLA_inst.CLK6_IN_SEL=1'b0;
defparam PLLA_inst.CLK6_OUT_SEL=1'b0;
defparam PLLA_inst.CLKFB_SEL="INTERNAL";
defparam PLLA_inst.CLKOUT0_DT_DIR=1'b1;
defparam PLLA_inst.CLKOUT0_DT_STEP=0;
defparam PLLA_inst.CLKOUT0_EN="TRUE";
defparam PLLA_inst.CLKOUT0_PE_COARSE=0;
defparam PLLA_inst.CLKOUT0_PE_FINE=0;
defparam PLLA_inst.CLKOUT1_DT_DIR=1'b1;
defparam PLLA_inst.CLKOUT1_DT_STEP=0;
defparam PLLA_inst.CLKOUT1_EN="FALSE";
defparam PLLA_inst.CLKOUT1_PE_COARSE=0;
defparam PLLA_inst.CLKOUT1_PE_FINE=0;
defparam PLLA_inst.CLKOUT2_DT_DIR=1'b1;
defparam PLLA_inst.CLKOUT2_DT_STEP=0;
defparam PLLA_inst.CLKOUT2_EN="FALSE";
defparam PLLA_inst.CLKOUT2_PE_COARSE=0;
defparam PLLA_inst.CLKOUT2_PE_FINE=0;
defparam PLLA_inst.CLKOUT3_DT_DIR=1'b1;
defparam PLLA_inst.CLKOUT3_DT_STEP=0;
defparam PLLA_inst.CLKOUT3_EN="FALSE";
defparam PLLA_inst.CLKOUT3_PE_COARSE=0;
defparam PLLA_inst.CLKOUT3_PE_FINE=0;
defparam PLLA_inst.CLKOUT4_EN="FALSE";
defparam PLLA_inst.CLKOUT4_PE_COARSE=0;
defparam PLLA_inst.CLKOUT4_PE_FINE=0;
defparam PLLA_inst.CLKOUT5_EN="FALSE";
defparam PLLA_inst.CLKOUT5_PE_COARSE=0;
defparam PLLA_inst.CLKOUT5_PE_FINE=0;
defparam PLLA_inst.CLKOUT6_EN="FALSE";
defparam PLLA_inst.CLKOUT6_PE_COARSE=0;
defparam PLLA_inst.CLKOUT6_PE_FINE=0;
defparam PLLA_inst.DE0_EN="FALSE";
defparam PLLA_inst.DE1_EN="FALSE";
defparam PLLA_inst.DE2_EN="FALSE";
defparam PLLA_inst.DE3_EN="FALSE";
defparam PLLA_inst.DE4_EN="FALSE";
defparam PLLA_inst.DE5_EN="FALSE";
defparam PLLA_inst.DE6_EN="FALSE";
defparam PLLA_inst.DYN_DPA_EN="FALSE";
defparam PLLA_inst.DYN_PE0_SEL="FALSE";
defparam PLLA_inst.DYN_PE1_SEL="FALSE";
defparam PLLA_inst.DYN_PE2_SEL="FALSE";
defparam PLLA_inst.DYN_PE3_SEL="FALSE";
defparam PLLA_inst.DYN_PE4_SEL="FALSE";
defparam PLLA_inst.DYN_PE5_SEL="FALSE";
defparam PLLA_inst.DYN_PE6_SEL="FALSE";
defparam PLLA_inst.FBDIV_SEL=1;
defparam PLLA_inst.FCLKIN="50";
defparam PLLA_inst.ICP_SEL=6'bXXXXXX;
defparam PLLA_inst.IDIV_SEL=1;
defparam PLLA_inst.LPF_CAP=2'b00;
defparam PLLA_inst.LPF_RES=3'bXXX;
defparam PLLA_inst.MDIV_FRAC_SEL=0;
defparam PLLA_inst.MDIV_SEL=18;
defparam PLLA_inst.ODIV0_FRAC_SEL=0;
defparam PLLA_inst.ODIV0_SEL=75;
defparam PLLA_inst.ODIV1_SEL=8;
defparam PLLA_inst.ODIV2_SEL=8;
defparam PLLA_inst.ODIV3_SEL=8;
defparam PLLA_inst.ODIV4_SEL=8;
defparam PLLA_inst.ODIV5_SEL=8;
defparam PLLA_inst.ODIV6_SEL=8;
defparam PLLA_inst.RESET_I_EN="FALSE";
defparam PLLA_inst.RESET_O_EN="FALSE";
defparam PLLA_inst.SSC_EN="FALSE";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module wm8960_init_table (
  clk_d,
  cnt,
  lut
)
;
input clk_d;
input [4:0] cnt;
output [15:0] lut;
wire [31:16] DO;
wire VCC;
wire GND;
  pROM lut_0_s (
    .DO({DO[31:16],lut[15:0]}),
    .CLK(clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,GND,GND,GND,cnt[4:0],GND,GND,VCC,VCC}) 
);
defparam lut_0_s.BIT_WIDTH=16;
defparam lut_0_s.INIT_RAM_00=256'h120011C4682808050E42580A5650077905790A004B0045005E0C35E132FC1E00;
defparam lut_0_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam lut_0_s.READ_MODE=1'b0;
defparam lut_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* wm8960_init_table */
module i2c_bit_shift (
  clk_d,
  n10_6,
  Go,
  iic_0_sda_in,
  reset_n_d,
  Tx_DATA,
  Cmd_0,
  Cmd_1,
  Cmd_3,
  Cmd_4,
  ack_o_Z,
  iic_0_scl_d,
  Trans_Done_Z,
  i2c_sdat_o,
  i2c_sdat_6
)
;
input clk_d;
input n10_6;
input Go;
input iic_0_sda_in;
input reset_n_d;
input [7:0] Tx_DATA;
input Cmd_0;
input Cmd_1;
input Cmd_3;
input Cmd_4;
output ack_o_Z;
output iic_0_scl_d;
output Trans_Done_Z;
output i2c_sdat_o;
output i2c_sdat_6;
wire n202_20;
wire n202_21;
wire n202_22;
wire n202_23;
wire i2c_sclk_5;
wire i2c_sdat_o_9;
wire n501_28;
wire n485_17;
wire n488_16;
wire n490_19;
wire n491_19;
wire n492_17;
wire n493_17;
wire n494_17;
wire n502_22;
wire n484_20;
wire n495_25;
wire n496_23;
wire n497_23;
wire n66_5;
wire n64_5;
wire n694_5;
wire n484_21;
wire i2c_sdat_o_10;
wire n501_30;
wire n485_18;
wire n485_19;
wire n488_17;
wire n488_18;
wire n489_17;
wire n489_18;
wire n490_21;
wire n490_22;
wire n491_21;
wire n494_18;
wire n502_23;
wire n502_24;
wire n484_22;
wire n495_26;
wire n496_24;
wire n497_24;
wire n498_24;
wire n65_6;
wire n694_7;
wire i2c_sdat_o_12;
wire n501_31;
wire n501_32;
wire n485_21;
wire n488_20;
wire n491_24;
wire n502_25;
wire n502_26;
wire n502_27;
wire n68_7;
wire n501_33;
wire n501_34;
wire n488_21;
wire n498_26;
wire i2c_sdat_o_14;
wire n492_20;
wire i2c_sclk_8;
wire n489_20;
wire n501_36;
wire n484_25;
wire n68_11;
wire n694_15;
wire n68_13;
wire n490_28;
wire n484_29;
wire n491_33;
wire n488_25;
wire n485_28;
wire n485_30;
wire n67_7;
wire n65_8;
wire n694_17;
wire n499_30;
wire cnt_4_12;
wire i2c_sdat_oe;
wire en_div_cnt;
wire \state.IDLE ;
wire \state.GEN_STA ;
wire \state.WR_DATA ;
wire \state.RD_DATA ;
wire \state.CHECK_ACK ;
wire \state.GEN_ACK ;
wire \state.GEN_STO ;
wire n202_25;
wire n202_27;
wire n202_29;
wire [4:0] div_cnt;
wire [4:0] cnt;
wire VCC;
wire GND;
  LUT3 n202_s24 (
    .F(n202_20),
    .I0(Tx_DATA[7]),
    .I1(Tx_DATA[6]),
    .I2(cnt[2]) 
);
defparam n202_s24.INIT=8'hCA;
  LUT3 n202_s25 (
    .F(n202_21),
    .I0(Tx_DATA[5]),
    .I1(Tx_DATA[4]),
    .I2(cnt[2]) 
);
defparam n202_s25.INIT=8'hCA;
  LUT3 n202_s26 (
    .F(n202_22),
    .I0(Tx_DATA[3]),
    .I1(Tx_DATA[2]),
    .I2(cnt[2]) 
);
defparam n202_s26.INIT=8'hCA;
  LUT3 n202_s27 (
    .F(n202_23),
    .I0(Tx_DATA[1]),
    .I1(Tx_DATA[0]),
    .I2(cnt[2]) 
);
defparam n202_s27.INIT=8'hCA;
  LUT2 i2c_sclk_s3 (
    .F(i2c_sclk_5),
    .I0(i2c_sclk_8),
    .I1(reset_n_d) 
);
defparam i2c_sclk_s3.INIT=4'h4;
  LUT4 i2c_sdat_o_s4 (
    .F(i2c_sdat_o_9),
    .I0(i2c_sdat_o_10),
    .I1(\state.CHECK_ACK ),
    .I2(i2c_sdat_o_14),
    .I3(n694_15) 
);
defparam i2c_sdat_o_s4.INIT=16'h7000;
  LUT4 n501_s24 (
    .F(n501_28),
    .I0(i2c_sdat_o_10),
    .I1(n501_36),
    .I2(n501_30),
    .I3(n694_15) 
);
defparam n501_s24.INIT=16'h1F00;
  LUT3 n485_s13 (
    .F(n485_17),
    .I0(\state.IDLE ),
    .I1(n485_18),
    .I2(n485_19) 
);
defparam n485_s13.INIT=8'hFE;
  LUT4 n488_s12 (
    .F(n488_16),
    .I0(n484_21),
    .I1(n488_17),
    .I2(n488_18),
    .I3(\state.IDLE ) 
);
defparam n488_s12.INIT=16'h4F44;
  LUT4 n490_s15 (
    .F(n490_19),
    .I0(n490_28),
    .I1(\state.WR_DATA ),
    .I2(n490_21),
    .I3(n490_22) 
);
defparam n490_s15.INIT=16'hFFF4;
  LUT4 n491_s15 (
    .F(n491_19),
    .I0(n501_36),
    .I1(n491_33),
    .I2(\state.RD_DATA ),
    .I3(n491_21) 
);
defparam n491_s15.INIT=16'hFF70;
  LUT4 n492_s13 (
    .F(n492_17),
    .I0(\state.WR_DATA ),
    .I1(n491_33),
    .I2(\state.CHECK_ACK ),
    .I3(n492_20) 
);
defparam n492_s13.INIT=16'h00F8;
  LUT4 n493_s13 (
    .F(n493_17),
    .I0(\state.RD_DATA ),
    .I1(n491_33),
    .I2(\state.GEN_ACK ),
    .I3(n492_20) 
);
defparam n493_s13.INIT=16'h00F8;
  LUT3 n494_s13 (
    .F(n494_17),
    .I0(n492_20),
    .I1(\state.GEN_STO ),
    .I2(n494_18) 
);
defparam n494_s13.INIT=8'hF4;
  LUT3 n502_s18 (
    .F(n502_22),
    .I0(n502_23),
    .I1(iic_0_scl_d),
    .I2(n502_24) 
);
defparam n502_s18.INIT=8'hF4;
  LUT4 n484_s14 (
    .F(n484_20),
    .I0(n484_22),
    .I1(n484_29),
    .I2(Trans_Done_Z),
    .I3(n484_21) 
);
defparam n484_s14.INIT=16'h00F4;
  LUT3 n495_s20 (
    .F(n495_25),
    .I0(cnt[4]),
    .I1(n495_26),
    .I2(cnt_4_12) 
);
defparam n495_s20.INIT=8'h60;
  LUT4 n496_s18 (
    .F(n496_23),
    .I0(cnt[2]),
    .I1(n496_24),
    .I2(cnt[3]),
    .I3(cnt_4_12) 
);
defparam n496_s18.INIT=16'h7800;
  LUT2 n497_s18 (
    .F(n497_23),
    .I0(cnt_4_12),
    .I1(n497_24) 
);
defparam n497_s18.INIT=4'h8;
  LUT4 n66_s1 (
    .F(n66_5),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(n68_11) 
);
defparam n66_s1.INIT=16'h7800;
  LUT4 n64_s1 (
    .F(n64_5),
    .I0(div_cnt[3]),
    .I1(n65_6),
    .I2(div_cnt[4]),
    .I3(n68_11) 
);
defparam n64_s1.INIT=16'hF800;
  LUT4 n694_s2 (
    .F(n694_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(\state.CHECK_ACK ),
    .I3(i2c_sdat_o_10) 
);
defparam n694_s2.INIT=16'h4000;
  LUT3 n484_s15 (
    .F(n484_21),
    .I0(\state.GEN_STO ),
    .I1(\state.CHECK_ACK ),
    .I2(\state.GEN_ACK ) 
);
defparam n484_s15.INIT=8'h01;
  LUT3 i2c_sdat_o_s5 (
    .F(i2c_sdat_o_10),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]) 
);
defparam i2c_sdat_o_s5.INIT=8'h01;
  LUT3 n501_s26 (
    .F(n501_30),
    .I0(n501_31),
    .I1(i2c_sdat_o),
    .I2(n501_32) 
);
defparam n501_s26.INIT=8'h0B;
  LUT4 n485_s14 (
    .F(n485_18),
    .I0(\state.RD_DATA ),
    .I1(\state.WR_DATA ),
    .I2(n485_30),
    .I3(i2c_sdat_oe) 
);
defparam n485_s14.INIT=16'hCEC0;
  LUT4 n485_s15 (
    .F(n485_19),
    .I0(\state.CHECK_ACK ),
    .I1(n485_21),
    .I2(n485_28),
    .I3(i2c_sdat_oe) 
);
defparam n485_s15.INIT=16'h3B30;
  LUT4 n488_s13 (
    .F(n488_17),
    .I0(\state.GEN_STO ),
    .I1(Cmd_3),
    .I2(\state.IDLE ),
    .I3(n484_29) 
);
defparam n488_s13.INIT=16'hBBF0;
  LUT4 n488_s14 (
    .F(n488_18),
    .I0(n491_33),
    .I1(n489_17),
    .I2(n488_25),
    .I3(n488_20) 
);
defparam n488_s14.INIT=16'h0E00;
  LUT2 n489_s13 (
    .F(n489_17),
    .I0(\state.WR_DATA ),
    .I1(\state.RD_DATA ) 
);
defparam n489_s13.INIT=4'h1;
  LUT4 n489_s14 (
    .F(n489_18),
    .I0(Go),
    .I1(\state.IDLE ),
    .I2(Cmd_1),
    .I3(n488_25) 
);
defparam n489_s14.INIT=16'h007F;
  LUT4 n490_s17 (
    .F(n490_21),
    .I0(Cmd_1),
    .I1(Cmd_0),
    .I2(Go),
    .I3(\state.IDLE ) 
);
defparam n490_s17.INIT=16'h4000;
  LUT4 n490_s18 (
    .F(n490_22),
    .I0(Cmd_0),
    .I1(n484_29),
    .I2(\state.WR_DATA ),
    .I3(\state.GEN_STA ) 
);
defparam n490_s18.INIT=16'hF800;
  LUT4 n491_s17 (
    .F(n491_21),
    .I0(\state.GEN_STA ),
    .I1(n491_24),
    .I2(Cmd_0),
    .I3(n488_25) 
);
defparam n491_s17.INIT=16'h0C0E;
  LUT4 n494_s14 (
    .F(n494_18),
    .I0(\state.GEN_ACK ),
    .I1(\state.CHECK_ACK ),
    .I2(Cmd_3),
    .I3(n484_29) 
);
defparam n494_s14.INIT=16'hE000;
  LUT4 n502_s19 (
    .F(n502_23),
    .I0(\state.GEN_STO ),
    .I1(n694_15),
    .I2(i2c_sclk_8),
    .I3(n502_25) 
);
defparam n502_s19.INIT=16'h00F4;
  LUT4 n502_s20 (
    .F(n502_24),
    .I0(n484_21),
    .I1(n502_26),
    .I2(n502_27),
    .I3(n694_15) 
);
defparam n502_s20.INIT=16'hF100;
  LUT2 n484_s16 (
    .F(n484_22),
    .I0(\state.GEN_STO ),
    .I1(Cmd_3) 
);
defparam n484_s16.INIT=4'h4;
  LUT4 n495_s21 (
    .F(n495_26),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam n495_s21.INIT=16'h8000;
  LUT2 n496_s19 (
    .F(n496_24),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n496_s19.INIT=4'h8;
  LUT4 n497_s19 (
    .F(n497_24),
    .I0(i2c_sdat_o_10),
    .I1(n489_17),
    .I2(cnt[2]),
    .I3(n496_24) 
);
defparam n497_s19.INIT=16'h0770;
  LUT2 n498_s19 (
    .F(n498_24),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n498_s19.INIT=4'h6;
  LUT3 n65_s2 (
    .F(n65_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]) 
);
defparam n65_s2.INIT=8'h80;
  LUT2 n694_s4 (
    .F(n694_7),
    .I0(div_cnt[0]),
    .I1(n68_7) 
);
defparam n694_s4.INIT=4'h4;
  LUT2 i2c_sdat_o_s7 (
    .F(i2c_sdat_o_12),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam i2c_sdat_o_s7.INIT=4'h1;
  LUT4 n501_s27 (
    .F(n501_31),
    .I0(Cmd_4),
    .I1(i2c_sdat_o_12),
    .I2(\state.GEN_ACK ),
    .I3(n501_33) 
);
defparam n501_s27.INIT=16'h008F;
  LUT4 n501_s28 (
    .F(n501_32),
    .I0(n501_34),
    .I1(\state.GEN_STO ),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n501_s28.INIT=16'h0C05;
  LUT3 n485_s17 (
    .F(n485_21),
    .I0(\state.GEN_STO ),
    .I1(\state.GEN_ACK ),
    .I2(\state.GEN_STA ) 
);
defparam n485_s17.INIT=8'h01;
  LUT4 n488_s16 (
    .F(n488_20),
    .I0(Cmd_0),
    .I1(Cmd_1),
    .I2(Cmd_4),
    .I3(Go) 
);
defparam n488_s16.INIT=16'hFE00;
  LUT4 n491_s20 (
    .F(n491_24),
    .I0(Cmd_1),
    .I1(Go),
    .I2(Cmd_4),
    .I3(\state.IDLE ) 
);
defparam n491_s20.INIT=16'h4000;
  LUT3 n502_s21 (
    .F(n502_25),
    .I0(\state.GEN_STA ),
    .I1(\state.WR_DATA ),
    .I2(cnt[0]) 
);
defparam n502_s21.INIT=8'h0E;
  LUT4 n502_s22 (
    .F(n502_26),
    .I0(\state.GEN_STO ),
    .I1(n496_24),
    .I2(i2c_sdat_o_12),
    .I3(i2c_sdat_o_10) 
);
defparam n502_s22.INIT=16'hF400;
  LUT4 n502_s23 (
    .F(n502_27),
    .I0(i2c_sdat_o_10),
    .I1(n489_17),
    .I2(\state.GEN_STA ),
    .I3(n498_24) 
);
defparam n502_s23.INIT=16'hF350;
  LUT4 n68_s3 (
    .F(n68_7),
    .I0(div_cnt[1]),
    .I1(div_cnt[2]),
    .I2(div_cnt[3]),
    .I3(div_cnt[4]) 
);
defparam n68_s3.INIT=16'h8000;
  LUT3 n501_s29 (
    .F(n501_33),
    .I0(\state.GEN_STA ),
    .I1(\state.GEN_STO ),
    .I2(cnt[0]) 
);
defparam n501_s29.INIT=8'hE0;
  LUT3 n501_s30 (
    .F(n501_34),
    .I0(n202_29),
    .I1(\state.WR_DATA ),
    .I2(\state.GEN_STA ) 
);
defparam n501_s30.INIT=8'h07;
  LUT4 n488_s17 (
    .F(n488_21),
    .I0(Cmd_4),
    .I1(Cmd_0),
    .I2(i2c_sdat_o_10),
    .I3(n496_24) 
);
defparam n488_s17.INIT=16'hE000;
  LUT3 n498_s20 (
    .F(n498_26),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt_4_12) 
);
defparam n498_s20.INIT=8'h60;
  LUT4 i2c_sdat_o_s8 (
    .F(i2c_sdat_o_14),
    .I0(n501_36),
    .I1(cnt[0]),
    .I2(cnt[1]),
    .I3(\state.WR_DATA ) 
);
defparam i2c_sdat_o_s8.INIT=16'h0355;
  LUT4 n492_s15 (
    .F(n492_20),
    .I0(\state.WR_DATA ),
    .I1(\state.RD_DATA ),
    .I2(n488_25),
    .I3(n484_29) 
);
defparam n492_s15.INIT=16'h0100;
  LUT4 i2c_sclk_s5 (
    .F(i2c_sclk_8),
    .I0(\state.GEN_STA ),
    .I1(n484_21),
    .I2(\state.WR_DATA ),
    .I3(\state.RD_DATA ) 
);
defparam i2c_sclk_s5.INIT=16'h0004;
  LUT4 n489_s15 (
    .F(n489_20),
    .I0(\state.WR_DATA ),
    .I1(\state.RD_DATA ),
    .I2(\state.GEN_STA ),
    .I3(n489_18) 
);
defparam n489_s15.INIT=16'hE0FF;
  LUT4 n501_s31 (
    .F(n501_36),
    .I0(\state.GEN_STA ),
    .I1(\state.GEN_STO ),
    .I2(\state.CHECK_ACK ),
    .I3(\state.GEN_ACK ) 
);
defparam n501_s31.INIT=16'h0001;
  LUT4 n484_s18 (
    .F(n484_25),
    .I0(\state.IDLE ),
    .I1(\state.GEN_STO ),
    .I2(\state.CHECK_ACK ),
    .I3(\state.GEN_ACK ) 
);
defparam n484_s18.INIT=16'hFFFE;
  LUT2 n68_s5 (
    .F(n68_11),
    .I0(n68_7),
    .I1(en_div_cnt) 
);
defparam n68_s5.INIT=4'h4;
  LUT2 n694_s10 (
    .F(n694_15),
    .I0(n68_7),
    .I1(div_cnt[0]) 
);
defparam n694_s10.INIT=4'h2;
  LUT3 n68_s6 (
    .F(n68_13),
    .I0(n68_7),
    .I1(en_div_cnt),
    .I2(div_cnt[0]) 
);
defparam n68_s6.INIT=8'h04;
  LUT4 n490_s21 (
    .F(n490_28),
    .I0(n694_7),
    .I1(n484_21),
    .I2(cnt[4]),
    .I3(n495_26) 
);
defparam n490_s21.INIT=16'h8000;
  LUT4 n484_s20 (
    .F(n484_29),
    .I0(div_cnt[0]),
    .I1(n68_7),
    .I2(i2c_sdat_o_10),
    .I3(n496_24) 
);
defparam n484_s20.INIT=16'h4000;
  LUT4 n491_s25 (
    .F(n491_33),
    .I0(n68_7),
    .I1(div_cnt[0]),
    .I2(cnt[4]),
    .I3(n495_26) 
);
defparam n491_s25.INIT=16'h2000;
  LUT4 n488_s19 (
    .F(n488_25),
    .I0(n68_7),
    .I1(n488_21),
    .I2(\state.GEN_STA ),
    .I3(div_cnt[0]) 
);
defparam n488_s19.INIT=16'hF070;
  LUT4 n485_s21 (
    .F(n485_28),
    .I0(i2c_sdat_o_10),
    .I1(n68_7),
    .I2(i2c_sdat_o_12),
    .I3(div_cnt[0]) 
);
defparam n485_s21.INIT=16'h0080;
  LUT4 n485_s22 (
    .F(n485_30),
    .I0(n68_7),
    .I1(div_cnt[0]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n485_s22.INIT=16'h0002;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(n68_7),
    .I3(en_div_cnt) 
);
defparam n67_s2.INIT=16'h0600;
  LUT4 n65_s3 (
    .F(n65_8),
    .I0(div_cnt[3]),
    .I1(n65_6),
    .I2(n68_7),
    .I3(en_div_cnt) 
);
defparam n65_s3.INIT=16'h0600;
  LUT3 n694_s11 (
    .F(n694_17),
    .I0(n68_7),
    .I1(div_cnt[0]),
    .I2(n694_5) 
);
defparam n694_s11.INIT=8'h20;
  LUT4 n499_s22 (
    .F(n499_30),
    .I0(cnt[0]),
    .I1(i2c_sclk_8),
    .I2(n68_7),
    .I3(div_cnt[0]) 
);
defparam n499_s22.INIT=16'hAA9A;
  LUT3 cnt_4_s5 (
    .F(cnt_4_12),
    .I0(i2c_sclk_8),
    .I1(n68_7),
    .I2(div_cnt[0]) 
);
defparam cnt_4_s5.INIT=8'h04;
  DFFCE div_cnt_4_s0 (
    .Q(div_cnt[4]),
    .D(n64_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE div_cnt_3_s0 (
    .Q(div_cnt[3]),
    .D(n65_8),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE div_cnt_2_s0 (
    .Q(div_cnt[2]),
    .D(n66_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE div_cnt_1_s0 (
    .Q(div_cnt[1]),
    .D(n67_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE div_cnt_0_s0 (
    .Q(div_cnt[0]),
    .D(n68_13),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE i2c_sdat_oe_s0 (
    .Q(i2c_sdat_oe),
    .D(n485_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE en_div_cnt_s0 (
    .Q(en_div_cnt),
    .D(Go),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(\state.IDLE ) 
);
  DFFCE ack_o_s0 (
    .Q(ack_o_Z),
    .D(iic_0_sda_in),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n694_17) 
);
  DFFPE \state.IDLE_s0  (
    .Q(\state.IDLE ),
    .D(n488_16),
    .CLK(clk_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  DFFCE \state.GEN_STA_s0  (
    .Q(\state.GEN_STA ),
    .D(n489_20),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.WR_DATA_s0  (
    .Q(\state.WR_DATA ),
    .D(n490_19),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.RD_DATA_s0  (
    .Q(\state.RD_DATA ),
    .D(n491_19),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.CHECK_ACK_s0  (
    .Q(\state.CHECK_ACK ),
    .D(n492_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.GEN_ACK_s0  (
    .Q(\state.GEN_ACK ),
    .D(n493_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.GEN_STO_s0  (
    .Q(\state.GEN_STO ),
    .D(n494_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFRE i2c_sclk_s0 (
    .Q(iic_0_scl_d),
    .D(n502_22),
    .CLK(clk_d),
    .RESET(GND),
    .CE(i2c_sclk_5) 
);
  DFFCE Trans_Done_s2 (
    .Q(Trans_Done_Z),
    .D(n484_20),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n484_25) 
);
defparam Trans_Done_s2.INIT=1'b0;
  DFFCE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n495_25),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_4_12) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFCE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n496_23),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_4_12) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFCE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n497_23),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_4_12) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFCE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n498_26),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_4_12) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFPE i2c_sdat_o_s2 (
    .Q(i2c_sdat_o),
    .D(n501_28),
    .CLK(clk_d),
    .PRESET(n10_6),
    .CE(i2c_sdat_o_9) 
);
defparam i2c_sdat_o_s2.INIT=1'b1;
  DFFCE cnt_0_s3 (
    .Q(cnt[0]),
    .D(n499_30),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
defparam cnt_0_s3.INIT=1'b0;
  MUX2_LUT5 n202_s22 (
    .O(n202_25),
    .I0(n202_20),
    .I1(n202_21),
    .S0(cnt[3]) 
);
  MUX2_LUT5 n202_s23 (
    .O(n202_27),
    .I0(n202_22),
    .I1(n202_23),
    .S0(cnt[3]) 
);
  MUX2_LUT6 n202_s21 (
    .O(n202_29),
    .I0(n202_25),
    .I1(n202_27),
    .S0(cnt[4]) 
);
  INV i2c_sdat_s3 (
    .O(i2c_sdat_6),
    .I(i2c_sdat_oe) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2c_bit_shift */
module i2c_control (
  clk_d,
  n10_6,
  wrreg_req,
  reset_n_d,
  iic_0_sda_in,
  lut,
  RW_Done_Z,
  ack_Z,
  iic_0_scl_d,
  i2c_sdat_o,
  i2c_sdat_6
)
;
input clk_d;
input n10_6;
input wrreg_req;
input reset_n_d;
input iic_0_sda_in;
input [15:0] lut;
output RW_Done_Z;
output ack_Z;
output iic_0_scl_d;
output i2c_sdat_o;
output i2c_sdat_6;
wire n244_3;
wire n266_12;
wire n248_12;
wire n250_10;
wire n257_12;
wire n262_12;
wire n268_11;
wire n270_12;
wire n272_11;
wire n274_12;
wire n280_11;
wire n282_11;
wire n286_11;
wire n293_17;
wire n236_15;
wire n238_15;
wire n252_13;
wire ack_8;
wire n242_21;
wire n288_17;
wire n284_17;
wire n278_17;
wire n276_17;
wire n248_14;
wire n250_11;
wire n250_12;
wire n250_13;
wire n262_13;
wire n268_13;
wire n272_13;
wire n272_14;
wire n280_12;
wire n280_13;
wire n282_12;
wire n282_13;
wire n286_12;
wire n286_13;
wire n290_12;
wire n290_13;
wire n238_16;
wire Tx_DATA_7_9;
wire Tx_DATA_6_9;
wire Tx_DATA_3_9;
wire Tx_DATA_1_9;
wire ack_9;
wire n288_18;
wire n262_14;
wire Tx_DATA_7_11;
wire Tx_DATA_6_10;
wire Tx_DATA_3_10;
wire Tx_DATA_1_10;
wire RW_Done_6;
wire n248_17;
wire cnt_7_12;
wire Tx_DATA_1_12;
wire Tx_DATA_3_12;
wire Tx_DATA_6_12;
wire Tx_DATA_7_13;
wire n248_19;
wire n272_16;
wire n266_17;
wire n240_17;
wire n257_15;
wire n293_22;
wire n268_15;
wire n290_15;
wire cnt_7_14;
wire \state.WAIT_WR_DONE_11 ;
wire \state.WAIT_RD_DONE_11 ;
wire \state.WR_REG ;
wire \state.RD_REG ;
wire \state.WR_REG_DONE ;
wire \state.RD_REG_DONE ;
wire \state.IDLE ;
wire Go;
wire \state.WAIT_WR_DONE ;
wire \state.WAIT_RD_DONE ;
wire ack_o_Z;
wire Trans_Done_Z;
wire [2:0] cnt;
wire [4:0] Cmd;
wire [7:0] Tx_DATA;
wire VCC;
wire GND;
  LUT2 n244_s0 (
    .F(n244_3),
    .I0(\state.WR_REG_DONE ),
    .I1(\state.RD_REG_DONE ) 
);
defparam n244_s0.INIT=4'hE;
  LUT2 n266_s7 (
    .F(n266_12),
    .I0(\state.WR_REG ),
    .I1(\state.RD_REG ) 
);
defparam n266_s7.INIT=4'hE;
  LUT4 n248_s8 (
    .F(n248_12),
    .I0(n248_17),
    .I1(wrreg_req),
    .I2(\state.IDLE ),
    .I3(n248_14) 
);
defparam n248_s8.INIT=16'hB0FF;
  LUT4 n250_s6 (
    .F(n250_10),
    .I0(n250_11),
    .I1(n250_12),
    .I2(\state.WAIT_WR_DONE ),
    .I3(n250_13) 
);
defparam n250_s6.INIT=16'h40FF;
  LUT4 n257_s7 (
    .F(n257_12),
    .I0(\state.WAIT_WR_DONE ),
    .I1(n257_15),
    .I2(\state.WR_REG_DONE ),
    .I3(n248_17) 
);
defparam n257_s7.INIT=16'hF888;
  LUT3 n262_s7 (
    .F(n262_12),
    .I0(n248_17),
    .I1(\state.RD_REG_DONE ),
    .I2(n262_13) 
);
defparam n262_s7.INIT=8'hF8;
  LUT4 n268_s6 (
    .F(n268_11),
    .I0(n250_11),
    .I1(\state.WR_REG ),
    .I2(n268_15),
    .I3(n268_13) 
);
defparam n268_s6.INIT=16'hFFF8;
  LUT4 n270_s7 (
    .F(n270_12),
    .I0(n266_17),
    .I1(Cmd[4]),
    .I2(n266_12),
    .I3(cnt[2]) 
);
defparam n270_s7.INIT=16'hE000;
  LUT4 n272_s6 (
    .F(n272_11),
    .I0(n272_16),
    .I1(n272_13),
    .I2(n272_14),
    .I3(n266_12) 
);
defparam n272_s6.INIT=16'hF400;
  LUT4 n274_s7 (
    .F(n274_12),
    .I0(n272_16),
    .I1(Cmd[0]),
    .I2(cnt[2]),
    .I3(n266_12) 
);
defparam n274_s7.INIT=16'h4F00;
  LUT4 n280_s6 (
    .F(n280_11),
    .I0(n272_14),
    .I1(n280_12),
    .I2(n266_12),
    .I3(n280_13) 
);
defparam n280_s6.INIT=16'hFFB0;
  LUT4 n282_s6 (
    .F(n282_11),
    .I0(n272_14),
    .I1(n282_12),
    .I2(n266_12),
    .I3(n282_13) 
);
defparam n282_s6.INIT=16'hFFB0;
  LUT4 n286_s6 (
    .F(n286_11),
    .I0(n272_14),
    .I1(n286_12),
    .I2(n266_12),
    .I3(n286_13) 
);
defparam n286_s6.INIT=16'hFFB0;
  LUT4 n293_s11 (
    .F(n293_17),
    .I0(Go),
    .I1(n266_17),
    .I2(cnt[2]),
    .I3(n266_12) 
);
defparam n293_s11.INIT=16'hEF00;
  LUT4 n236_s10 (
    .F(n236_15),
    .I0(n257_15),
    .I1(\state.WAIT_WR_DONE ),
    .I2(cnt[2]),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam n236_s10.INIT=16'hFAC0;
  LUT4 n238_s10 (
    .F(n238_15),
    .I0(cnt[0]),
    .I1(n250_12),
    .I2(cnt[1]),
    .I3(n238_16) 
);
defparam n238_s10.INIT=16'h00F8;
  LUT4 n252_s8 (
    .F(n252_13),
    .I0(\state.WAIT_RD_DONE ),
    .I1(n250_12),
    .I2(\state.RD_REG ),
    .I3(n248_17) 
);
defparam n252_s8.INIT=16'hF888;
  LUT4 ack_s6 (
    .F(ack_8),
    .I0(n250_12),
    .I1(ack_9),
    .I2(\state.WAIT_RD_DONE ),
    .I3(cnt_7_12) 
);
defparam ack_s6.INIT=16'h00EF;
  LUT4 n242_s15 (
    .F(n242_21),
    .I0(ack_o_Z),
    .I1(ack_Z),
    .I2(\state.WAIT_RD_DONE ),
    .I3(ack_9) 
);
defparam n242_s15.INIT=16'hFFE0;
  LUT4 n288_s11 (
    .F(n288_17),
    .I0(lut[9]),
    .I1(n288_18),
    .I2(\state.RD_REG ),
    .I3(Tx_DATA_1_9) 
);
defparam n288_s11.INIT=16'hFF80;
  LUT4 n284_s11 (
    .F(n284_17),
    .I0(lut[11]),
    .I1(n288_18),
    .I2(\state.RD_REG ),
    .I3(Tx_DATA_3_9) 
);
defparam n284_s11.INIT=16'hFF80;
  LUT4 n278_s11 (
    .F(n278_17),
    .I0(lut[14]),
    .I1(n288_18),
    .I2(\state.RD_REG ),
    .I3(Tx_DATA_6_9) 
);
defparam n278_s11.INIT=16'hFF80;
  LUT4 n276_s11 (
    .F(n276_17),
    .I0(lut[15]),
    .I1(n288_18),
    .I2(\state.RD_REG ),
    .I3(Tx_DATA_7_9) 
);
defparam n276_s11.INIT=16'hFF80;
  LUT4 n248_s10 (
    .F(n248_14),
    .I0(n248_19),
    .I1(Trans_Done_Z),
    .I2(cnt[2]),
    .I3(n244_3) 
);
defparam n248_s10.INIT=16'h00BF;
  LUT3 n250_s7 (
    .F(n250_11),
    .I0(cnt[2]),
    .I1(cnt[1]),
    .I2(cnt[0]) 
);
defparam n250_s7.INIT=8'h40;
  LUT2 n250_s8 (
    .F(n250_12),
    .I0(cnt[2]),
    .I1(Trans_Done_Z) 
);
defparam n250_s8.INIT=4'h4;
  LUT4 n250_s9 (
    .F(n250_13),
    .I0(\state.WR_REG ),
    .I1(n248_17),
    .I2(\state.IDLE ),
    .I3(wrreg_req) 
);
defparam n250_s9.INIT=16'h0777;
  LUT4 n262_s8 (
    .F(n262_13),
    .I0(Trans_Done_Z),
    .I1(cnt[2]),
    .I2(\state.WAIT_RD_DONE ),
    .I3(n262_14) 
);
defparam n262_s8.INIT=16'h8000;
  LUT4 n268_s8 (
    .F(n268_13),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(\state.RD_REG ) 
);
defparam n268_s8.INIT=16'h1600;
  LUT2 n272_s8 (
    .F(n272_13),
    .I0(cnt[2]),
    .I1(Cmd[1]) 
);
defparam n272_s8.INIT=4'h8;
  LUT4 n272_s9 (
    .F(n272_14),
    .I0(\state.RD_REG ),
    .I1(cnt[2]),
    .I2(cnt[1]),
    .I3(cnt[0]) 
);
defparam n272_s9.INIT=16'h2003;
  LUT4 n280_s7 (
    .F(n280_12),
    .I0(lut[13]),
    .I1(n288_18),
    .I2(cnt[2]),
    .I3(Tx_DATA[5]) 
);
defparam n280_s7.INIT=16'h0777;
  LUT3 n280_s8 (
    .F(n280_13),
    .I0(\state.WR_REG ),
    .I1(lut[5]),
    .I2(n250_11) 
);
defparam n280_s8.INIT=8'h80;
  LUT4 n282_s7 (
    .F(n282_12),
    .I0(lut[12]),
    .I1(n288_18),
    .I2(cnt[2]),
    .I3(Tx_DATA[4]) 
);
defparam n282_s7.INIT=16'h0777;
  LUT3 n282_s8 (
    .F(n282_13),
    .I0(\state.WR_REG ),
    .I1(lut[4]),
    .I2(n250_11) 
);
defparam n282_s8.INIT=8'h80;
  LUT4 n286_s7 (
    .F(n286_12),
    .I0(lut[10]),
    .I1(n288_18),
    .I2(cnt[2]),
    .I3(Tx_DATA[2]) 
);
defparam n286_s7.INIT=16'h0777;
  LUT3 n286_s8 (
    .F(n286_13),
    .I0(\state.WR_REG ),
    .I1(lut[2]),
    .I2(n250_11) 
);
defparam n286_s8.INIT=8'h80;
  LUT3 n290_s7 (
    .F(n290_12),
    .I0(lut[0]),
    .I1(\state.RD_REG ),
    .I2(n250_11) 
);
defparam n290_s7.INIT=8'hE0;
  LUT4 n290_s8 (
    .F(n290_13),
    .I0(lut[8]),
    .I1(n288_18),
    .I2(cnt[2]),
    .I3(Tx_DATA[0]) 
);
defparam n290_s8.INIT=16'h0777;
  LUT3 n238_s11 (
    .F(n238_16),
    .I0(n257_15),
    .I1(\state.WAIT_RD_DONE ),
    .I2(\state.WAIT_WR_DONE ) 
);
defparam n238_s11.INIT=8'h0B;
  LUT4 Tx_DATA_7_s4 (
    .F(Tx_DATA_7_9),
    .I0(Tx_DATA[7]),
    .I1(cnt[2]),
    .I2(Tx_DATA_7_11),
    .I3(\state.WR_REG ) 
);
defparam Tx_DATA_7_s4.INIT=16'h8F00;
  LUT4 Tx_DATA_6_s4 (
    .F(Tx_DATA_6_9),
    .I0(Tx_DATA[6]),
    .I1(cnt[2]),
    .I2(Tx_DATA_6_10),
    .I3(\state.WR_REG ) 
);
defparam Tx_DATA_6_s4.INIT=16'h8F00;
  LUT4 Tx_DATA_3_s4 (
    .F(Tx_DATA_3_9),
    .I0(Tx_DATA[3]),
    .I1(cnt[2]),
    .I2(Tx_DATA_3_10),
    .I3(\state.WR_REG ) 
);
defparam Tx_DATA_3_s4.INIT=16'h8F00;
  LUT4 Tx_DATA_1_s4 (
    .F(Tx_DATA_1_9),
    .I0(Tx_DATA[1]),
    .I1(cnt[2]),
    .I2(Tx_DATA_1_10),
    .I3(\state.WR_REG ) 
);
defparam Tx_DATA_1_s4.INIT=16'h8F00;
  LUT4 ack_s7 (
    .F(ack_9),
    .I0(Trans_Done_Z),
    .I1(ack_o_Z),
    .I2(ack_Z),
    .I3(\state.WAIT_WR_DONE ) 
);
defparam ack_s7.INIT=16'hF800;
  LUT3 n288_s12 (
    .F(n288_18),
    .I0(cnt[1]),
    .I1(cnt[2]),
    .I2(cnt[0]) 
);
defparam n288_s12.INIT=8'h10;
  LUT2 n262_s9 (
    .F(n262_14),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n262_s9.INIT=4'h1;
  LUT4 Tx_DATA_7_s6 (
    .F(Tx_DATA_7_11),
    .I0(lut[15]),
    .I1(n288_18),
    .I2(lut[7]),
    .I3(n250_11) 
);
defparam Tx_DATA_7_s6.INIT=16'h0777;
  LUT4 Tx_DATA_6_s5 (
    .F(Tx_DATA_6_10),
    .I0(lut[14]),
    .I1(n288_18),
    .I2(lut[6]),
    .I3(n250_11) 
);
defparam Tx_DATA_6_s5.INIT=16'h0777;
  LUT4 Tx_DATA_3_s5 (
    .F(Tx_DATA_3_10),
    .I0(lut[11]),
    .I1(n288_18),
    .I2(lut[3]),
    .I3(n250_11) 
);
defparam Tx_DATA_3_s5.INIT=16'h0777;
  LUT4 Tx_DATA_1_s5 (
    .F(Tx_DATA_1_10),
    .I0(lut[9]),
    .I1(n288_18),
    .I2(lut[1]),
    .I3(n250_11) 
);
defparam Tx_DATA_1_s5.INIT=16'h0777;
  LUT4 RW_Done_s3 (
    .F(RW_Done_6),
    .I0(\state.WR_REG_DONE ),
    .I1(\state.RD_REG_DONE ),
    .I2(\state.IDLE ),
    .I3(reset_n_d) 
);
defparam RW_Done_s3.INIT=16'hFE00;
  LUT3 n248_s12 (
    .F(n248_17),
    .I0(Trans_Done_Z),
    .I1(\state.WAIT_WR_DONE ),
    .I2(\state.WAIT_RD_DONE ) 
);
defparam n248_s12.INIT=8'h54;
  LUT3 cnt_7_s7 (
    .F(cnt_7_12),
    .I0(\state.IDLE ),
    .I1(\state.WAIT_WR_DONE ),
    .I2(\state.WAIT_RD_DONE ) 
);
defparam cnt_7_s7.INIT=8'h01;
  LUT4 Tx_DATA_1_s6 (
    .F(Tx_DATA_1_12),
    .I0(Tx_DATA_1_9),
    .I1(\state.WR_REG ),
    .I2(cnt[2]),
    .I3(\state.RD_REG ) 
);
defparam Tx_DATA_1_s6.INIT=16'hAFEE;
  LUT4 Tx_DATA_3_s6 (
    .F(Tx_DATA_3_12),
    .I0(Tx_DATA_3_9),
    .I1(\state.WR_REG ),
    .I2(cnt[2]),
    .I3(\state.RD_REG ) 
);
defparam Tx_DATA_3_s6.INIT=16'hAFEE;
  LUT4 Tx_DATA_6_s6 (
    .F(Tx_DATA_6_12),
    .I0(Tx_DATA_6_9),
    .I1(\state.WR_REG ),
    .I2(cnt[2]),
    .I3(\state.RD_REG ) 
);
defparam Tx_DATA_6_s6.INIT=16'hAFEE;
  LUT4 Tx_DATA_7_s7 (
    .F(Tx_DATA_7_13),
    .I0(Tx_DATA_7_9),
    .I1(\state.WR_REG ),
    .I2(cnt[2]),
    .I3(\state.RD_REG ) 
);
defparam Tx_DATA_7_s7.INIT=16'hAFEE;
  LUT4 n248_s13 (
    .F(n248_19),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(\state.WAIT_RD_DONE ),
    .I3(\state.WAIT_WR_DONE ) 
);
defparam n248_s13.INIT=16'h001F;
  LUT3 n272_s10 (
    .F(n272_16),
    .I0(\state.WR_REG ),
    .I1(cnt[0]),
    .I2(cnt[1]) 
);
defparam n272_s10.INIT=8'h01;
  LUT3 n266_s10 (
    .F(n266_17),
    .I0(\state.RD_REG ),
    .I1(cnt[0]),
    .I2(cnt[1]) 
);
defparam n266_s10.INIT=8'h02;
  LUT4 n240_s11 (
    .F(n240_17),
    .I0(cnt[2]),
    .I1(Trans_Done_Z),
    .I2(cnt[0]),
    .I3(n238_16) 
);
defparam n240_s11.INIT=16'h00F4;
  LUT4 n257_s9 (
    .F(n257_15),
    .I0(Trans_Done_Z),
    .I1(cnt[2]),
    .I2(cnt[1]),
    .I3(cnt[0]) 
);
defparam n257_s9.INIT=16'h2000;
  LUT4 n293_s14 (
    .F(n293_22),
    .I0(\state.WR_REG ),
    .I1(\state.RD_REG ),
    .I2(\state.WAIT_WR_DONE ),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam n293_s14.INIT=16'hFFFE;
  LUT4 n268_s9 (
    .F(n268_15),
    .I0(cnt[2]),
    .I1(Cmd[3]),
    .I2(\state.WR_REG ),
    .I3(\state.RD_REG ) 
);
defparam n268_s9.INIT=16'h8880;
  LUT4 n290_s9 (
    .F(n290_15),
    .I0(n290_12),
    .I1(n290_13),
    .I2(\state.WR_REG ),
    .I3(\state.RD_REG ) 
);
defparam n290_s9.INIT=16'hBBB0;
  LUT4 cnt_7_s8 (
    .F(cnt_7_14),
    .I0(\state.IDLE ),
    .I1(\state.WAIT_WR_DONE ),
    .I2(\state.WAIT_RD_DONE ),
    .I3(reset_n_d) 
);
defparam cnt_7_s8.INIT=16'hFE00;
  LUT4 \state.WAIT_WR_DONE_s5  (
    .F(\state.WAIT_WR_DONE_11 ),
    .I0(\state.WR_REG ),
    .I1(Trans_Done_Z),
    .I2(\state.WAIT_WR_DONE ),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam \state.WAIT_WR_DONE_s5 .INIT=16'hEEEF;
  LUT4 \state.WAIT_RD_DONE_s5  (
    .F(\state.WAIT_RD_DONE_11 ),
    .I0(\state.RD_REG ),
    .I1(Trans_Done_Z),
    .I2(\state.WAIT_WR_DONE ),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam \state.WAIT_RD_DONE_s5 .INIT=16'hEEEF;
  DFFCE \state.WR_REG_s0  (
    .Q(\state.WR_REG ),
    .D(n250_10),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.RD_REG_s0  (
    .Q(\state.RD_REG ),
    .D(n252_13),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.WR_REG_DONE_s0  (
    .Q(\state.WR_REG_DONE ),
    .D(n257_12),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE \state.RD_REG_DONE_s0  (
    .Q(\state.RD_REG_DONE ),
    .D(n262_12),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFRE cnt_2_s0 (
    .Q(cnt[2]),
    .D(n236_15),
    .CLK(clk_d),
    .RESET(GND),
    .CE(cnt_7_14) 
);
  DFFRE cnt_1_s0 (
    .Q(cnt[1]),
    .D(n238_15),
    .CLK(clk_d),
    .RESET(GND),
    .CE(cnt_7_14) 
);
  DFFRE cnt_0_s0 (
    .Q(cnt[0]),
    .D(n240_17),
    .CLK(clk_d),
    .RESET(GND),
    .CE(cnt_7_14) 
);
  DFFRE RW_Done_s0 (
    .Q(RW_Done_Z),
    .D(n244_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(RW_Done_6) 
);
  DFFPE \state.IDLE_s0  (
    .Q(\state.IDLE ),
    .D(n248_12),
    .CLK(clk_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  DFFCE Cmd_4_s1 (
    .Q(Cmd[4]),
    .D(n270_12),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Cmd_4_s1.INIT=1'b0;
  DFFCE Cmd_3_s1 (
    .Q(Cmd[3]),
    .D(n268_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Cmd_3_s1.INIT=1'b0;
  DFFCE Cmd_1_s1 (
    .Q(Cmd[1]),
    .D(n272_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Cmd_1_s1.INIT=1'b0;
  DFFCE Cmd_0_s1 (
    .Q(Cmd[0]),
    .D(n274_12),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Cmd_0_s1.INIT=1'b0;
  DFFCE Tx_DATA_7_s1 (
    .Q(Tx_DATA[7]),
    .D(n276_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(Tx_DATA_7_13) 
);
defparam Tx_DATA_7_s1.INIT=1'b0;
  DFFCE Tx_DATA_6_s1 (
    .Q(Tx_DATA[6]),
    .D(n278_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(Tx_DATA_6_12) 
);
defparam Tx_DATA_6_s1.INIT=1'b0;
  DFFCE Tx_DATA_5_s1 (
    .Q(Tx_DATA[5]),
    .D(n280_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Tx_DATA_5_s1.INIT=1'b0;
  DFFCE Tx_DATA_4_s1 (
    .Q(Tx_DATA[4]),
    .D(n282_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Tx_DATA_4_s1.INIT=1'b0;
  DFFCE Tx_DATA_3_s1 (
    .Q(Tx_DATA[3]),
    .D(n284_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(Tx_DATA_3_12) 
);
defparam Tx_DATA_3_s1.INIT=1'b0;
  DFFCE Tx_DATA_2_s1 (
    .Q(Tx_DATA[2]),
    .D(n286_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Tx_DATA_2_s1.INIT=1'b0;
  DFFCE Tx_DATA_1_s1 (
    .Q(Tx_DATA[1]),
    .D(n288_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(Tx_DATA_1_12) 
);
defparam Tx_DATA_1_s1.INIT=1'b0;
  DFFCE Tx_DATA_0_s1 (
    .Q(Tx_DATA[0]),
    .D(n290_15),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n266_12) 
);
defparam Tx_DATA_0_s1.INIT=1'b0;
  DFFCE Go_s4 (
    .Q(Go),
    .D(n293_17),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n293_22) 
);
defparam Go_s4.INIT=1'b0;
  DFFCE ack_s4 (
    .Q(ack_Z),
    .D(n242_21),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(ack_8) 
);
defparam ack_s4.INIT=1'b0;
  DFFCE \state.WAIT_WR_DONE_s2  (
    .Q(\state.WAIT_WR_DONE ),
    .D(\state.WR_REG ),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(\state.WAIT_WR_DONE_11 ) 
);
defparam \state.WAIT_WR_DONE_s2 .INIT=1'b0;
  DFFCE \state.WAIT_RD_DONE_s2  (
    .Q(\state.WAIT_RD_DONE ),
    .D(\state.RD_REG ),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(\state.WAIT_RD_DONE_11 ) 
);
defparam \state.WAIT_RD_DONE_s2 .INIT=1'b0;
  i2c_bit_shift i2c_bit_shift (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .Go(Go),
    .iic_0_sda_in(iic_0_sda_in),
    .reset_n_d(reset_n_d),
    .Tx_DATA(Tx_DATA[7:0]),
    .Cmd_0(Cmd[0]),
    .Cmd_1(Cmd[1]),
    .Cmd_3(Cmd[3]),
    .Cmd_4(Cmd[4]),
    .ack_o_Z(ack_o_Z),
    .iic_0_scl_d(iic_0_scl_d),
    .Trans_Done_Z(Trans_Done_Z),
    .i2c_sdat_o(i2c_sdat_o),
    .i2c_sdat_6(i2c_sdat_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2c_control */
module I2C_Init_Dev (
  clk_d,
  n10_6,
  Init_en,
  reset_n_d,
  iic_0_sda_in,
  led_d,
  iic_0_scl_d,
  i2c_sdat_o,
  i2c_sdat_6
)
;
input clk_d;
input n10_6;
input Init_en;
input reset_n_d;
input iic_0_sda_in;
output led_d;
output iic_0_scl_d;
output i2c_sdat_o;
output i2c_sdat_6;
wire Init_Done_5;
wire n24_5;
wire n77_5;
wire n76_5;
wire cnt_6_10;
wire Init_Done_6;
wire wrreg_req_8;
wire n23_6;
wire n77_6;
wire Init_Done_7;
wire n22_7;
wire n23_8;
wire n25_7;
wire n26_7;
wire cnt_6_12;
wire n75_13;
wire wrreg_req_12;
wire wrreg_req;
wire n63_7;
wire RW_Done_Z;
wire ack_Z;
wire [1:0] state;
wire [4:0] cnt;
wire [15:0] lut;
wire VCC;
wire GND;
  LUT4 Init_Done_s3 (
    .F(Init_Done_5),
    .I0(GND),
    .I1(GND),
    .I2(Init_Done_6),
    .I3(Init_en) 
);
defparam Init_Done_s3.INIT=16'hFF10;
  LUT4 n24_s1 (
    .F(n24_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt_6_10) 
);
defparam n24_s1.INIT=16'h7800;
  LUT3 n77_s1 (
    .F(n77_5),
    .I0(state[0]),
    .I1(n77_6),
    .I2(wrreg_req_8) 
);
defparam n77_s1.INIT=8'h40;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(state[1]),
    .I1(RW_Done_Z),
    .I2(wrreg_req_12) 
);
defparam n76_s1.INIT=8'h70;
  LUT2 cnt_6_s5 (
    .F(cnt_6_10),
    .I0(Init_en),
    .I1(wrreg_req_8) 
);
defparam cnt_6_s5.INIT=4'h4;
  LUT3 Init_Done_s4 (
    .F(Init_Done_6),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(Init_Done_7) 
);
defparam Init_Done_s4.INIT=8'h10;
  LUT4 wrreg_req_s4 (
    .F(wrreg_req_8),
    .I0(cnt[4]),
    .I1(GND),
    .I2(GND),
    .I3(GND) 
);
defparam wrreg_req_s4.INIT=16'h0001;
  LUT3 n23_s2 (
    .F(n23_6),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]) 
);
defparam n23_s2.INIT=8'h80;
  LUT3 n77_s2 (
    .F(n77_6),
    .I0(RW_Done_Z),
    .I1(Init_en),
    .I2(state[1]) 
);
defparam n77_s2.INIT=8'hAC;
  LUT4 Init_Done_s5 (
    .F(Init_Done_7),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(GND),
    .I3(cnt[4]) 
);
defparam Init_Done_s5.INIT=16'h0100;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(cnt[3]),
    .I1(Init_en),
    .I2(wrreg_req_8),
    .I3(n23_6) 
);
defparam n22_s2.INIT=16'h2000;
  LUT4 n23_s3 (
    .F(n23_8),
    .I0(cnt[3]),
    .I1(n23_6),
    .I2(Init_en),
    .I3(wrreg_req_8) 
);
defparam n23_s3.INIT=16'h0600;
  LUT4 n25_s2 (
    .F(n25_7),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(Init_en),
    .I3(wrreg_req_8) 
);
defparam n25_s2.INIT=16'h0600;
  LUT3 n26_s2 (
    .F(n26_7),
    .I0(cnt[0]),
    .I1(Init_en),
    .I2(wrreg_req_8) 
);
defparam n26_s2.INIT=8'h10;
  LUT4 cnt_6_s6 (
    .F(cnt_6_12),
    .I0(ack_Z),
    .I1(RW_Done_Z),
    .I2(Init_en),
    .I3(wrreg_req_8) 
);
defparam cnt_6_s6.INIT=16'hF4FF;
  LUT4 n75_s7 (
    .F(n75_13),
    .I0(wrreg_req),
    .I1(state[1]),
    .I2(state[0]),
    .I3(wrreg_req_8) 
);
defparam n75_s7.INIT=16'hB2AA;
  LUT3 wrreg_req_s6 (
    .F(wrreg_req_12),
    .I0(state[1]),
    .I1(state[0]),
    .I2(wrreg_req_8) 
);
defparam wrreg_req_s6.INIT=8'h60;
  DFFCE state_1_s0 (
    .Q(state[1]),
    .D(n76_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE state_0_s0 (
    .Q(state[0]),
    .D(n77_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n22_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_6_12) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFCE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n23_8),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_6_12) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFCE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n24_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_6_12) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFCE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n25_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_6_12) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFCE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n26_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(cnt_6_12) 
);
defparam cnt_0_s1.INIT=1'b0;
  DFFCE Init_Done_s1 (
    .Q(led_d),
    .D(n63_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(Init_Done_5) 
);
defparam Init_Done_s1.INIT=1'b0;
  DFFCE wrreg_req_s5 (
    .Q(wrreg_req),
    .D(n75_13),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
defparam wrreg_req_s5.INIT=1'b0;
  INV n63_s3 (
    .O(n63_7),
    .I(Init_en) 
);
  wm8960_init_table wm8960_init_table (
    .clk_d(clk_d),
    .cnt(cnt[4:0]),
    .lut(lut[15:0])
);
  i2c_control i2c_control (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .wrreg_req(wrreg_req),
    .reset_n_d(reset_n_d),
    .iic_0_sda_in(iic_0_sda_in),
    .lut(lut[15:0]),
    .RW_Done_Z(RW_Done_Z),
    .ack_Z(ack_Z),
    .iic_0_scl_d(iic_0_scl_d),
    .i2c_sdat_o(i2c_sdat_o),
    .i2c_sdat_6(i2c_sdat_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* I2C_Init_Dev */
module WM8960_Init (
  clk_d,
  n10_6,
  reset_n_d,
  iic_0_sda_in,
  led_d,
  iic_0_scl_d,
  i2c_sdat_o,
  i2c_sdat_6
)
;
input clk_d;
input n10_6;
input reset_n_d;
input iic_0_sda_in;
output led_d;
output iic_0_scl_d;
output i2c_sdat_o;
output i2c_sdat_6;
wire n72_9;
wire n72_10;
wire n72_11;
wire n7_65;
wire n7_66;
wire n72_12;
wire n72_13;
wire n7_67;
wire n24_11;
wire n7_69;
wire Init_en;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire [15:0] Delay_Cnt;
wire VCC;
wire GND;
  LUT4 n72_s6 (
    .F(n72_9),
    .I0(Delay_Cnt[0]),
    .I1(Delay_Cnt[1]),
    .I2(n72_10),
    .I3(n72_11) 
);
defparam n72_s6.INIT=16'h8000;
  LUT4 n72_s7 (
    .F(n72_10),
    .I0(Delay_Cnt[7]),
    .I1(Delay_Cnt[8]),
    .I2(n7_66),
    .I3(n72_12) 
);
defparam n72_s7.INIT=16'h1000;
  LUT4 n72_s8 (
    .F(n72_11),
    .I0(Delay_Cnt[10]),
    .I1(Delay_Cnt[12]),
    .I2(Delay_Cnt[11]),
    .I3(n72_13) 
);
defparam n72_s8.INIT=16'h1000;
  LUT4 n7_s50 (
    .F(n7_65),
    .I0(n7_67),
    .I1(Delay_Cnt[9]),
    .I2(Delay_Cnt[10]),
    .I3(Delay_Cnt[11]) 
);
defparam n7_s50.INIT=16'hF400;
  LUT3 n7_s51 (
    .F(n7_66),
    .I0(Delay_Cnt[13]),
    .I1(Delay_Cnt[14]),
    .I2(Delay_Cnt[15]) 
);
defparam n7_s51.INIT=8'h80;
  LUT2 n72_s9 (
    .F(n72_12),
    .I0(Delay_Cnt[2]),
    .I1(Delay_Cnt[3]) 
);
defparam n72_s9.INIT=4'h8;
  LUT4 n72_s10 (
    .F(n72_13),
    .I0(Delay_Cnt[5]),
    .I1(Delay_Cnt[4]),
    .I2(Delay_Cnt[6]),
    .I3(Delay_Cnt[9]) 
);
defparam n72_s10.INIT=16'h4000;
  LUT4 n7_s52 (
    .F(n7_67),
    .I0(Delay_Cnt[6]),
    .I1(Delay_Cnt[5]),
    .I2(Delay_Cnt[7]),
    .I3(Delay_Cnt[8]) 
);
defparam n7_s52.INIT=16'h0007;
  LUT4 n24_s3 (
    .F(n24_11),
    .I0(Delay_Cnt[0]),
    .I1(Delay_Cnt[12]),
    .I2(n7_65),
    .I3(n7_66) 
);
defparam n24_s3.INIT=16'hA955;
  LUT3 n7_s53 (
    .F(n7_69),
    .I0(Delay_Cnt[12]),
    .I1(n7_65),
    .I2(n7_66) 
);
defparam n7_s53.INIT=8'h1F;
  DFFCE Delay_Cnt_14_s0 (
    .Q(Delay_Cnt[14]),
    .D(n10_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_13_s0 (
    .Q(Delay_Cnt[13]),
    .D(n11_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_12_s0 (
    .Q(Delay_Cnt[12]),
    .D(n12_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_11_s0 (
    .Q(Delay_Cnt[11]),
    .D(n13_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_10_s0 (
    .Q(Delay_Cnt[10]),
    .D(n14_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_9_s0 (
    .Q(Delay_Cnt[9]),
    .D(n15_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_8_s0 (
    .Q(Delay_Cnt[8]),
    .D(n16_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_7_s0 (
    .Q(Delay_Cnt[7]),
    .D(n17_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_6_s0 (
    .Q(Delay_Cnt[6]),
    .D(n18_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_5_s0 (
    .Q(Delay_Cnt[5]),
    .D(n19_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_4_s0 (
    .Q(Delay_Cnt[4]),
    .D(n20_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_3_s0 (
    .Q(Delay_Cnt[3]),
    .D(n21_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_2_s0 (
    .Q(Delay_Cnt[2]),
    .D(n22_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_1_s0 (
    .Q(Delay_Cnt[1]),
    .D(n23_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Init_en_s0 (
    .Q(Init_en),
    .D(n72_9),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE Delay_Cnt_15_s0 (
    .Q(Delay_Cnt[15]),
    .D(n9_1),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(n7_69) 
);
  DFFCE Delay_Cnt_0_s1 (
    .Q(Delay_Cnt[0]),
    .D(n24_11),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
defparam Delay_Cnt_0_s1.INIT=1'b0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(Delay_Cnt[1]),
    .I1(Delay_Cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(Delay_Cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(Delay_Cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(Delay_Cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(Delay_Cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(Delay_Cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(Delay_Cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(Delay_Cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(Delay_Cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(Delay_Cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(Delay_Cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(Delay_Cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(Delay_Cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(Delay_Cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(Delay_Cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  I2C_Init_Dev I2C_Init_Dev (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .Init_en(Init_en),
    .reset_n_d(reset_n_d),
    .iic_0_sda_in(iic_0_sda_in),
    .led_d(led_d),
    .iic_0_scl_d(iic_0_scl_d),
    .i2c_sdat_o(i2c_sdat_o),
    .i2c_sdat_6(i2c_sdat_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* WM8960_Init */
module distortion (
  clk_d,
  n10_6,
  reset_n_d,
  dis_in_0_0,
  dis_in_0_1,
  dis_in_0_2,
  dis_in_0_3,
  dis_in_0_4,
  dis_in_0_5,
  dis_in_0_6,
  dis_in_0_7,
  dis_in_0_8,
  dis_in_0_9,
  dis_in_0_10,
  dis_in_0_11,
  dis_in_0_12,
  dis_in_0_15,
  dis_out_0
)
;
input clk_d;
input n10_6;
input reset_n_d;
input dis_in_0_0;
input dis_in_0_1;
input dis_in_0_2;
input dis_in_0_3;
input dis_in_0_4;
input dis_in_0_5;
input dis_in_0_6;
input dis_in_0_7;
input dis_in_0_8;
input dis_in_0_9;
input dis_in_0_10;
input dis_in_0_11;
input dis_in_0_12;
input dis_in_0_15;
output [15:0] dis_out_0;
wire n44_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n106_5;
wire n44_4;
wire n46_4;
wire n48_4;
wire n50_4;
wire n51_4;
wire n53_4;
wire n107_4;
wire n107_5;
wire n108_4;
wire n110_4;
wire n111_4;
wire n114_4;
wire n116_4;
wire n117_4;
wire n44_5;
wire n109_6;
wire n45_5;
wire n115_5;
wire n49_5;
wire sign_audio_n;
wire [12:3] abs_audio_in;
wire [14:0] abs_audio_out;
wire [31:15] DO;
wire VCC;
wire GND;
  LUT4 n44_s0 (
    .F(n44_3),
    .I0(dis_in_0_15),
    .I1(dis_in_0_11),
    .I2(n44_4),
    .I3(dis_in_0_12) 
);
defparam n44_s0.INIT=16'h708F;
  LUT4 n46_s0 (
    .F(n46_3),
    .I0(dis_in_0_15),
    .I1(dis_in_0_9),
    .I2(n46_4),
    .I3(dis_in_0_10) 
);
defparam n46_s0.INIT=16'h708F;
  LUT2 n47_s0 (
    .F(n47_3),
    .I0(dis_in_0_9),
    .I1(n46_4) 
);
defparam n47_s0.INIT=4'h9;
  LUT4 n48_s0 (
    .F(n48_3),
    .I0(dis_in_0_15),
    .I1(dis_in_0_7),
    .I2(n48_4),
    .I3(dis_in_0_8) 
);
defparam n48_s0.INIT=16'h708F;
  LUT2 n50_s0 (
    .F(n50_3),
    .I0(dis_in_0_6),
    .I1(n50_4) 
);
defparam n50_s0.INIT=4'h6;
  LUT4 n51_s0 (
    .F(n51_3),
    .I0(dis_in_0_4),
    .I1(n51_4),
    .I2(dis_in_0_15),
    .I3(dis_in_0_5) 
);
defparam n51_s0.INIT=16'h4FB0;
  LUT3 n52_s0 (
    .F(n52_3),
    .I0(n51_4),
    .I1(dis_in_0_15),
    .I2(dis_in_0_4) 
);
defparam n52_s0.INIT=8'hB4;
  LUT2 n53_s0 (
    .F(n53_3),
    .I0(dis_in_0_3),
    .I1(n53_4) 
);
defparam n53_s0.INIT=4'h6;
  LUT4 n107_s0 (
    .F(n107_3),
    .I0(n107_4),
    .I1(sign_audio_n),
    .I2(n107_5),
    .I3(abs_audio_out[14]) 
);
defparam n107_s0.INIT=16'hB04F;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(n108_4),
    .I1(n107_5),
    .I2(abs_audio_out[13]) 
);
defparam n108_s0.INIT=8'h4B;
  LUT4 n109_s0 (
    .F(n109_3),
    .I0(sign_audio_n),
    .I1(n109_6),
    .I2(n107_5),
    .I3(abs_audio_out[12]) 
);
defparam n109_s0.INIT=16'hD02F;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(n110_4),
    .I1(n107_5),
    .I2(abs_audio_out[11]) 
);
defparam n110_s0.INIT=8'h4B;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(sign_audio_n),
    .I1(n111_4),
    .I2(n107_5),
    .I3(abs_audio_out[10]) 
);
defparam n111_s0.INIT=16'hD02F;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(sign_audio_n),
    .I1(abs_audio_out[8]),
    .I2(n107_5),
    .I3(abs_audio_out[9]) 
);
defparam n112_s0.INIT=16'h708F;
  LUT2 n113_s0 (
    .F(n113_3),
    .I0(abs_audio_out[8]),
    .I1(n107_5) 
);
defparam n113_s0.INIT=4'h9;
  LUT4 n114_s0 (
    .F(n114_3),
    .I0(sign_audio_n),
    .I1(abs_audio_out[6]),
    .I2(n114_4),
    .I3(abs_audio_out[7]) 
);
defparam n114_s0.INIT=16'h708F;
  LUT2 n116_s0 (
    .F(n116_3),
    .I0(abs_audio_out[5]),
    .I1(n116_4) 
);
defparam n116_s0.INIT=4'h9;
  LUT4 n117_s0 (
    .F(n117_3),
    .I0(sign_audio_n),
    .I1(abs_audio_out[3]),
    .I2(n117_4),
    .I3(abs_audio_out[4]) 
);
defparam n117_s0.INIT=16'h07F8;
  LUT2 n118_s0 (
    .F(n118_3),
    .I0(abs_audio_out[3]),
    .I1(n117_4) 
);
defparam n118_s0.INIT=4'h6;
  LUT4 n119_s0 (
    .F(n119_3),
    .I0(abs_audio_out[1]),
    .I1(abs_audio_out[0]),
    .I2(sign_audio_n),
    .I3(abs_audio_out[2]) 
);
defparam n119_s0.INIT=16'h1FE0;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(sign_audio_n),
    .I1(abs_audio_out[0]),
    .I2(abs_audio_out[1]) 
);
defparam n120_s0.INIT=8'h78;
  LUT4 n106_s1 (
    .F(n106_5),
    .I0(abs_audio_out[14]),
    .I1(n107_4),
    .I2(n107_5),
    .I3(sign_audio_n) 
);
defparam n106_s1.INIT=16'hBF00;
  LUT3 n44_s1 (
    .F(n44_4),
    .I0(n44_5),
    .I1(dis_in_0_15),
    .I2(n48_4) 
);
defparam n44_s1.INIT=8'hB0;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(dis_in_0_8),
    .I1(dis_in_0_7),
    .I2(dis_in_0_15),
    .I3(n48_4) 
);
defparam n46_s1.INIT=16'h1F00;
  LUT3 n48_s1 (
    .F(n48_4),
    .I0(dis_in_0_6),
    .I1(dis_in_0_15),
    .I2(n50_4) 
);
defparam n48_s1.INIT=8'h07;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(dis_in_0_5),
    .I1(dis_in_0_4),
    .I2(n51_4),
    .I3(dis_in_0_15) 
);
defparam n50_s1.INIT=16'hEF00;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(dis_in_0_3),
    .I1(dis_in_0_0),
    .I2(dis_in_0_1),
    .I3(dis_in_0_2) 
);
defparam n51_s1.INIT=16'h0001;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(dis_in_0_0),
    .I1(dis_in_0_1),
    .I2(dis_in_0_2),
    .I3(dis_in_0_15) 
);
defparam n53_s1.INIT=16'hFE00;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(abs_audio_out[13]),
    .I1(abs_audio_out[12]),
    .I2(n109_6) 
);
defparam n107_s1.INIT=8'h10;
  LUT4 n107_s2 (
    .F(n107_5),
    .I0(abs_audio_out[7]),
    .I1(abs_audio_out[6]),
    .I2(sign_audio_n),
    .I3(n114_4) 
);
defparam n107_s2.INIT=16'h1F00;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(n109_6),
    .I1(abs_audio_out[12]),
    .I2(sign_audio_n) 
);
defparam n108_s1.INIT=8'hD0;
  LUT4 n110_s1 (
    .F(n110_4),
    .I0(abs_audio_out[10]),
    .I1(abs_audio_out[9]),
    .I2(abs_audio_out[8]),
    .I3(sign_audio_n) 
);
defparam n110_s1.INIT=16'hFE00;
  LUT2 n111_s1 (
    .F(n111_4),
    .I0(abs_audio_out[9]),
    .I1(abs_audio_out[8]) 
);
defparam n111_s1.INIT=4'h1;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(abs_audio_out[5]),
    .I1(sign_audio_n),
    .I2(n116_4) 
);
defparam n114_s1.INIT=8'h70;
  LUT4 n116_s1 (
    .F(n116_4),
    .I0(abs_audio_out[4]),
    .I1(abs_audio_out[3]),
    .I2(sign_audio_n),
    .I3(n117_4) 
);
defparam n116_s1.INIT=16'h001F;
  LUT4 n117_s1 (
    .F(n117_4),
    .I0(abs_audio_out[2]),
    .I1(abs_audio_out[1]),
    .I2(abs_audio_out[0]),
    .I3(sign_audio_n) 
);
defparam n117_s1.INIT=16'hFE00;
  LUT4 n44_s2 (
    .F(n44_5),
    .I0(dis_in_0_10),
    .I1(dis_in_0_9),
    .I2(dis_in_0_8),
    .I3(dis_in_0_7) 
);
defparam n44_s2.INIT=16'h0001;
  LUT4 n109_s2 (
    .F(n109_6),
    .I0(abs_audio_out[11]),
    .I1(abs_audio_out[10]),
    .I2(abs_audio_out[9]),
    .I3(abs_audio_out[8]) 
);
defparam n109_s2.INIT=16'h0001;
  LUT4 n45_s1 (
    .F(n45_5),
    .I0(dis_in_0_11),
    .I1(n44_5),
    .I2(dis_in_0_15),
    .I3(n48_4) 
);
defparam n45_s1.INIT=16'h9A55;
  LUT4 n115_s1 (
    .F(n115_5),
    .I0(abs_audio_out[6]),
    .I1(abs_audio_out[5]),
    .I2(sign_audio_n),
    .I3(n116_4) 
);
defparam n115_s1.INIT=16'h6A55;
  LUT4 n49_s1 (
    .F(n49_5),
    .I0(dis_in_0_7),
    .I1(dis_in_0_6),
    .I2(dis_in_0_15),
    .I3(n50_4) 
);
defparam n49_s1.INIT=16'h556A;
  DFFCE audio_out_14_s0 (
    .Q(dis_out_0[14]),
    .D(n107_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_13_s0 (
    .Q(dis_out_0[13]),
    .D(n108_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_12_s0 (
    .Q(dis_out_0[12]),
    .D(n109_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_11_s0 (
    .Q(dis_out_0[11]),
    .D(n110_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_10_s0 (
    .Q(dis_out_0[10]),
    .D(n111_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_9_s0 (
    .Q(dis_out_0[9]),
    .D(n112_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_8_s0 (
    .Q(dis_out_0[8]),
    .D(n113_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_7_s0 (
    .Q(dis_out_0[7]),
    .D(n114_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_6_s0 (
    .Q(dis_out_0[6]),
    .D(n115_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_5_s0 (
    .Q(dis_out_0[5]),
    .D(n116_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_4_s0 (
    .Q(dis_out_0[4]),
    .D(n117_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_3_s0 (
    .Q(dis_out_0[3]),
    .D(n118_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_2_s0 (
    .Q(dis_out_0[2]),
    .D(n119_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_1_s0 (
    .Q(dis_out_0[1]),
    .D(n120_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE audio_out_0_s0 (
    .Q(dis_out_0[0]),
    .D(abs_audio_out[0]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFRE abs_audio_in_12_s0 (
    .Q(abs_audio_in[12]),
    .D(n44_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_11_s0 (
    .Q(abs_audio_in[11]),
    .D(n45_5),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_10_s0 (
    .Q(abs_audio_in[10]),
    .D(n46_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_9_s0 (
    .Q(abs_audio_in[9]),
    .D(n47_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_8_s0 (
    .Q(abs_audio_in[8]),
    .D(n48_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_7_s0 (
    .Q(abs_audio_in[7]),
    .D(n49_5),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_6_s0 (
    .Q(abs_audio_in[6]),
    .D(n50_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_5_s0 (
    .Q(abs_audio_in[5]),
    .D(n51_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_4_s0 (
    .Q(abs_audio_in[4]),
    .D(n52_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE abs_audio_in_3_s0 (
    .Q(abs_audio_in[3]),
    .D(n53_3),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFRE sign_audio_n_s0 (
    .Q(sign_audio_n),
    .D(dis_in_0_15),
    .CLK(clk_d),
    .RESET(GND),
    .CE(reset_n_d) 
);
  DFFCE audio_out_15_s0 (
    .Q(dis_out_0[15]),
    .D(n106_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  pROM distortion_lut_distortion_lut_0_0_s (
    .DO({DO[31:15],abs_audio_out[14:0]}),
    .CLK(clk_d),
    .CE(reset_n_d),
    .OCE(GND),
    .RESET(GND),
    .AD({abs_audio_in[12:3],GND,GND,VCC,VCC}) 
);
defparam distortion_lut_distortion_lut_0_0_s.BIT_WIDTH=16;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_00=256'h0007000600050004000300030002000200010001000000000000000000000000;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_01=256'h001E001C001A001800160015001300120010000F000D000C000B000A00090008;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_02=256'h00450042003F003C0039003700340032002F002D002A00280026002400220020;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_03=256'h007C007800740070006C006900650062005E005B005700540051004E004B0048;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_04=256'h00C300BE00B900B400AF00AB00A600A2009D009900940090008C008800840080;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_05=256'h011A0114010E0108010200FD00F700F200EC00E700E100DC00D700D200CD00C8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_06=256'h0181017A0173016C0165015F01580152014B0145013E01380132012C01260120;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_07=256'h01F801F001E801E001D801D101C901C201BA01B301AB01A4019D0196018F0188;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_08=256'h027F0276026D0264025B0253024A024202390231022802200218021002080200;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_09=256'h0316030C030202F802EE02E502DB02D202C802BF02B502AC02A3029A02910288;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0A=256'h03BD03B203A7039C03910387037C03720367035D03520348033E0334032A0320;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0B=256'h04740468045C045004440439042D04220416040B03FF03F403E903DE03D303C8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0C=256'h053B052E05210514050704FB04EE04E204D504C904BC04B004A40498048C0480;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0D=256'h0612060405F605E805DA05CD05BF05B205A405970589057C056F056205550548;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0E=256'h06F906EA06DB06CC06BD06AF06A006920683067506660658064A063C062E0620;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_0F=256'h07F007E007D007C007B007A10791078207720763075307440735072607170708;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_10=256'h08F708E608D508C408B308A30892088208710861085008400830082008100800;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_11=256'h0A0E09FC09EA09D809C609B509A309920980096F095D094C093B092A09190908;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_12=256'h0B350B220B0F0AFC0AE90AD70AC40AB20A9F0A8D0A7A0A680A560A440A320A20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_13=256'h0C6C0C580C440C300C1C0C090BF50BE20BCE0BBB0BA70B940B810B6E0B5B0B48;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_14=256'h0DB30D9E0D890D740D5F0D4B0D360D220D0D0CF90CE40CD00CBC0CA80C940C80;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_15=256'h0F0A0EF40EDE0EC80EB20E9D0E870E720E5C0E470E310E1C0E070DF20DDD0DC8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_16=256'h1071105A1043102C10150FFF0FE80FD20FBB0FA50F8E0F780F620F4C0F360F20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_17=256'h11E811D011B811A01188117111591142112A111310FB10E410CD10B6109F1088;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_18=256'h136F1356133D1324130B12F312DA12C212A91291127812601248123012181200;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_19=256'h150614EC14D214B8149E1485146B14521438141F140513EC13D313BA13A11388;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1A=256'h16AD16921677165C16411627160C15F215D715BD15A21588156E1554153A1520;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1B=256'h18641848182C181017F417D917BD17A21786176B174F1734171916FE16E316C8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1C=256'h1A2B1A0E19F119D419B7199B197E196219451929190C18F018D418B8189C1880;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1D=256'h1C021BE41BC61BA81B8A1B6D1B4F1B321B141AF71AD91ABC1A9F1A821A651A48;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1E=256'h1DE91DCA1DAB1D8C1D6D1D4F1D301D121CF31CD51CB61C981C7A1C5C1C3E1C20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_1F=256'h1FE01FC01FA01F801F601F411F211F021EE21EC31EA31E841E651E461E271E08;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_20=256'h21E721C621A52184216321432122210220E120C120A020802060204020202000;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_21=256'h23FE23DC23BA2398237623552333231222F022CF22AD228C226B224A22292208;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_22=256'h2625260225DF25BC2599257725542532250F24ED24CA24A82486246424422420;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_23=256'h285C2838281427F027CC27A927852762273E271B26F726D426B1268E266B2648;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_24=256'h2AA32A7E2A592A342A0F29EB29C629A2297D29592934291028EC28C828A42880;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_25=256'h2CFA2CD42CAE2C882C622C3D2C172BF22BCC2BA72B812B5C2B372B122AED2AC8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_26=256'h2F612F3A2F132EEC2EC52E9F2E782E522E2B2E052DDE2DB82D922D6C2D462D20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_27=256'h31D831B0318831603138311130E930C2309A3073304B30242FFD2FD62FAF2F88;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_28=256'h345F3436340D33E433BB3393336A3342331932F132C832A03278325032283200;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_29=256'h36F636CC36A23678364E362535FB35D235A8357F3555352C350334DA34B13488;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2A=256'h399D39723947391C38F138C7389C38723847381D37F237C8379E3774374A3720;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2B=256'h3C543C283BFC3BD03BA43B793B4D3B223AF63ACB3A9F3A743A493A1E39F339C8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2C=256'h3F1B3EEE3EC13E943E673E3B3E0E3DE23DB53D893D5C3D303D043CD83CAC3C80;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2D=256'h41F241C441964168413A410D40DF40B24084405740293FFC3FCF3FA23F753F48;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2E=256'h44D944AA447B444C441D43EF43C0439243634335430642D842AA427C424E4220;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_2F=256'h47D047A047704740471046E146B146824652462345F345C44595456645374508;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_30=256'h4AD74AA64A754A444A1349E349B249824951492148F048C04890486048304800;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_31=256'h4DEE4DBC4D8A4D584D264CF54CC34C924C604C2F4BFD4BCC4B9B4B6A4B394B08;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_32=256'h511550E250AF507C504950174FE44FB24F7F4F4D4F1A4EE84EB64E844E524E20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_33=256'h544C541853E453B0537C5349531552E252AE527B5247521451E151AE517B5148;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_34=256'h5793575E572956F456BF568B5656562255ED55B955845550551C54E854B45480;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_35=256'h5AEA5AB45A7E5A485A1259DD59A75972593C590758D1589C5867583257FD57C8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_36=256'h5E515E1A5DE35DAC5D755D3F5D085CD25C9B5C655C2E5BF85BC25B8C5B565B20;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_37=256'h61C861906158612060E860B160796042600A5FD35F9B5F645F2D5EF65EBF5E88;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_38=256'h654F651664DD64A4646B643363FA63C263896351631862E062A8627062386200;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_39=256'h68E668AC6872683867FE67C5678B6752671866DF66A5666C663365FA65C16588;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3A=256'h6C8D6C526C176BDC6BA16B676B2C6AF26AB76A7D6A426A0869CE6994695A6920;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3B=256'h704470086FCC6F906F546F196EDD6EA26E666E2B6DEF6DB46D796D3E6D036CC8;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3C=256'h740B73CE73917354731772DB729E7262722571E971AC7170713470F870BC7080;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3D=256'h77E277A47766772876EA76AD766F763275F475B77579753C74FF74C274857448;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3E=256'h7BC97B8A7B4B7B0C7ACD7A8F7A507A1279D379957956791878DA789C785E7820;
defparam distortion_lut_distortion_lut_0_0_s.INIT_RAM_3F=256'h7FC07F807F407F007EC07E817E417E027DC27D837D437D047CC57C867C477C08;
defparam distortion_lut_distortion_lut_0_0_s.READ_MODE=1'b0;
defparam distortion_lut_distortion_lut_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* distortion */
module async_fifo_ctrl (
  I2S_BCLK_d,
  n10_6,
  clk_d,
  adcfifo_write,
  adcfifo_read,
  empty_pre_dly1,
  empty_pre,
  ram_wren_Z,
  ram_wraddr,
  ram_rdaddr
)
;
input I2S_BCLK_d;
input n10_6;
input clk_d;
input adcfifo_write;
input adcfifo_read;
output empty_pre_dly1;
output empty_pre;
output ram_wren_Z;
output [7:0] ram_wraddr;
output [7:0] ram_rdaddr;
wire n297_3;
wire wr_pntr_next_1_8;
wire wr_pntr_next_4_8;
wire wr_pntr_next_6_8;
wire ram_rdaddr_4_11;
wire ram_rdaddr_6_11;
wire wr_pntr_next_0_9;
wire ram_rdaddr_1_13;
wire n281_7;
wire adcfifo_full;
wire n272_1_SUM;
wire n272_3;
wire n273_1_SUM;
wire n273_3;
wire n274_1_SUM;
wire n274_3;
wire n275_1_SUM;
wire n275_3;
wire n276_1_SUM;
wire n276_3;
wire n277_1_SUM;
wire n277_3;
wire n278_1_SUM;
wire n278_3;
wire n279_1_SUM;
wire n279_3;
wire n288_1_SUM;
wire n288_3;
wire n289_1_SUM;
wire n289_3;
wire n290_1_SUM;
wire n290_3;
wire n291_1_SUM;
wire n291_3;
wire n292_1_SUM;
wire n292_3;
wire n293_1_SUM;
wire n293_3;
wire n294_1_SUM;
wire n294_3;
wire n295_1_SUM;
wire n295_3;
wire [7:0] wr_pntr_gray;
wire [7:0] rd_pntr_gray;
wire [7:0] rdside_wr_pntr_bin;
wire [7:0] wrside_rd_pntr_bin;
wire [8:1] wr_pntr_next;
wire [8:8] rd_pntr_next;
wire [8:0] rd_pntr;
wire [8:0] wr_pntr_gray_reg;
wire [8:0] rd_pntr_gray_reg;
wire [8:0] rdside_wr_pntr_gray;
wire [8:0] rdside_wr_pntr_gray_dly1;
wire [8:0] wrside_rd_pntr_gray;
wire [8:0] wrside_rd_pntr_gray_dly1;
wire [8:8] wr_pntr;
wire VCC;
wire GND;
  LUT2 ram_wren_Z_s0 (
    .F(ram_wren_Z),
    .I0(adcfifo_full),
    .I1(adcfifo_write) 
);
defparam ram_wren_Z_s0.INIT=4'h4;
  LUT2 wr_pntr_gray_0_s0 (
    .F(wr_pntr_gray[0]),
    .I0(ram_wraddr[0]),
    .I1(ram_wraddr[1]) 
);
defparam wr_pntr_gray_0_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_1_s0 (
    .F(wr_pntr_gray[1]),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]) 
);
defparam wr_pntr_gray_1_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_2_s0 (
    .F(wr_pntr_gray[2]),
    .I0(ram_wraddr[2]),
    .I1(ram_wraddr[3]) 
);
defparam wr_pntr_gray_2_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_3_s0 (
    .F(wr_pntr_gray[3]),
    .I0(ram_wraddr[3]),
    .I1(ram_wraddr[4]) 
);
defparam wr_pntr_gray_3_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_4_s0 (
    .F(wr_pntr_gray[4]),
    .I0(ram_wraddr[4]),
    .I1(ram_wraddr[5]) 
);
defparam wr_pntr_gray_4_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_5_s0 (
    .F(wr_pntr_gray[5]),
    .I0(ram_wraddr[5]),
    .I1(ram_wraddr[6]) 
);
defparam wr_pntr_gray_5_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_6_s0 (
    .F(wr_pntr_gray[6]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[7]) 
);
defparam wr_pntr_gray_6_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_7_s0 (
    .F(wr_pntr_gray[7]),
    .I0(ram_wraddr[7]),
    .I1(wr_pntr[8]) 
);
defparam wr_pntr_gray_7_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_0_s0 (
    .F(rd_pntr_gray[0]),
    .I0(rd_pntr[0]),
    .I1(rd_pntr[1]) 
);
defparam rd_pntr_gray_0_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_1_s0 (
    .F(rd_pntr_gray[1]),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]) 
);
defparam rd_pntr_gray_1_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_2_s0 (
    .F(rd_pntr_gray[2]),
    .I0(rd_pntr[2]),
    .I1(rd_pntr[3]) 
);
defparam rd_pntr_gray_2_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_3_s0 (
    .F(rd_pntr_gray[3]),
    .I0(rd_pntr[3]),
    .I1(rd_pntr[4]) 
);
defparam rd_pntr_gray_3_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_4_s0 (
    .F(rd_pntr_gray[4]),
    .I0(rd_pntr[4]),
    .I1(rd_pntr[5]) 
);
defparam rd_pntr_gray_4_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_5_s0 (
    .F(rd_pntr_gray[5]),
    .I0(rd_pntr[5]),
    .I1(rd_pntr[6]) 
);
defparam rd_pntr_gray_5_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_6_s0 (
    .F(rd_pntr_gray[6]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[7]) 
);
defparam rd_pntr_gray_6_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_7_s0 (
    .F(rd_pntr_gray[7]),
    .I0(rd_pntr[7]),
    .I1(rd_pntr[8]) 
);
defparam rd_pntr_gray_7_s0.INIT=4'h6;
  LUT3 rdside_wr_pntr_bin_0_s0 (
    .F(rdside_wr_pntr_bin[0]),
    .I0(rdside_wr_pntr_gray_dly1[0]),
    .I1(rdside_wr_pntr_gray_dly1[1]),
    .I2(rdside_wr_pntr_bin[2]) 
);
defparam rdside_wr_pntr_bin_0_s0.INIT=8'h96;
  LUT2 rdside_wr_pntr_bin_1_s0 (
    .F(rdside_wr_pntr_bin[1]),
    .I0(rdside_wr_pntr_gray_dly1[1]),
    .I1(rdside_wr_pntr_bin[2]) 
);
defparam rdside_wr_pntr_bin_1_s0.INIT=4'h6;
  LUT4 rdside_wr_pntr_bin_2_s0 (
    .F(rdside_wr_pntr_bin[2]),
    .I0(rdside_wr_pntr_gray_dly1[2]),
    .I1(rdside_wr_pntr_gray_dly1[3]),
    .I2(rdside_wr_pntr_gray_dly1[4]),
    .I3(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_2_s0.INIT=16'h6996;
  LUT3 rdside_wr_pntr_bin_3_s0 (
    .F(rdside_wr_pntr_bin[3]),
    .I0(rdside_wr_pntr_gray_dly1[3]),
    .I1(rdside_wr_pntr_gray_dly1[4]),
    .I2(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_3_s0.INIT=8'h96;
  LUT2 rdside_wr_pntr_bin_4_s0 (
    .F(rdside_wr_pntr_bin[4]),
    .I0(rdside_wr_pntr_gray_dly1[4]),
    .I1(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_4_s0.INIT=4'h6;
  LUT2 rdside_wr_pntr_bin_7_s0 (
    .F(rdside_wr_pntr_bin[7]),
    .I0(rdside_wr_pntr_gray_dly1[8]),
    .I1(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_7_s0.INIT=4'h6;
  LUT3 wrside_rd_pntr_bin_0_s0 (
    .F(wrside_rd_pntr_bin[0]),
    .I0(wrside_rd_pntr_gray_dly1[0]),
    .I1(wrside_rd_pntr_gray_dly1[1]),
    .I2(wrside_rd_pntr_bin[2]) 
);
defparam wrside_rd_pntr_bin_0_s0.INIT=8'h96;
  LUT2 wrside_rd_pntr_bin_1_s0 (
    .F(wrside_rd_pntr_bin[1]),
    .I0(wrside_rd_pntr_gray_dly1[1]),
    .I1(wrside_rd_pntr_bin[2]) 
);
defparam wrside_rd_pntr_bin_1_s0.INIT=4'h6;
  LUT4 wrside_rd_pntr_bin_2_s0 (
    .F(wrside_rd_pntr_bin[2]),
    .I0(wrside_rd_pntr_gray_dly1[2]),
    .I1(wrside_rd_pntr_gray_dly1[3]),
    .I2(wrside_rd_pntr_gray_dly1[4]),
    .I3(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_2_s0.INIT=16'h6996;
  LUT3 wrside_rd_pntr_bin_3_s0 (
    .F(wrside_rd_pntr_bin[3]),
    .I0(wrside_rd_pntr_gray_dly1[3]),
    .I1(wrside_rd_pntr_gray_dly1[4]),
    .I2(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_3_s0.INIT=8'h96;
  LUT2 wrside_rd_pntr_bin_4_s0 (
    .F(wrside_rd_pntr_bin[4]),
    .I0(wrside_rd_pntr_gray_dly1[4]),
    .I1(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_4_s0.INIT=4'h6;
  LUT2 wrside_rd_pntr_bin_7_s0 (
    .F(wrside_rd_pntr_bin[7]),
    .I0(wrside_rd_pntr_gray_dly1[8]),
    .I1(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_7_s0.INIT=4'h6;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(n295_3),
    .I1(wrside_rd_pntr_gray_dly1[8]),
    .I2(wr_pntr_next[8]) 
);
defparam n297_s0.INIT=8'h14;
  LUT3 wr_pntr_next_2_s3 (
    .F(wr_pntr_next[2]),
    .I0(ram_wraddr[1]),
    .I1(wr_pntr_next_1_8),
    .I2(ram_wraddr[2]) 
);
defparam wr_pntr_next_2_s3.INIT=8'h78;
  LUT4 wr_pntr_next_3_s3 (
    .F(wr_pntr_next[3]),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]),
    .I2(wr_pntr_next_1_8),
    .I3(ram_wraddr[3]) 
);
defparam wr_pntr_next_3_s3.INIT=16'h7F80;
  LUT2 wr_pntr_next_4_s3 (
    .F(wr_pntr_next[4]),
    .I0(ram_wraddr[4]),
    .I1(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_4_s3.INIT=4'h6;
  LUT3 wr_pntr_next_5_s3 (
    .F(wr_pntr_next[5]),
    .I0(ram_wraddr[4]),
    .I1(wr_pntr_next_4_8),
    .I2(ram_wraddr[5]) 
);
defparam wr_pntr_next_5_s3.INIT=8'h78;
  LUT3 wr_pntr_next_7_s3 (
    .F(wr_pntr_next[7]),
    .I0(ram_wraddr[6]),
    .I1(wr_pntr_next_6_8),
    .I2(ram_wraddr[7]) 
);
defparam wr_pntr_next_7_s3.INIT=8'h78;
  LUT4 wr_pntr_next_8_s2 (
    .F(wr_pntr_next[8]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[7]),
    .I2(wr_pntr_next_6_8),
    .I3(wr_pntr[8]) 
);
defparam wr_pntr_next_8_s2.INIT=16'h7F80;
  LUT2 ram_rdaddr_1_s6 (
    .F(ram_rdaddr[1]),
    .I0(rd_pntr[1]),
    .I1(ram_rdaddr_1_13) 
);
defparam ram_rdaddr_1_s6.INIT=4'h6;
  LUT3 ram_rdaddr_2_s6 (
    .F(ram_rdaddr[2]),
    .I0(rd_pntr[1]),
    .I1(ram_rdaddr_1_13),
    .I2(rd_pntr[2]) 
);
defparam ram_rdaddr_2_s6.INIT=8'h78;
  LUT4 ram_rdaddr_3_s6 (
    .F(ram_rdaddr[3]),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]),
    .I2(ram_rdaddr_1_13),
    .I3(rd_pntr[3]) 
);
defparam ram_rdaddr_3_s6.INIT=16'h7F80;
  LUT2 ram_rdaddr_4_s6 (
    .F(ram_rdaddr[4]),
    .I0(rd_pntr[4]),
    .I1(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_4_s6.INIT=4'h6;
  LUT3 ram_rdaddr_5_s6 (
    .F(ram_rdaddr[5]),
    .I0(rd_pntr[4]),
    .I1(ram_rdaddr_4_11),
    .I2(rd_pntr[5]) 
);
defparam ram_rdaddr_5_s6.INIT=8'h78;
  LUT3 ram_rdaddr_7_s6 (
    .F(ram_rdaddr[7]),
    .I0(rd_pntr[6]),
    .I1(ram_rdaddr_6_11),
    .I2(rd_pntr[7]) 
);
defparam ram_rdaddr_7_s6.INIT=8'h78;
  LUT4 rd_pntr_next_8_s2 (
    .F(rd_pntr_next[8]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[7]),
    .I2(ram_rdaddr_6_11),
    .I3(rd_pntr[8]) 
);
defparam rd_pntr_next_8_s2.INIT=16'h7F80;
  LUT3 wr_pntr_next_1_s4 (
    .F(wr_pntr_next_1_8),
    .I0(adcfifo_full),
    .I1(adcfifo_write),
    .I2(ram_wraddr[0]) 
);
defparam wr_pntr_next_1_s4.INIT=8'h40;
  LUT4 wr_pntr_next_4_s4 (
    .F(wr_pntr_next_4_8),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]),
    .I2(ram_wraddr[3]),
    .I3(wr_pntr_next_1_8) 
);
defparam wr_pntr_next_4_s4.INIT=16'h8000;
  LUT3 wr_pntr_next_6_s4 (
    .F(wr_pntr_next_6_8),
    .I0(ram_wraddr[4]),
    .I1(ram_wraddr[5]),
    .I2(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_6_s4.INIT=8'h80;
  LUT4 ram_rdaddr_4_s7 (
    .F(ram_rdaddr_4_11),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]),
    .I2(rd_pntr[3]),
    .I3(ram_rdaddr_1_13) 
);
defparam ram_rdaddr_4_s7.INIT=16'h8000;
  LUT3 ram_rdaddr_6_s7 (
    .F(ram_rdaddr_6_11),
    .I0(rd_pntr[4]),
    .I1(rd_pntr[5]),
    .I2(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_6_s7.INIT=8'h80;
  LUT3 wr_pntr_next_0_s4 (
    .F(wr_pntr_next_0_9),
    .I0(ram_wraddr[0]),
    .I1(adcfifo_full),
    .I2(adcfifo_write) 
);
defparam wr_pntr_next_0_s4.INIT=8'h9A;
  LUT3 rdside_wr_pntr_bin_6_s1 (
    .F(rdside_wr_pntr_bin[6]),
    .I0(rdside_wr_pntr_gray_dly1[6]),
    .I1(rdside_wr_pntr_gray_dly1[8]),
    .I2(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_6_s1.INIT=8'h96;
  LUT3 wrside_rd_pntr_bin_6_s1 (
    .F(wrside_rd_pntr_bin[6]),
    .I0(wrside_rd_pntr_gray_dly1[6]),
    .I1(wrside_rd_pntr_gray_dly1[8]),
    .I2(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_6_s1.INIT=8'h96;
  LUT4 ram_rdaddr_6_s8 (
    .F(ram_rdaddr[6]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[4]),
    .I2(rd_pntr[5]),
    .I3(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_6_s8.INIT=16'h6AAA;
  LUT4 wr_pntr_next_6_s5 (
    .F(wr_pntr_next[6]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[4]),
    .I2(ram_wraddr[5]),
    .I3(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_6_s5.INIT=16'h6AAA;
  LUT4 wr_pntr_next_1_s5 (
    .F(wr_pntr_next[1]),
    .I0(ram_wraddr[1]),
    .I1(adcfifo_full),
    .I2(adcfifo_write),
    .I3(ram_wraddr[0]) 
);
defparam wr_pntr_next_1_s5.INIT=16'h9AAA;
  LUT4 ram_rdaddr_1_s8 (
    .F(ram_rdaddr_1_13),
    .I0(adcfifo_read),
    .I1(rd_pntr[0]),
    .I2(empty_pre),
    .I3(empty_pre_dly1) 
);
defparam ram_rdaddr_1_s8.INIT=16'h0008;
  LUT4 ram_rdaddr_0_s7 (
    .F(ram_rdaddr[0]),
    .I0(adcfifo_read),
    .I1(empty_pre),
    .I2(empty_pre_dly1),
    .I3(rd_pntr[0]) 
);
defparam ram_rdaddr_0_s7.INIT=16'hFD02;
  LUT3 n281_s1 (
    .F(n281_7),
    .I0(rdside_wr_pntr_gray_dly1[8]),
    .I1(rd_pntr_next[8]),
    .I2(n279_3) 
);
defparam n281_s1.INIT=8'h09;
  LUT4 rdside_wr_pntr_bin_5_s1 (
    .F(rdside_wr_pntr_bin[5]),
    .I0(rdside_wr_pntr_gray_dly1[5]),
    .I1(rdside_wr_pntr_gray_dly1[6]),
    .I2(rdside_wr_pntr_gray_dly1[8]),
    .I3(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_5_s1.INIT=16'h6996;
  LUT4 wrside_rd_pntr_bin_5_s1 (
    .F(wrside_rd_pntr_bin[5]),
    .I0(wrside_rd_pntr_gray_dly1[5]),
    .I1(wrside_rd_pntr_gray_dly1[6]),
    .I2(wrside_rd_pntr_gray_dly1[8]),
    .I3(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_5_s1.INIT=16'h6996;
  DFFCE wr_pntr_7_s0 (
    .Q(ram_wraddr[7]),
    .D(wr_pntr_next[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_6_s0 (
    .Q(ram_wraddr[6]),
    .D(wr_pntr_next[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_5_s0 (
    .Q(ram_wraddr[5]),
    .D(wr_pntr_next[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_4_s0 (
    .Q(ram_wraddr[4]),
    .D(wr_pntr_next[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_3_s0 (
    .Q(ram_wraddr[3]),
    .D(wr_pntr_next[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_2_s0 (
    .Q(ram_wraddr[2]),
    .D(wr_pntr_next[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_1_s0 (
    .Q(ram_wraddr[1]),
    .D(wr_pntr_next[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_0_s0 (
    .Q(ram_wraddr[0]),
    .D(wr_pntr_next_0_9),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_8_s0 (
    .Q(rd_pntr[8]),
    .D(rd_pntr_next[8]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_7_s0 (
    .Q(rd_pntr[7]),
    .D(ram_rdaddr[7]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_6_s0 (
    .Q(rd_pntr[6]),
    .D(ram_rdaddr[6]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_5_s0 (
    .Q(rd_pntr[5]),
    .D(ram_rdaddr[5]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_4_s0 (
    .Q(rd_pntr[4]),
    .D(ram_rdaddr[4]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_3_s0 (
    .Q(rd_pntr[3]),
    .D(ram_rdaddr[3]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_2_s0 (
    .Q(rd_pntr[2]),
    .D(ram_rdaddr[2]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_1_s0 (
    .Q(rd_pntr[1]),
    .D(ram_rdaddr[1]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_0_s0 (
    .Q(rd_pntr[0]),
    .D(ram_rdaddr[0]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_8_s0 (
    .Q(wr_pntr_gray_reg[8]),
    .D(wr_pntr[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_7_s0 (
    .Q(wr_pntr_gray_reg[7]),
    .D(wr_pntr_gray[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_6_s0 (
    .Q(wr_pntr_gray_reg[6]),
    .D(wr_pntr_gray[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_5_s0 (
    .Q(wr_pntr_gray_reg[5]),
    .D(wr_pntr_gray[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_4_s0 (
    .Q(wr_pntr_gray_reg[4]),
    .D(wr_pntr_gray[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_3_s0 (
    .Q(wr_pntr_gray_reg[3]),
    .D(wr_pntr_gray[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_2_s0 (
    .Q(wr_pntr_gray_reg[2]),
    .D(wr_pntr_gray[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_1_s0 (
    .Q(wr_pntr_gray_reg[1]),
    .D(wr_pntr_gray[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_0_s0 (
    .Q(wr_pntr_gray_reg[0]),
    .D(wr_pntr_gray[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_8_s0 (
    .Q(rd_pntr_gray_reg[8]),
    .D(rd_pntr[8]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_7_s0 (
    .Q(rd_pntr_gray_reg[7]),
    .D(rd_pntr_gray[7]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_6_s0 (
    .Q(rd_pntr_gray_reg[6]),
    .D(rd_pntr_gray[6]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_5_s0 (
    .Q(rd_pntr_gray_reg[5]),
    .D(rd_pntr_gray[5]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_4_s0 (
    .Q(rd_pntr_gray_reg[4]),
    .D(rd_pntr_gray[4]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_3_s0 (
    .Q(rd_pntr_gray_reg[3]),
    .D(rd_pntr_gray[3]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_2_s0 (
    .Q(rd_pntr_gray_reg[2]),
    .D(rd_pntr_gray[2]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_1_s0 (
    .Q(rd_pntr_gray_reg[1]),
    .D(rd_pntr_gray[1]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_0_s0 (
    .Q(rd_pntr_gray_reg[0]),
    .D(rd_pntr_gray[0]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_8_s0 (
    .Q(rdside_wr_pntr_gray[8]),
    .D(wr_pntr_gray_reg[8]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_7_s0 (
    .Q(rdside_wr_pntr_gray[7]),
    .D(wr_pntr_gray_reg[7]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_6_s0 (
    .Q(rdside_wr_pntr_gray[6]),
    .D(wr_pntr_gray_reg[6]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_5_s0 (
    .Q(rdside_wr_pntr_gray[5]),
    .D(wr_pntr_gray_reg[5]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_4_s0 (
    .Q(rdside_wr_pntr_gray[4]),
    .D(wr_pntr_gray_reg[4]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_3_s0 (
    .Q(rdside_wr_pntr_gray[3]),
    .D(wr_pntr_gray_reg[3]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_2_s0 (
    .Q(rdside_wr_pntr_gray[2]),
    .D(wr_pntr_gray_reg[2]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_1_s0 (
    .Q(rdside_wr_pntr_gray[1]),
    .D(wr_pntr_gray_reg[1]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_0_s0 (
    .Q(rdside_wr_pntr_gray[0]),
    .D(wr_pntr_gray_reg[0]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_8_s0 (
    .Q(rdside_wr_pntr_gray_dly1[8]),
    .D(rdside_wr_pntr_gray[8]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_7_s0 (
    .Q(rdside_wr_pntr_gray_dly1[7]),
    .D(rdside_wr_pntr_gray[7]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_6_s0 (
    .Q(rdside_wr_pntr_gray_dly1[6]),
    .D(rdside_wr_pntr_gray[6]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_5_s0 (
    .Q(rdside_wr_pntr_gray_dly1[5]),
    .D(rdside_wr_pntr_gray[5]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_4_s0 (
    .Q(rdside_wr_pntr_gray_dly1[4]),
    .D(rdside_wr_pntr_gray[4]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_3_s0 (
    .Q(rdside_wr_pntr_gray_dly1[3]),
    .D(rdside_wr_pntr_gray[3]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_2_s0 (
    .Q(rdside_wr_pntr_gray_dly1[2]),
    .D(rdside_wr_pntr_gray[2]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_1_s0 (
    .Q(rdside_wr_pntr_gray_dly1[1]),
    .D(rdside_wr_pntr_gray[1]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_0_s0 (
    .Q(rdside_wr_pntr_gray_dly1[0]),
    .D(rdside_wr_pntr_gray[0]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_8_s0 (
    .Q(wrside_rd_pntr_gray[8]),
    .D(rd_pntr_gray_reg[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_7_s0 (
    .Q(wrside_rd_pntr_gray[7]),
    .D(rd_pntr_gray_reg[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_6_s0 (
    .Q(wrside_rd_pntr_gray[6]),
    .D(rd_pntr_gray_reg[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_5_s0 (
    .Q(wrside_rd_pntr_gray[5]),
    .D(rd_pntr_gray_reg[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_4_s0 (
    .Q(wrside_rd_pntr_gray[4]),
    .D(rd_pntr_gray_reg[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_3_s0 (
    .Q(wrside_rd_pntr_gray[3]),
    .D(rd_pntr_gray_reg[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_2_s0 (
    .Q(wrside_rd_pntr_gray[2]),
    .D(rd_pntr_gray_reg[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_1_s0 (
    .Q(wrside_rd_pntr_gray[1]),
    .D(rd_pntr_gray_reg[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_0_s0 (
    .Q(wrside_rd_pntr_gray[0]),
    .D(rd_pntr_gray_reg[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_8_s0 (
    .Q(wrside_rd_pntr_gray_dly1[8]),
    .D(wrside_rd_pntr_gray[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_7_s0 (
    .Q(wrside_rd_pntr_gray_dly1[7]),
    .D(wrside_rd_pntr_gray[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_6_s0 (
    .Q(wrside_rd_pntr_gray_dly1[6]),
    .D(wrside_rd_pntr_gray[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_5_s0 (
    .Q(wrside_rd_pntr_gray_dly1[5]),
    .D(wrside_rd_pntr_gray[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_4_s0 (
    .Q(wrside_rd_pntr_gray_dly1[4]),
    .D(wrside_rd_pntr_gray[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_3_s0 (
    .Q(wrside_rd_pntr_gray_dly1[3]),
    .D(wrside_rd_pntr_gray[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_2_s0 (
    .Q(wrside_rd_pntr_gray_dly1[2]),
    .D(wrside_rd_pntr_gray[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_1_s0 (
    .Q(wrside_rd_pntr_gray_dly1[1]),
    .D(wrside_rd_pntr_gray[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_0_s0 (
    .Q(wrside_rd_pntr_gray_dly1[0]),
    .D(wrside_rd_pntr_gray[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFPE empty_pre_dly1_s0 (
    .Q(empty_pre_dly1),
    .D(empty_pre),
    .CLK(clk_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  DFFCE full_s0 (
    .Q(adcfifo_full),
    .D(n297_3),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_8_s0 (
    .Q(wr_pntr[8]),
    .D(wr_pntr_next[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFPE empty_pre_s0 (
    .Q(empty_pre),
    .D(n281_7),
    .CLK(clk_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  ALU n272_s0 (
    .SUM(n272_1_SUM),
    .COUT(n272_3),
    .I0(rdside_wr_pntr_bin[0]),
    .I1(ram_rdaddr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n272_s0.ALU_MODE=3;
  ALU n273_s0 (
    .SUM(n273_1_SUM),
    .COUT(n273_3),
    .I0(rdside_wr_pntr_bin[1]),
    .I1(ram_rdaddr[1]),
    .I3(GND),
    .CIN(n272_3) 
);
defparam n273_s0.ALU_MODE=3;
  ALU n274_s0 (
    .SUM(n274_1_SUM),
    .COUT(n274_3),
    .I0(rdside_wr_pntr_bin[2]),
    .I1(ram_rdaddr[2]),
    .I3(GND),
    .CIN(n273_3) 
);
defparam n274_s0.ALU_MODE=3;
  ALU n275_s0 (
    .SUM(n275_1_SUM),
    .COUT(n275_3),
    .I0(rdside_wr_pntr_bin[3]),
    .I1(ram_rdaddr[3]),
    .I3(GND),
    .CIN(n274_3) 
);
defparam n275_s0.ALU_MODE=3;
  ALU n276_s0 (
    .SUM(n276_1_SUM),
    .COUT(n276_3),
    .I0(rdside_wr_pntr_bin[4]),
    .I1(ram_rdaddr[4]),
    .I3(GND),
    .CIN(n275_3) 
);
defparam n276_s0.ALU_MODE=3;
  ALU n277_s0 (
    .SUM(n277_1_SUM),
    .COUT(n277_3),
    .I0(rdside_wr_pntr_bin[5]),
    .I1(ram_rdaddr[5]),
    .I3(GND),
    .CIN(n276_3) 
);
defparam n277_s0.ALU_MODE=3;
  ALU n278_s0 (
    .SUM(n278_1_SUM),
    .COUT(n278_3),
    .I0(rdside_wr_pntr_bin[6]),
    .I1(ram_rdaddr[6]),
    .I3(GND),
    .CIN(n277_3) 
);
defparam n278_s0.ALU_MODE=3;
  ALU n279_s0 (
    .SUM(n279_1_SUM),
    .COUT(n279_3),
    .I0(rdside_wr_pntr_bin[7]),
    .I1(ram_rdaddr[7]),
    .I3(GND),
    .CIN(n278_3) 
);
defparam n279_s0.ALU_MODE=3;
  ALU n288_s0 (
    .SUM(n288_1_SUM),
    .COUT(n288_3),
    .I0(wrside_rd_pntr_bin[0]),
    .I1(wr_pntr_next_0_9),
    .I3(GND),
    .CIN(GND) 
);
defparam n288_s0.ALU_MODE=3;
  ALU n289_s0 (
    .SUM(n289_1_SUM),
    .COUT(n289_3),
    .I0(wrside_rd_pntr_bin[1]),
    .I1(wr_pntr_next[1]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n289_s0.ALU_MODE=3;
  ALU n290_s0 (
    .SUM(n290_1_SUM),
    .COUT(n290_3),
    .I0(wrside_rd_pntr_bin[2]),
    .I1(wr_pntr_next[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n290_s0.ALU_MODE=3;
  ALU n291_s0 (
    .SUM(n291_1_SUM),
    .COUT(n291_3),
    .I0(wrside_rd_pntr_bin[3]),
    .I1(wr_pntr_next[3]),
    .I3(GND),
    .CIN(n290_3) 
);
defparam n291_s0.ALU_MODE=3;
  ALU n292_s0 (
    .SUM(n292_1_SUM),
    .COUT(n292_3),
    .I0(wrside_rd_pntr_bin[4]),
    .I1(wr_pntr_next[4]),
    .I3(GND),
    .CIN(n291_3) 
);
defparam n292_s0.ALU_MODE=3;
  ALU n293_s0 (
    .SUM(n293_1_SUM),
    .COUT(n293_3),
    .I0(wrside_rd_pntr_bin[5]),
    .I1(wr_pntr_next[5]),
    .I3(GND),
    .CIN(n292_3) 
);
defparam n293_s0.ALU_MODE=3;
  ALU n294_s0 (
    .SUM(n294_1_SUM),
    .COUT(n294_3),
    .I0(wrside_rd_pntr_bin[6]),
    .I1(wr_pntr_next[6]),
    .I3(GND),
    .CIN(n293_3) 
);
defparam n294_s0.ALU_MODE=3;
  ALU n295_s0 (
    .SUM(n295_1_SUM),
    .COUT(n295_3),
    .I0(wrside_rd_pntr_bin[7]),
    .I1(wr_pntr_next[7]),
    .I3(GND),
    .CIN(n294_3) 
);
defparam n295_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* async_fifo_ctrl */
module dpram (
  I2S_BCLK_d,
  ram_wren_Z,
  clk_d,
  ram_wraddr,
  ram_rdaddr,
  adcfifo_writedata,
  rddata_tmp_0,
  rddata_tmp_1,
  rddata_tmp_2,
  rddata_tmp_3,
  rddata_tmp_4,
  rddata_tmp_5,
  rddata_tmp_6,
  rddata_tmp_7,
  rddata_tmp_8,
  rddata_tmp_9,
  rddata_tmp_10,
  rddata_tmp_11,
  rddata_tmp_12,
  rddata_tmp_15
)
;
input I2S_BCLK_d;
input ram_wren_Z;
input clk_d;
input [7:0] ram_wraddr;
input [7:0] ram_rdaddr;
input [15:0] adcfifo_writedata;
output rddata_tmp_0;
output rddata_tmp_1;
output rddata_tmp_2;
output rddata_tmp_3;
output rddata_tmp_4;
output rddata_tmp_5;
output rddata_tmp_6;
output rddata_tmp_7;
output rddata_tmp_8;
output rddata_tmp_9;
output rddata_tmp_10;
output rddata_tmp_11;
output rddata_tmp_12;
output rddata_tmp_15;
wire [31:13] DO;
wire VCC;
wire GND;
  SDPB \use_bram.ram_use_bram.ram_0_0_s  (
    .DO({DO[31:16],rddata_tmp_15,DO[14:13],rddata_tmp_12,rddata_tmp_11,rddata_tmp_10,rddata_tmp_9,rddata_tmp_8,rddata_tmp_7,rddata_tmp_6,rddata_tmp_5,rddata_tmp_4,rddata_tmp_3,rddata_tmp_2,rddata_tmp_1,rddata_tmp_0}),
    .CLKA(I2S_BCLK_d),
    .CEA(ram_wren_Z),
    .CLKB(clk_d),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,ram_wraddr[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ram_rdaddr[7:0],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adcfifo_writedata[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam \use_bram.ram_use_bram.ram_0_0_s .BIT_WIDTH_0=16;
defparam \use_bram.ram_use_bram.ram_0_0_s .BIT_WIDTH_1=16;
defparam \use_bram.ram_use_bram.ram_0_0_s .READ_MODE=1'b0;
defparam \use_bram.ram_use_bram.ram_0_0_s .RESET_MODE="SYNC";
defparam \use_bram.ram_use_bram.ram_0_0_s .BLK_SEL_0=3'b000;
defparam \use_bram.ram_use_bram.ram_0_0_s .BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dpram */
module async_fifo (
  clk_d,
  n10_6,
  adcfifo_read,
  I2S_BCLK_d,
  adcfifo_write,
  adcfifo_writedata,
  empty_pre_dly1,
  empty_pre,
  adcfifo_readdata_0,
  adcfifo_readdata_1,
  adcfifo_readdata_2,
  adcfifo_readdata_3,
  adcfifo_readdata_4,
  adcfifo_readdata_5,
  adcfifo_readdata_6,
  adcfifo_readdata_7,
  adcfifo_readdata_8,
  adcfifo_readdata_9,
  adcfifo_readdata_10,
  adcfifo_readdata_11,
  adcfifo_readdata_12,
  adcfifo_readdata_15
)
;
input clk_d;
input n10_6;
input adcfifo_read;
input I2S_BCLK_d;
input adcfifo_write;
input [15:0] adcfifo_writedata;
output empty_pre_dly1;
output empty_pre;
output adcfifo_readdata_0;
output adcfifo_readdata_1;
output adcfifo_readdata_2;
output adcfifo_readdata_3;
output adcfifo_readdata_4;
output adcfifo_readdata_5;
output adcfifo_readdata_6;
output adcfifo_readdata_7;
output adcfifo_readdata_8;
output adcfifo_readdata_9;
output adcfifo_readdata_10;
output adcfifo_readdata_11;
output adcfifo_readdata_12;
output adcfifo_readdata_15;
wire ram_wren_Z;
wire [7:0] ram_wraddr;
wire [7:0] ram_rdaddr;
wire [15:0] rddata_tmp;
wire VCC;
wire GND;
  DFFCE rddata_tmp_latch_15_s0 (
    .Q(adcfifo_readdata_15),
    .D(rddata_tmp[15]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_12_s0 (
    .Q(adcfifo_readdata_12),
    .D(rddata_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_11_s0 (
    .Q(adcfifo_readdata_11),
    .D(rddata_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_10_s0 (
    .Q(adcfifo_readdata_10),
    .D(rddata_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_9_s0 (
    .Q(adcfifo_readdata_9),
    .D(rddata_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_8_s0 (
    .Q(adcfifo_readdata_8),
    .D(rddata_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_7_s0 (
    .Q(adcfifo_readdata_7),
    .D(rddata_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_6_s0 (
    .Q(adcfifo_readdata_6),
    .D(rddata_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_5_s0 (
    .Q(adcfifo_readdata_5),
    .D(rddata_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_4_s0 (
    .Q(adcfifo_readdata_4),
    .D(rddata_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_3_s0 (
    .Q(adcfifo_readdata_3),
    .D(rddata_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_2_s0 (
    .Q(adcfifo_readdata_2),
    .D(rddata_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_1_s0 (
    .Q(adcfifo_readdata_1),
    .D(rddata_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  DFFCE rddata_tmp_latch_0_s0 (
    .Q(adcfifo_readdata_0),
    .D(rddata_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(adcfifo_read) 
);
  async_fifo_ctrl async_fifo_ctrl_inst (
    .I2S_BCLK_d(I2S_BCLK_d),
    .n10_6(n10_6),
    .clk_d(clk_d),
    .adcfifo_write(adcfifo_write),
    .adcfifo_read(adcfifo_read),
    .empty_pre_dly1(empty_pre_dly1),
    .empty_pre(empty_pre),
    .ram_wren_Z(ram_wren_Z),
    .ram_wraddr(ram_wraddr[7:0]),
    .ram_rdaddr(ram_rdaddr[7:0])
);
  dpram dpram_inst (
    .I2S_BCLK_d(I2S_BCLK_d),
    .ram_wren_Z(ram_wren_Z),
    .clk_d(clk_d),
    .ram_wraddr(ram_wraddr[7:0]),
    .ram_rdaddr(ram_rdaddr[7:0]),
    .adcfifo_writedata(adcfifo_writedata[15:0]),
    .rddata_tmp_0(rddata_tmp[0]),
    .rddata_tmp_1(rddata_tmp[1]),
    .rddata_tmp_2(rddata_tmp[2]),
    .rddata_tmp_3(rddata_tmp[3]),
    .rddata_tmp_4(rddata_tmp[4]),
    .rddata_tmp_5(rddata_tmp[5]),
    .rddata_tmp_6(rddata_tmp[6]),
    .rddata_tmp_7(rddata_tmp[7]),
    .rddata_tmp_8(rddata_tmp[8]),
    .rddata_tmp_9(rddata_tmp[9]),
    .rddata_tmp_10(rddata_tmp[10]),
    .rddata_tmp_11(rddata_tmp[11]),
    .rddata_tmp_12(rddata_tmp[12]),
    .rddata_tmp_15(rddata_tmp[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* async_fifo */
module i2s_rx (
  I2S_BCLK_d,
  I2S_ADCDAT_d,
  n10_6,
  I2S_ADCLRC_d,
  clk_d,
  adcfifo_read,
  empty_pre_dly1,
  empty_pre,
  adcfifo_readdata_0,
  adcfifo_readdata_1,
  adcfifo_readdata_2,
  adcfifo_readdata_3,
  adcfifo_readdata_4,
  adcfifo_readdata_5,
  adcfifo_readdata_6,
  adcfifo_readdata_7,
  adcfifo_readdata_8,
  adcfifo_readdata_9,
  adcfifo_readdata_10,
  adcfifo_readdata_11,
  adcfifo_readdata_12,
  adcfifo_readdata_15
)
;
input I2S_BCLK_d;
input I2S_ADCDAT_d;
input n10_6;
input I2S_ADCLRC_d;
input clk_d;
input adcfifo_read;
output empty_pre_dly1;
output empty_pre;
output adcfifo_readdata_0;
output adcfifo_readdata_1;
output adcfifo_readdata_2;
output adcfifo_readdata_3;
output adcfifo_readdata_4;
output adcfifo_readdata_5;
output adcfifo_readdata_6;
output adcfifo_readdata_7;
output adcfifo_readdata_8;
output adcfifo_readdata_9;
output adcfifo_readdata_10;
output adcfifo_readdata_11;
output adcfifo_readdata_12;
output adcfifo_readdata_15;
wire n13_3;
wire n15_3;
wire n335_8;
wire reg_wrfifo_data_8_8;
wire n402_11;
wire n401_11;
wire n406_12;
wire state_1_9;
wire bit_cnt_7_9;
wire bit_cnt_7_10;
wire reg_wrfifo_data_14_9;
wire reg_wrfifo_data_14_10;
wire reg_wrfifo_data_13_9;
wire reg_wrfifo_data_12_9;
wire reg_wrfifo_data_11_9;
wire reg_wrfifo_data_10_9;
wire reg_wrfifo_data_9_9;
wire reg_wrfifo_data_8_9;
wire reg_wrfifo_data_8_10;
wire reg_wrfifo_data_7_9;
wire n403_12;
wire n401_12;
wire n404_13;
wire reg_wrfifo_data_0_10;
wire n334_12;
wire n30_7;
wire n403_14;
wire reg_wrfifo_data_1_10;
wire reg_wrfifo_data_2_10;
wire reg_wrfifo_data_3_10;
wire reg_wrfifo_data_4_10;
wire reg_wrfifo_data_5_10;
wire reg_wrfifo_data_6_10;
wire reg_wrfifo_data_7_12;
wire reg_wrfifo_data_15_11;
wire reg_wrfifo_data_9_11;
wire reg_wrfifo_data_10_11;
wire reg_wrfifo_data_11_11;
wire reg_wrfifo_data_12_11;
wire reg_wrfifo_data_13_11;
wire reg_wrfifo_data_14_12;
wire n404_15;
wire n405_14;
wire n407_14;
wire n408_15;
wire bit_cnt_7_12;
wire n29_7;
wire n30_10;
wire reg_wrfifo_data_15_13;
wire adclrc_r1;
wire adcdat_r0;
wire adcdat_r1;
wire adclrc_nege;
wire adclrc_pose;
wire adclrc_r0;
wire adcfifo_write;
wire [15:0] adcfifo_writedata;
wire [7:0] bit_cnt;
wire [15:0] reg_wrfifo_data;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 n13_s0 (
    .F(n13_3),
    .I0(adclrc_r0),
    .I1(adclrc_r1) 
);
defparam n13_s0.INIT=4'h4;
  LUT2 n15_s0 (
    .F(n15_3),
    .I0(adclrc_r1),
    .I1(adclrc_r0) 
);
defparam n15_s0.INIT=4'h4;
  LUT2 n335_s4 (
    .F(n335_8),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n335_s4.INIT=4'h8;
  LUT4 reg_wrfifo_data_8_s3 (
    .F(reg_wrfifo_data_8_8),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_14_9),
    .I2(reg_wrfifo_data_8_9),
    .I3(reg_wrfifo_data_8_10) 
);
defparam reg_wrfifo_data_8_s3.INIT=16'h4000;
  LUT4 n402_s6 (
    .F(n402_11),
    .I0(bit_cnt[5]),
    .I1(n403_12),
    .I2(bit_cnt_7_9),
    .I3(bit_cnt[6]) 
);
defparam n402_s6.INIT=16'h0B04;
  LUT4 n401_s6 (
    .F(n401_11),
    .I0(n403_12),
    .I1(n401_12),
    .I2(bit_cnt_7_9),
    .I3(bit_cnt[7]) 
);
defparam n401_s6.INIT=16'h0708;
  LUT4 n406_s7 (
    .F(n406_12),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt_7_9),
    .I3(bit_cnt[2]) 
);
defparam n406_s7.INIT=16'hFEF1;
  LUT4 state_1_s4 (
    .F(state_1_9),
    .I0(adclrc_pose),
    .I1(reg_wrfifo_data_15_11),
    .I2(adclrc_nege),
    .I3(state[0]) 
);
defparam state_1_s4.INIT=16'h770F;
  LUT2 bit_cnt_7_s4 (
    .F(bit_cnt_7_9),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam bit_cnt_7_s4.INIT=4'h1;
  LUT4 bit_cnt_7_s5 (
    .F(bit_cnt_7_10),
    .I0(n30_7),
    .I1(reg_wrfifo_data_15_11),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam bit_cnt_7_s5.INIT=16'hFACF;
  LUT2 reg_wrfifo_data_14_s4 (
    .F(reg_wrfifo_data_14_9),
    .I0(bit_cnt[4]),
    .I1(bit_cnt[3]) 
);
defparam reg_wrfifo_data_14_s4.INIT=4'h4;
  LUT4 reg_wrfifo_data_14_s5 (
    .F(reg_wrfifo_data_14_10),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_14_s5.INIT=16'h4000;
  LUT4 reg_wrfifo_data_13_s4 (
    .F(reg_wrfifo_data_13_9),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[0]),
    .I2(bit_cnt[2]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_13_s4.INIT=16'h4000;
  LUT4 reg_wrfifo_data_12_s4 (
    .F(reg_wrfifo_data_12_9),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_12_s4.INIT=16'h1000;
  LUT4 reg_wrfifo_data_11_s4 (
    .F(reg_wrfifo_data_11_9),
    .I0(bit_cnt[2]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[0]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_11_s4.INIT=16'h4000;
  LUT4 reg_wrfifo_data_10_s4 (
    .F(reg_wrfifo_data_10_9),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[1]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_10_s4.INIT=16'h1000;
  LUT4 reg_wrfifo_data_9_s4 (
    .F(reg_wrfifo_data_9_9),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[0]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_9_s4.INIT=16'h1000;
  LUT3 reg_wrfifo_data_8_s4 (
    .F(reg_wrfifo_data_8_9),
    .I0(bit_cnt[5]),
    .I1(bit_cnt[6]),
    .I2(bit_cnt[7]) 
);
defparam reg_wrfifo_data_8_s4.INIT=8'h01;
  LUT3 reg_wrfifo_data_8_s5 (
    .F(reg_wrfifo_data_8_10),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]) 
);
defparam reg_wrfifo_data_8_s5.INIT=8'h01;
  LUT4 reg_wrfifo_data_7_s4 (
    .F(reg_wrfifo_data_7_9),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]),
    .I3(reg_wrfifo_data_8_9) 
);
defparam reg_wrfifo_data_7_s4.INIT=16'h8000;
  LUT2 n403_s7 (
    .F(n403_12),
    .I0(bit_cnt[4]),
    .I1(n404_13) 
);
defparam n403_s7.INIT=4'h4;
  LUT2 n401_s7 (
    .F(n401_12),
    .I0(bit_cnt[5]),
    .I1(bit_cnt[6]) 
);
defparam n401_s7.INIT=4'h1;
  LUT4 n404_s8 (
    .F(n404_13),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]),
    .I3(bit_cnt[3]) 
);
defparam n404_s8.INIT=16'h0001;
  LUT3 reg_wrfifo_data_0_s4 (
    .F(reg_wrfifo_data_0_10),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n30_7) 
);
defparam reg_wrfifo_data_0_s4.INIT=8'h60;
  LUT2 n334_s6 (
    .F(n334_12),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n334_s6.INIT=4'h9;
  LUT3 n30_s3 (
    .F(n30_7),
    .I0(bit_cnt[4]),
    .I1(n404_13),
    .I2(reg_wrfifo_data_8_9) 
);
defparam n30_s3.INIT=8'h40;
  LUT4 n403_s8 (
    .F(n403_14),
    .I0(bit_cnt_7_9),
    .I1(bit_cnt[5]),
    .I2(bit_cnt[4]),
    .I3(n404_13) 
);
defparam n403_s8.INIT=16'h4144;
  LUT4 reg_wrfifo_data_1_s4 (
    .F(reg_wrfifo_data_1_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_9_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_1_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_2_s4 (
    .F(reg_wrfifo_data_2_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_10_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_2_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_3_s4 (
    .F(reg_wrfifo_data_3_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_11_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_3_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_4_s4 (
    .F(reg_wrfifo_data_4_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_12_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_4_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_5_s4 (
    .F(reg_wrfifo_data_5_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_13_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_5_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_6_s4 (
    .F(reg_wrfifo_data_6_10),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_14_10),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_6_s4.INIT=16'h0004;
  LUT4 reg_wrfifo_data_7_s6 (
    .F(reg_wrfifo_data_7_12),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_7_9),
    .I2(bit_cnt[3]),
    .I3(bit_cnt[4]) 
);
defparam reg_wrfifo_data_7_s6.INIT=16'h0004;
  LUT3 reg_wrfifo_data_15_s5 (
    .F(reg_wrfifo_data_15_11),
    .I0(reg_wrfifo_data_7_9),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]) 
);
defparam reg_wrfifo_data_15_s5.INIT=8'h20;
  LUT4 reg_wrfifo_data_9_s5 (
    .F(reg_wrfifo_data_9_11),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_9_9) 
);
defparam reg_wrfifo_data_9_s5.INIT=16'h1000;
  LUT4 reg_wrfifo_data_10_s5 (
    .F(reg_wrfifo_data_10_11),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_10_9) 
);
defparam reg_wrfifo_data_10_s5.INIT=16'h1000;
  LUT4 reg_wrfifo_data_11_s5 (
    .F(reg_wrfifo_data_11_11),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_11_9) 
);
defparam reg_wrfifo_data_11_s5.INIT=16'h1000;
  LUT4 reg_wrfifo_data_12_s5 (
    .F(reg_wrfifo_data_12_11),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_12_9) 
);
defparam reg_wrfifo_data_12_s5.INIT=16'h1000;
  LUT4 reg_wrfifo_data_13_s5 (
    .F(reg_wrfifo_data_13_11),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_13_9) 
);
defparam reg_wrfifo_data_13_s5.INIT=16'h1000;
  LUT4 reg_wrfifo_data_14_s6 (
    .F(reg_wrfifo_data_14_12),
    .I0(bit_cnt_7_10),
    .I1(bit_cnt[4]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_14_10) 
);
defparam reg_wrfifo_data_14_s6.INIT=16'h1000;
  LUT4 n404_s9 (
    .F(n404_15),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n404_13),
    .I3(bit_cnt[4]) 
);
defparam n404_s9.INIT=16'h1FF1;
  LUT4 n405_s8 (
    .F(n405_14),
    .I0(state[0]),
    .I1(state[1]),
    .I2(bit_cnt[3]),
    .I3(reg_wrfifo_data_8_10) 
);
defparam n405_s8.INIT=16'h1FF1;
  LUT4 n407_s8 (
    .F(n407_14),
    .I0(state[0]),
    .I1(state[1]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n407_s8.INIT=16'hF11F;
  LUT3 n408_s9 (
    .F(n408_15),
    .I0(state[0]),
    .I1(state[1]),
    .I2(bit_cnt[0]) 
);
defparam n408_s9.INIT=8'h1F;
  LUT4 bit_cnt_7_s6 (
    .F(bit_cnt_7_12),
    .I0(state[0]),
    .I1(state[1]),
    .I2(adclrc_nege),
    .I3(bit_cnt_7_10) 
);
defparam bit_cnt_7_s6.INIT=16'h10FF;
  LUT3 n29_s3 (
    .F(n29_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(state_1_9) 
);
defparam n29_s3.INIT=8'h26;
  LUT4 n30_s5 (
    .F(n30_10),
    .I0(state[1]),
    .I1(state[0]),
    .I2(state_1_9),
    .I3(n30_7) 
);
defparam n30_s5.INIT=16'h6341;
  LUT4 reg_wrfifo_data_15_s6 (
    .F(reg_wrfifo_data_15_13),
    .I0(bit_cnt_7_10),
    .I1(reg_wrfifo_data_7_9),
    .I2(bit_cnt[4]),
    .I3(bit_cnt[3]) 
);
defparam reg_wrfifo_data_15_s6.INIT=16'h0400;
  DFFCE adclrc_r1_s0 (
    .Q(adclrc_r1),
    .D(adclrc_r0),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE adcdat_r0_s0 (
    .Q(adcdat_r0),
    .D(I2S_ADCDAT_d),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE adcdat_r1_s0 (
    .Q(adcdat_r1),
    .D(adcdat_r0),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE adclrc_nege_s0 (
    .Q(adclrc_nege),
    .D(n13_3),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE adclrc_pose_s0 (
    .Q(adclrc_pose),
    .D(n15_3),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE adcfifo_writedata_15_s0 (
    .Q(adcfifo_writedata[15]),
    .D(reg_wrfifo_data[15]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_14_s0 (
    .Q(adcfifo_writedata[14]),
    .D(reg_wrfifo_data[14]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_13_s0 (
    .Q(adcfifo_writedata[13]),
    .D(reg_wrfifo_data[13]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_12_s0 (
    .Q(adcfifo_writedata[12]),
    .D(reg_wrfifo_data[12]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_11_s0 (
    .Q(adcfifo_writedata[11]),
    .D(reg_wrfifo_data[11]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_10_s0 (
    .Q(adcfifo_writedata[10]),
    .D(reg_wrfifo_data[10]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_9_s0 (
    .Q(adcfifo_writedata[9]),
    .D(reg_wrfifo_data[9]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_8_s0 (
    .Q(adcfifo_writedata[8]),
    .D(reg_wrfifo_data[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_7_s0 (
    .Q(adcfifo_writedata[7]),
    .D(reg_wrfifo_data[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_6_s0 (
    .Q(adcfifo_writedata[6]),
    .D(reg_wrfifo_data[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_5_s0 (
    .Q(adcfifo_writedata[5]),
    .D(reg_wrfifo_data[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_4_s0 (
    .Q(adcfifo_writedata[4]),
    .D(reg_wrfifo_data[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_3_s0 (
    .Q(adcfifo_writedata[3]),
    .D(reg_wrfifo_data[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_2_s0 (
    .Q(adcfifo_writedata[2]),
    .D(reg_wrfifo_data[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_1_s0 (
    .Q(adcfifo_writedata[1]),
    .D(reg_wrfifo_data[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adcfifo_writedata_0_s0 (
    .Q(adcfifo_writedata[0]),
    .D(reg_wrfifo_data[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n335_8) 
);
  DFFCE adclrc_r0_s0 (
    .Q(adclrc_r0),
    .D(I2S_ADCLRC_d),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE bit_cnt_7_s1 (
    .Q(bit_cnt[7]),
    .D(n401_11),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_7_s1.INIT=1'b0;
  DFFCE bit_cnt_6_s1 (
    .Q(bit_cnt[6]),
    .D(n402_11),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_6_s1.INIT=1'b0;
  DFFCE bit_cnt_5_s1 (
    .Q(bit_cnt[5]),
    .D(n403_14),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_5_s1.INIT=1'b0;
  DFFCE bit_cnt_4_s1 (
    .Q(bit_cnt[4]),
    .D(n404_15),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_4_s1.INIT=1'b0;
  DFFCE bit_cnt_3_s1 (
    .Q(bit_cnt[3]),
    .D(n405_14),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_3_s1.INIT=1'b0;
  DFFCE bit_cnt_2_s1 (
    .Q(bit_cnt[2]),
    .D(n406_12),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_2_s1.INIT=1'b0;
  DFFCE bit_cnt_1_s1 (
    .Q(bit_cnt[1]),
    .D(n407_14),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_1_s1.INIT=1'b0;
  DFFCE bit_cnt_0_s1 (
    .Q(bit_cnt[0]),
    .D(n408_15),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_12) 
);
defparam bit_cnt_0_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_15_s1 (
    .Q(reg_wrfifo_data[15]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_15_13) 
);
defparam reg_wrfifo_data_15_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_14_s1 (
    .Q(reg_wrfifo_data[14]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_14_12) 
);
defparam reg_wrfifo_data_14_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_13_s1 (
    .Q(reg_wrfifo_data[13]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_13_11) 
);
defparam reg_wrfifo_data_13_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_12_s1 (
    .Q(reg_wrfifo_data[12]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_12_11) 
);
defparam reg_wrfifo_data_12_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_11_s1 (
    .Q(reg_wrfifo_data[11]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_11_11) 
);
defparam reg_wrfifo_data_11_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_10_s1 (
    .Q(reg_wrfifo_data[10]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_10_11) 
);
defparam reg_wrfifo_data_10_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_9_s1 (
    .Q(reg_wrfifo_data[9]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_9_11) 
);
defparam reg_wrfifo_data_9_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_8_s1 (
    .Q(reg_wrfifo_data[8]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_8_8) 
);
defparam reg_wrfifo_data_8_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_7_s1 (
    .Q(reg_wrfifo_data[7]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_7_12) 
);
defparam reg_wrfifo_data_7_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_6_s1 (
    .Q(reg_wrfifo_data[6]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_6_10) 
);
defparam reg_wrfifo_data_6_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_5_s1 (
    .Q(reg_wrfifo_data[5]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_5_10) 
);
defparam reg_wrfifo_data_5_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_4_s1 (
    .Q(reg_wrfifo_data[4]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_4_10) 
);
defparam reg_wrfifo_data_4_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_3_s1 (
    .Q(reg_wrfifo_data[3]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_3_10) 
);
defparam reg_wrfifo_data_3_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_2_s1 (
    .Q(reg_wrfifo_data[2]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_2_10) 
);
defparam reg_wrfifo_data_2_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_1_s1 (
    .Q(reg_wrfifo_data[1]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_1_10) 
);
defparam reg_wrfifo_data_1_s1.INIT=1'b0;
  DFFCE reg_wrfifo_data_0_s1 (
    .Q(reg_wrfifo_data[0]),
    .D(adcdat_r1),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(reg_wrfifo_data_0_10) 
);
defparam reg_wrfifo_data_0_s1.INIT=1'b0;
  DFFCE adcfifo_write_s1 (
    .Q(adcfifo_write),
    .D(state[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(n334_12) 
);
defparam adcfifo_write_s1.INIT=1'b0;
  DFFCE state_1_s5 (
    .Q(state[1]),
    .D(n29_7),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
defparam state_1_s5.INIT=1'b0;
  DFFCE state_0_s3 (
    .Q(state[0]),
    .D(n30_10),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
defparam state_0_s3.INIT=1'b0;
  async_fifo adc_fifo (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .adcfifo_read(adcfifo_read),
    .I2S_BCLK_d(I2S_BCLK_d),
    .adcfifo_write(adcfifo_write),
    .adcfifo_writedata(adcfifo_writedata[15:0]),
    .empty_pre_dly1(empty_pre_dly1),
    .empty_pre(empty_pre),
    .adcfifo_readdata_0(adcfifo_readdata_0),
    .adcfifo_readdata_1(adcfifo_readdata_1),
    .adcfifo_readdata_2(adcfifo_readdata_2),
    .adcfifo_readdata_3(adcfifo_readdata_3),
    .adcfifo_readdata_4(adcfifo_readdata_4),
    .adcfifo_readdata_5(adcfifo_readdata_5),
    .adcfifo_readdata_6(adcfifo_readdata_6),
    .adcfifo_readdata_7(adcfifo_readdata_7),
    .adcfifo_readdata_8(adcfifo_readdata_8),
    .adcfifo_readdata_9(adcfifo_readdata_9),
    .adcfifo_readdata_10(adcfifo_readdata_10),
    .adcfifo_readdata_11(adcfifo_readdata_11),
    .adcfifo_readdata_12(adcfifo_readdata_12),
    .adcfifo_readdata_15(adcfifo_readdata_15)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2s_rx */
module async_fifo_ctrl_0 (
  clk_d,
  n10_6,
  I2S_BCLK_d,
  dacfifo_write,
  daclrc_nege,
  empty_pre_dly1,
  dacfifo_full,
  empty_pre,
  ram_wren_Z,
  ram_wraddr,
  ram_rdaddr
)
;
input clk_d;
input n10_6;
input I2S_BCLK_d;
input dacfifo_write;
input daclrc_nege;
output empty_pre_dly1;
output dacfifo_full;
output empty_pre;
output ram_wren_Z;
output [7:0] ram_wraddr;
output [7:0] ram_rdaddr;
wire n297_3;
wire wr_pntr_next_1_8;
wire wr_pntr_next_4_8;
wire wr_pntr_next_6_8;
wire ram_rdaddr_4_11;
wire ram_rdaddr_6_11;
wire wr_pntr_next_0_9;
wire ram_rdaddr_1_13;
wire n281_6;
wire n272_1_SUM;
wire n272_3;
wire n273_1_SUM;
wire n273_3;
wire n274_1_SUM;
wire n274_3;
wire n275_1_SUM;
wire n275_3;
wire n276_1_SUM;
wire n276_3;
wire n277_1_SUM;
wire n277_3;
wire n278_1_SUM;
wire n278_3;
wire n279_1_SUM;
wire n279_3;
wire n288_1_SUM;
wire n288_3;
wire n289_1_SUM;
wire n289_3;
wire n290_1_SUM;
wire n290_3;
wire n291_1_SUM;
wire n291_3;
wire n292_1_SUM;
wire n292_3;
wire n293_1_SUM;
wire n293_3;
wire n294_1_SUM;
wire n294_3;
wire n295_1_SUM;
wire n295_3;
wire [7:0] wr_pntr_gray;
wire [7:0] rd_pntr_gray;
wire [7:0] rdside_wr_pntr_bin;
wire [7:0] wrside_rd_pntr_bin;
wire [8:1] wr_pntr_next;
wire [8:8] rd_pntr_next;
wire [8:0] rd_pntr;
wire [8:0] wr_pntr_gray_reg;
wire [8:0] rd_pntr_gray_reg;
wire [8:0] rdside_wr_pntr_gray;
wire [8:0] rdside_wr_pntr_gray_dly1;
wire [8:0] wrside_rd_pntr_gray;
wire [8:0] wrside_rd_pntr_gray_dly1;
wire [8:8] wr_pntr;
wire VCC;
wire GND;
  LUT2 ram_wren_Z_s0 (
    .F(ram_wren_Z),
    .I0(dacfifo_full),
    .I1(dacfifo_write) 
);
defparam ram_wren_Z_s0.INIT=4'h4;
  LUT2 wr_pntr_gray_0_s0 (
    .F(wr_pntr_gray[0]),
    .I0(ram_wraddr[0]),
    .I1(ram_wraddr[1]) 
);
defparam wr_pntr_gray_0_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_1_s0 (
    .F(wr_pntr_gray[1]),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]) 
);
defparam wr_pntr_gray_1_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_2_s0 (
    .F(wr_pntr_gray[2]),
    .I0(ram_wraddr[2]),
    .I1(ram_wraddr[3]) 
);
defparam wr_pntr_gray_2_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_3_s0 (
    .F(wr_pntr_gray[3]),
    .I0(ram_wraddr[3]),
    .I1(ram_wraddr[4]) 
);
defparam wr_pntr_gray_3_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_4_s0 (
    .F(wr_pntr_gray[4]),
    .I0(ram_wraddr[4]),
    .I1(ram_wraddr[5]) 
);
defparam wr_pntr_gray_4_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_5_s0 (
    .F(wr_pntr_gray[5]),
    .I0(ram_wraddr[5]),
    .I1(ram_wraddr[6]) 
);
defparam wr_pntr_gray_5_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_6_s0 (
    .F(wr_pntr_gray[6]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[7]) 
);
defparam wr_pntr_gray_6_s0.INIT=4'h6;
  LUT2 wr_pntr_gray_7_s0 (
    .F(wr_pntr_gray[7]),
    .I0(ram_wraddr[7]),
    .I1(wr_pntr[8]) 
);
defparam wr_pntr_gray_7_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_0_s0 (
    .F(rd_pntr_gray[0]),
    .I0(rd_pntr[0]),
    .I1(rd_pntr[1]) 
);
defparam rd_pntr_gray_0_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_1_s0 (
    .F(rd_pntr_gray[1]),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]) 
);
defparam rd_pntr_gray_1_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_2_s0 (
    .F(rd_pntr_gray[2]),
    .I0(rd_pntr[2]),
    .I1(rd_pntr[3]) 
);
defparam rd_pntr_gray_2_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_3_s0 (
    .F(rd_pntr_gray[3]),
    .I0(rd_pntr[3]),
    .I1(rd_pntr[4]) 
);
defparam rd_pntr_gray_3_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_4_s0 (
    .F(rd_pntr_gray[4]),
    .I0(rd_pntr[4]),
    .I1(rd_pntr[5]) 
);
defparam rd_pntr_gray_4_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_5_s0 (
    .F(rd_pntr_gray[5]),
    .I0(rd_pntr[5]),
    .I1(rd_pntr[6]) 
);
defparam rd_pntr_gray_5_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_6_s0 (
    .F(rd_pntr_gray[6]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[7]) 
);
defparam rd_pntr_gray_6_s0.INIT=4'h6;
  LUT2 rd_pntr_gray_7_s0 (
    .F(rd_pntr_gray[7]),
    .I0(rd_pntr[7]),
    .I1(rd_pntr[8]) 
);
defparam rd_pntr_gray_7_s0.INIT=4'h6;
  LUT3 rdside_wr_pntr_bin_0_s0 (
    .F(rdside_wr_pntr_bin[0]),
    .I0(rdside_wr_pntr_gray_dly1[0]),
    .I1(rdside_wr_pntr_gray_dly1[1]),
    .I2(rdside_wr_pntr_bin[2]) 
);
defparam rdside_wr_pntr_bin_0_s0.INIT=8'h96;
  LUT2 rdside_wr_pntr_bin_1_s0 (
    .F(rdside_wr_pntr_bin[1]),
    .I0(rdside_wr_pntr_gray_dly1[1]),
    .I1(rdside_wr_pntr_bin[2]) 
);
defparam rdside_wr_pntr_bin_1_s0.INIT=4'h6;
  LUT4 rdside_wr_pntr_bin_2_s0 (
    .F(rdside_wr_pntr_bin[2]),
    .I0(rdside_wr_pntr_gray_dly1[2]),
    .I1(rdside_wr_pntr_gray_dly1[3]),
    .I2(rdside_wr_pntr_gray_dly1[4]),
    .I3(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_2_s0.INIT=16'h6996;
  LUT3 rdside_wr_pntr_bin_3_s0 (
    .F(rdside_wr_pntr_bin[3]),
    .I0(rdside_wr_pntr_gray_dly1[3]),
    .I1(rdside_wr_pntr_gray_dly1[4]),
    .I2(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_3_s0.INIT=8'h96;
  LUT2 rdside_wr_pntr_bin_4_s0 (
    .F(rdside_wr_pntr_bin[4]),
    .I0(rdside_wr_pntr_gray_dly1[4]),
    .I1(rdside_wr_pntr_bin[5]) 
);
defparam rdside_wr_pntr_bin_4_s0.INIT=4'h6;
  LUT2 rdside_wr_pntr_bin_7_s0 (
    .F(rdside_wr_pntr_bin[7]),
    .I0(rdside_wr_pntr_gray_dly1[8]),
    .I1(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_7_s0.INIT=4'h6;
  LUT3 wrside_rd_pntr_bin_0_s0 (
    .F(wrside_rd_pntr_bin[0]),
    .I0(wrside_rd_pntr_gray_dly1[0]),
    .I1(wrside_rd_pntr_gray_dly1[1]),
    .I2(wrside_rd_pntr_bin[2]) 
);
defparam wrside_rd_pntr_bin_0_s0.INIT=8'h96;
  LUT2 wrside_rd_pntr_bin_1_s0 (
    .F(wrside_rd_pntr_bin[1]),
    .I0(wrside_rd_pntr_gray_dly1[1]),
    .I1(wrside_rd_pntr_bin[2]) 
);
defparam wrside_rd_pntr_bin_1_s0.INIT=4'h6;
  LUT4 wrside_rd_pntr_bin_2_s0 (
    .F(wrside_rd_pntr_bin[2]),
    .I0(wrside_rd_pntr_gray_dly1[2]),
    .I1(wrside_rd_pntr_gray_dly1[3]),
    .I2(wrside_rd_pntr_gray_dly1[4]),
    .I3(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_2_s0.INIT=16'h6996;
  LUT3 wrside_rd_pntr_bin_3_s0 (
    .F(wrside_rd_pntr_bin[3]),
    .I0(wrside_rd_pntr_gray_dly1[3]),
    .I1(wrside_rd_pntr_gray_dly1[4]),
    .I2(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_3_s0.INIT=8'h96;
  LUT2 wrside_rd_pntr_bin_4_s0 (
    .F(wrside_rd_pntr_bin[4]),
    .I0(wrside_rd_pntr_gray_dly1[4]),
    .I1(wrside_rd_pntr_bin[5]) 
);
defparam wrside_rd_pntr_bin_4_s0.INIT=4'h6;
  LUT2 wrside_rd_pntr_bin_7_s0 (
    .F(wrside_rd_pntr_bin[7]),
    .I0(wrside_rd_pntr_gray_dly1[8]),
    .I1(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_7_s0.INIT=4'h6;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(n295_3),
    .I1(wrside_rd_pntr_gray_dly1[8]),
    .I2(wr_pntr_next[8]) 
);
defparam n297_s0.INIT=8'h14;
  LUT3 wr_pntr_next_2_s3 (
    .F(wr_pntr_next[2]),
    .I0(ram_wraddr[1]),
    .I1(wr_pntr_next_1_8),
    .I2(ram_wraddr[2]) 
);
defparam wr_pntr_next_2_s3.INIT=8'h78;
  LUT4 wr_pntr_next_3_s3 (
    .F(wr_pntr_next[3]),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]),
    .I2(wr_pntr_next_1_8),
    .I3(ram_wraddr[3]) 
);
defparam wr_pntr_next_3_s3.INIT=16'h7F80;
  LUT2 wr_pntr_next_4_s3 (
    .F(wr_pntr_next[4]),
    .I0(ram_wraddr[4]),
    .I1(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_4_s3.INIT=4'h6;
  LUT3 wr_pntr_next_5_s3 (
    .F(wr_pntr_next[5]),
    .I0(ram_wraddr[4]),
    .I1(wr_pntr_next_4_8),
    .I2(ram_wraddr[5]) 
);
defparam wr_pntr_next_5_s3.INIT=8'h78;
  LUT3 wr_pntr_next_7_s3 (
    .F(wr_pntr_next[7]),
    .I0(ram_wraddr[6]),
    .I1(wr_pntr_next_6_8),
    .I2(ram_wraddr[7]) 
);
defparam wr_pntr_next_7_s3.INIT=8'h78;
  LUT4 wr_pntr_next_8_s2 (
    .F(wr_pntr_next[8]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[7]),
    .I2(wr_pntr_next_6_8),
    .I3(wr_pntr[8]) 
);
defparam wr_pntr_next_8_s2.INIT=16'h7F80;
  LUT2 ram_rdaddr_1_s6 (
    .F(ram_rdaddr[1]),
    .I0(rd_pntr[1]),
    .I1(ram_rdaddr_1_13) 
);
defparam ram_rdaddr_1_s6.INIT=4'h6;
  LUT3 ram_rdaddr_2_s6 (
    .F(ram_rdaddr[2]),
    .I0(rd_pntr[1]),
    .I1(ram_rdaddr_1_13),
    .I2(rd_pntr[2]) 
);
defparam ram_rdaddr_2_s6.INIT=8'h78;
  LUT4 ram_rdaddr_3_s6 (
    .F(ram_rdaddr[3]),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]),
    .I2(ram_rdaddr_1_13),
    .I3(rd_pntr[3]) 
);
defparam ram_rdaddr_3_s6.INIT=16'h7F80;
  LUT2 ram_rdaddr_4_s6 (
    .F(ram_rdaddr[4]),
    .I0(rd_pntr[4]),
    .I1(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_4_s6.INIT=4'h6;
  LUT3 ram_rdaddr_5_s6 (
    .F(ram_rdaddr[5]),
    .I0(rd_pntr[4]),
    .I1(ram_rdaddr_4_11),
    .I2(rd_pntr[5]) 
);
defparam ram_rdaddr_5_s6.INIT=8'h78;
  LUT3 ram_rdaddr_7_s6 (
    .F(ram_rdaddr[7]),
    .I0(rd_pntr[6]),
    .I1(ram_rdaddr_6_11),
    .I2(rd_pntr[7]) 
);
defparam ram_rdaddr_7_s6.INIT=8'h78;
  LUT4 rd_pntr_next_8_s2 (
    .F(rd_pntr_next[8]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[7]),
    .I2(ram_rdaddr_6_11),
    .I3(rd_pntr[8]) 
);
defparam rd_pntr_next_8_s2.INIT=16'h7F80;
  LUT3 wr_pntr_next_1_s4 (
    .F(wr_pntr_next_1_8),
    .I0(dacfifo_full),
    .I1(dacfifo_write),
    .I2(ram_wraddr[0]) 
);
defparam wr_pntr_next_1_s4.INIT=8'h40;
  LUT4 wr_pntr_next_4_s4 (
    .F(wr_pntr_next_4_8),
    .I0(ram_wraddr[1]),
    .I1(ram_wraddr[2]),
    .I2(ram_wraddr[3]),
    .I3(wr_pntr_next_1_8) 
);
defparam wr_pntr_next_4_s4.INIT=16'h8000;
  LUT3 wr_pntr_next_6_s4 (
    .F(wr_pntr_next_6_8),
    .I0(ram_wraddr[4]),
    .I1(ram_wraddr[5]),
    .I2(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_6_s4.INIT=8'h80;
  LUT4 ram_rdaddr_4_s7 (
    .F(ram_rdaddr_4_11),
    .I0(rd_pntr[1]),
    .I1(rd_pntr[2]),
    .I2(rd_pntr[3]),
    .I3(ram_rdaddr_1_13) 
);
defparam ram_rdaddr_4_s7.INIT=16'h8000;
  LUT3 ram_rdaddr_6_s7 (
    .F(ram_rdaddr_6_11),
    .I0(rd_pntr[4]),
    .I1(rd_pntr[5]),
    .I2(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_6_s7.INIT=8'h80;
  LUT3 wr_pntr_next_0_s4 (
    .F(wr_pntr_next_0_9),
    .I0(ram_wraddr[0]),
    .I1(dacfifo_full),
    .I2(dacfifo_write) 
);
defparam wr_pntr_next_0_s4.INIT=8'h9A;
  LUT3 rdside_wr_pntr_bin_6_s1 (
    .F(rdside_wr_pntr_bin[6]),
    .I0(rdside_wr_pntr_gray_dly1[6]),
    .I1(rdside_wr_pntr_gray_dly1[8]),
    .I2(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_6_s1.INIT=8'h96;
  LUT3 wrside_rd_pntr_bin_6_s1 (
    .F(wrside_rd_pntr_bin[6]),
    .I0(wrside_rd_pntr_gray_dly1[6]),
    .I1(wrside_rd_pntr_gray_dly1[8]),
    .I2(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_6_s1.INIT=8'h96;
  LUT4 ram_rdaddr_6_s8 (
    .F(ram_rdaddr[6]),
    .I0(rd_pntr[6]),
    .I1(rd_pntr[4]),
    .I2(rd_pntr[5]),
    .I3(ram_rdaddr_4_11) 
);
defparam ram_rdaddr_6_s8.INIT=16'h6AAA;
  LUT4 wr_pntr_next_6_s5 (
    .F(wr_pntr_next[6]),
    .I0(ram_wraddr[6]),
    .I1(ram_wraddr[4]),
    .I2(ram_wraddr[5]),
    .I3(wr_pntr_next_4_8) 
);
defparam wr_pntr_next_6_s5.INIT=16'h6AAA;
  LUT4 wr_pntr_next_1_s5 (
    .F(wr_pntr_next[1]),
    .I0(ram_wraddr[1]),
    .I1(dacfifo_full),
    .I2(dacfifo_write),
    .I3(ram_wraddr[0]) 
);
defparam wr_pntr_next_1_s5.INIT=16'h9AAA;
  LUT4 ram_rdaddr_1_s8 (
    .F(ram_rdaddr_1_13),
    .I0(rd_pntr[0]),
    .I1(empty_pre),
    .I2(empty_pre_dly1),
    .I3(daclrc_nege) 
);
defparam ram_rdaddr_1_s8.INIT=16'h0200;
  LUT4 ram_rdaddr_0_s7 (
    .F(ram_rdaddr[0]),
    .I0(rd_pntr[0]),
    .I1(empty_pre),
    .I2(empty_pre_dly1),
    .I3(daclrc_nege) 
);
defparam ram_rdaddr_0_s7.INIT=16'hA9AA;
  LUT3 n281_s1 (
    .F(n281_6),
    .I0(rdside_wr_pntr_gray_dly1[8]),
    .I1(rd_pntr_next[8]),
    .I2(n279_3) 
);
defparam n281_s1.INIT=8'h09;
  LUT4 rdside_wr_pntr_bin_5_s1 (
    .F(rdside_wr_pntr_bin[5]),
    .I0(rdside_wr_pntr_gray_dly1[5]),
    .I1(rdside_wr_pntr_gray_dly1[6]),
    .I2(rdside_wr_pntr_gray_dly1[8]),
    .I3(rdside_wr_pntr_gray_dly1[7]) 
);
defparam rdside_wr_pntr_bin_5_s1.INIT=16'h6996;
  LUT4 wrside_rd_pntr_bin_5_s1 (
    .F(wrside_rd_pntr_bin[5]),
    .I0(wrside_rd_pntr_gray_dly1[5]),
    .I1(wrside_rd_pntr_gray_dly1[6]),
    .I2(wrside_rd_pntr_gray_dly1[8]),
    .I3(wrside_rd_pntr_gray_dly1[7]) 
);
defparam wrside_rd_pntr_bin_5_s1.INIT=16'h6996;
  DFFCE wr_pntr_7_s0 (
    .Q(ram_wraddr[7]),
    .D(wr_pntr_next[7]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_6_s0 (
    .Q(ram_wraddr[6]),
    .D(wr_pntr_next[6]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_5_s0 (
    .Q(ram_wraddr[5]),
    .D(wr_pntr_next[5]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_4_s0 (
    .Q(ram_wraddr[4]),
    .D(wr_pntr_next[4]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_3_s0 (
    .Q(ram_wraddr[3]),
    .D(wr_pntr_next[3]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_2_s0 (
    .Q(ram_wraddr[2]),
    .D(wr_pntr_next[2]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_1_s0 (
    .Q(ram_wraddr[1]),
    .D(wr_pntr_next[1]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_0_s0 (
    .Q(ram_wraddr[0]),
    .D(wr_pntr_next_0_9),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_8_s0 (
    .Q(rd_pntr[8]),
    .D(rd_pntr_next[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_7_s0 (
    .Q(rd_pntr[7]),
    .D(ram_rdaddr[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_6_s0 (
    .Q(rd_pntr[6]),
    .D(ram_rdaddr[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_5_s0 (
    .Q(rd_pntr[5]),
    .D(ram_rdaddr[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_4_s0 (
    .Q(rd_pntr[4]),
    .D(ram_rdaddr[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_3_s0 (
    .Q(rd_pntr[3]),
    .D(ram_rdaddr[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_2_s0 (
    .Q(rd_pntr[2]),
    .D(ram_rdaddr[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_1_s0 (
    .Q(rd_pntr[1]),
    .D(ram_rdaddr[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_0_s0 (
    .Q(rd_pntr[0]),
    .D(ram_rdaddr[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_8_s0 (
    .Q(wr_pntr_gray_reg[8]),
    .D(wr_pntr[8]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_7_s0 (
    .Q(wr_pntr_gray_reg[7]),
    .D(wr_pntr_gray[7]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_6_s0 (
    .Q(wr_pntr_gray_reg[6]),
    .D(wr_pntr_gray[6]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_5_s0 (
    .Q(wr_pntr_gray_reg[5]),
    .D(wr_pntr_gray[5]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_4_s0 (
    .Q(wr_pntr_gray_reg[4]),
    .D(wr_pntr_gray[4]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_3_s0 (
    .Q(wr_pntr_gray_reg[3]),
    .D(wr_pntr_gray[3]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_2_s0 (
    .Q(wr_pntr_gray_reg[2]),
    .D(wr_pntr_gray[2]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_1_s0 (
    .Q(wr_pntr_gray_reg[1]),
    .D(wr_pntr_gray[1]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_gray_reg_0_s0 (
    .Q(wr_pntr_gray_reg[0]),
    .D(wr_pntr_gray[0]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_8_s0 (
    .Q(rd_pntr_gray_reg[8]),
    .D(rd_pntr[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_7_s0 (
    .Q(rd_pntr_gray_reg[7]),
    .D(rd_pntr_gray[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_6_s0 (
    .Q(rd_pntr_gray_reg[6]),
    .D(rd_pntr_gray[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_5_s0 (
    .Q(rd_pntr_gray_reg[5]),
    .D(rd_pntr_gray[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_4_s0 (
    .Q(rd_pntr_gray_reg[4]),
    .D(rd_pntr_gray[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_3_s0 (
    .Q(rd_pntr_gray_reg[3]),
    .D(rd_pntr_gray[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_2_s0 (
    .Q(rd_pntr_gray_reg[2]),
    .D(rd_pntr_gray[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_1_s0 (
    .Q(rd_pntr_gray_reg[1]),
    .D(rd_pntr_gray[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rd_pntr_gray_reg_0_s0 (
    .Q(rd_pntr_gray_reg[0]),
    .D(rd_pntr_gray[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_8_s0 (
    .Q(rdside_wr_pntr_gray[8]),
    .D(wr_pntr_gray_reg[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_7_s0 (
    .Q(rdside_wr_pntr_gray[7]),
    .D(wr_pntr_gray_reg[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_6_s0 (
    .Q(rdside_wr_pntr_gray[6]),
    .D(wr_pntr_gray_reg[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_5_s0 (
    .Q(rdside_wr_pntr_gray[5]),
    .D(wr_pntr_gray_reg[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_4_s0 (
    .Q(rdside_wr_pntr_gray[4]),
    .D(wr_pntr_gray_reg[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_3_s0 (
    .Q(rdside_wr_pntr_gray[3]),
    .D(wr_pntr_gray_reg[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_2_s0 (
    .Q(rdside_wr_pntr_gray[2]),
    .D(wr_pntr_gray_reg[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_1_s0 (
    .Q(rdside_wr_pntr_gray[1]),
    .D(wr_pntr_gray_reg[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_0_s0 (
    .Q(rdside_wr_pntr_gray[0]),
    .D(wr_pntr_gray_reg[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_8_s0 (
    .Q(rdside_wr_pntr_gray_dly1[8]),
    .D(rdside_wr_pntr_gray[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_7_s0 (
    .Q(rdside_wr_pntr_gray_dly1[7]),
    .D(rdside_wr_pntr_gray[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_6_s0 (
    .Q(rdside_wr_pntr_gray_dly1[6]),
    .D(rdside_wr_pntr_gray[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_5_s0 (
    .Q(rdside_wr_pntr_gray_dly1[5]),
    .D(rdside_wr_pntr_gray[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_4_s0 (
    .Q(rdside_wr_pntr_gray_dly1[4]),
    .D(rdside_wr_pntr_gray[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_3_s0 (
    .Q(rdside_wr_pntr_gray_dly1[3]),
    .D(rdside_wr_pntr_gray[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_2_s0 (
    .Q(rdside_wr_pntr_gray_dly1[2]),
    .D(rdside_wr_pntr_gray[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_1_s0 (
    .Q(rdside_wr_pntr_gray_dly1[1]),
    .D(rdside_wr_pntr_gray[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE rdside_wr_pntr_gray_dly1_0_s0 (
    .Q(rdside_wr_pntr_gray_dly1[0]),
    .D(rdside_wr_pntr_gray[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_8_s0 (
    .Q(wrside_rd_pntr_gray[8]),
    .D(rd_pntr_gray_reg[8]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_7_s0 (
    .Q(wrside_rd_pntr_gray[7]),
    .D(rd_pntr_gray_reg[7]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_6_s0 (
    .Q(wrside_rd_pntr_gray[6]),
    .D(rd_pntr_gray_reg[6]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_5_s0 (
    .Q(wrside_rd_pntr_gray[5]),
    .D(rd_pntr_gray_reg[5]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_4_s0 (
    .Q(wrside_rd_pntr_gray[4]),
    .D(rd_pntr_gray_reg[4]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_3_s0 (
    .Q(wrside_rd_pntr_gray[3]),
    .D(rd_pntr_gray_reg[3]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_2_s0 (
    .Q(wrside_rd_pntr_gray[2]),
    .D(rd_pntr_gray_reg[2]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_1_s0 (
    .Q(wrside_rd_pntr_gray[1]),
    .D(rd_pntr_gray_reg[1]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_0_s0 (
    .Q(wrside_rd_pntr_gray[0]),
    .D(rd_pntr_gray_reg[0]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_8_s0 (
    .Q(wrside_rd_pntr_gray_dly1[8]),
    .D(wrside_rd_pntr_gray[8]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_7_s0 (
    .Q(wrside_rd_pntr_gray_dly1[7]),
    .D(wrside_rd_pntr_gray[7]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_6_s0 (
    .Q(wrside_rd_pntr_gray_dly1[6]),
    .D(wrside_rd_pntr_gray[6]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_5_s0 (
    .Q(wrside_rd_pntr_gray_dly1[5]),
    .D(wrside_rd_pntr_gray[5]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_4_s0 (
    .Q(wrside_rd_pntr_gray_dly1[4]),
    .D(wrside_rd_pntr_gray[4]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_3_s0 (
    .Q(wrside_rd_pntr_gray_dly1[3]),
    .D(wrside_rd_pntr_gray[3]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_2_s0 (
    .Q(wrside_rd_pntr_gray_dly1[2]),
    .D(wrside_rd_pntr_gray[2]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_1_s0 (
    .Q(wrside_rd_pntr_gray_dly1[1]),
    .D(wrside_rd_pntr_gray[1]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE wrside_rd_pntr_gray_dly1_0_s0 (
    .Q(wrside_rd_pntr_gray_dly1[0]),
    .D(wrside_rd_pntr_gray[0]),
    .CLK(clk_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFPE empty_pre_dly1_s0 (
    .Q(empty_pre_dly1),
    .D(empty_pre),
    .CLK(I2S_BCLK_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  DFFCE full_s0 (
    .Q(dacfifo_full),
    .D(n297_3),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE wr_pntr_8_s0 (
    .Q(wr_pntr[8]),
    .D(wr_pntr_next[8]),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFPE empty_pre_s0 (
    .Q(empty_pre),
    .D(n281_6),
    .CLK(I2S_BCLK_d),
    .PRESET(n10_6),
    .CE(VCC) 
);
  ALU n272_s0 (
    .SUM(n272_1_SUM),
    .COUT(n272_3),
    .I0(rdside_wr_pntr_bin[0]),
    .I1(ram_rdaddr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n272_s0.ALU_MODE=3;
  ALU n273_s0 (
    .SUM(n273_1_SUM),
    .COUT(n273_3),
    .I0(rdside_wr_pntr_bin[1]),
    .I1(ram_rdaddr[1]),
    .I3(GND),
    .CIN(n272_3) 
);
defparam n273_s0.ALU_MODE=3;
  ALU n274_s0 (
    .SUM(n274_1_SUM),
    .COUT(n274_3),
    .I0(rdside_wr_pntr_bin[2]),
    .I1(ram_rdaddr[2]),
    .I3(GND),
    .CIN(n273_3) 
);
defparam n274_s0.ALU_MODE=3;
  ALU n275_s0 (
    .SUM(n275_1_SUM),
    .COUT(n275_3),
    .I0(rdside_wr_pntr_bin[3]),
    .I1(ram_rdaddr[3]),
    .I3(GND),
    .CIN(n274_3) 
);
defparam n275_s0.ALU_MODE=3;
  ALU n276_s0 (
    .SUM(n276_1_SUM),
    .COUT(n276_3),
    .I0(rdside_wr_pntr_bin[4]),
    .I1(ram_rdaddr[4]),
    .I3(GND),
    .CIN(n275_3) 
);
defparam n276_s0.ALU_MODE=3;
  ALU n277_s0 (
    .SUM(n277_1_SUM),
    .COUT(n277_3),
    .I0(rdside_wr_pntr_bin[5]),
    .I1(ram_rdaddr[5]),
    .I3(GND),
    .CIN(n276_3) 
);
defparam n277_s0.ALU_MODE=3;
  ALU n278_s0 (
    .SUM(n278_1_SUM),
    .COUT(n278_3),
    .I0(rdside_wr_pntr_bin[6]),
    .I1(ram_rdaddr[6]),
    .I3(GND),
    .CIN(n277_3) 
);
defparam n278_s0.ALU_MODE=3;
  ALU n279_s0 (
    .SUM(n279_1_SUM),
    .COUT(n279_3),
    .I0(rdside_wr_pntr_bin[7]),
    .I1(ram_rdaddr[7]),
    .I3(GND),
    .CIN(n278_3) 
);
defparam n279_s0.ALU_MODE=3;
  ALU n288_s0 (
    .SUM(n288_1_SUM),
    .COUT(n288_3),
    .I0(wrside_rd_pntr_bin[0]),
    .I1(wr_pntr_next_0_9),
    .I3(GND),
    .CIN(GND) 
);
defparam n288_s0.ALU_MODE=3;
  ALU n289_s0 (
    .SUM(n289_1_SUM),
    .COUT(n289_3),
    .I0(wrside_rd_pntr_bin[1]),
    .I1(wr_pntr_next[1]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n289_s0.ALU_MODE=3;
  ALU n290_s0 (
    .SUM(n290_1_SUM),
    .COUT(n290_3),
    .I0(wrside_rd_pntr_bin[2]),
    .I1(wr_pntr_next[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n290_s0.ALU_MODE=3;
  ALU n291_s0 (
    .SUM(n291_1_SUM),
    .COUT(n291_3),
    .I0(wrside_rd_pntr_bin[3]),
    .I1(wr_pntr_next[3]),
    .I3(GND),
    .CIN(n290_3) 
);
defparam n291_s0.ALU_MODE=3;
  ALU n292_s0 (
    .SUM(n292_1_SUM),
    .COUT(n292_3),
    .I0(wrside_rd_pntr_bin[4]),
    .I1(wr_pntr_next[4]),
    .I3(GND),
    .CIN(n291_3) 
);
defparam n292_s0.ALU_MODE=3;
  ALU n293_s0 (
    .SUM(n293_1_SUM),
    .COUT(n293_3),
    .I0(wrside_rd_pntr_bin[5]),
    .I1(wr_pntr_next[5]),
    .I3(GND),
    .CIN(n292_3) 
);
defparam n293_s0.ALU_MODE=3;
  ALU n294_s0 (
    .SUM(n294_1_SUM),
    .COUT(n294_3),
    .I0(wrside_rd_pntr_bin[6]),
    .I1(wr_pntr_next[6]),
    .I3(GND),
    .CIN(n293_3) 
);
defparam n294_s0.ALU_MODE=3;
  ALU n295_s0 (
    .SUM(n295_1_SUM),
    .COUT(n295_3),
    .I0(wrside_rd_pntr_bin[7]),
    .I1(wr_pntr_next[7]),
    .I3(GND),
    .CIN(n294_3) 
);
defparam n295_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* async_fifo_ctrl_0 */
module dpram_0 (
  clk_d,
  ram_wren_Z,
  I2S_BCLK_d,
  ram_wraddr,
  ram_rdaddr,
  dacfifo_writedata,
  rddata_tmp
)
;
input clk_d;
input ram_wren_Z;
input I2S_BCLK_d;
input [7:0] ram_wraddr;
input [7:0] ram_rdaddr;
input [15:0] dacfifo_writedata;
output [15:0] rddata_tmp;
wire [31:16] DO;
wire VCC;
wire GND;
  SDPB \use_bram.ram_use_bram.ram_0_0_s  (
    .DO({DO[31:16],rddata_tmp[15:0]}),
    .CLKA(clk_d),
    .CEA(ram_wren_Z),
    .CLKB(I2S_BCLK_d),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,ram_wraddr[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ram_rdaddr[7:0],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dacfifo_writedata[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam \use_bram.ram_use_bram.ram_0_0_s .BIT_WIDTH_0=16;
defparam \use_bram.ram_use_bram.ram_0_0_s .BIT_WIDTH_1=16;
defparam \use_bram.ram_use_bram.ram_0_0_s .READ_MODE=1'b0;
defparam \use_bram.ram_use_bram.ram_0_0_s .RESET_MODE="SYNC";
defparam \use_bram.ram_use_bram.ram_0_0_s .BLK_SEL_0=3'b000;
defparam \use_bram.ram_use_bram.ram_0_0_s .BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dpram_0 */
module async_fifo_0 (
  I2S_BCLK_d,
  n10_6,
  dacfifo_rden,
  clk_d,
  dacfifo_write,
  daclrc_nege,
  dacfifo_writedata,
  empty_pre_dly1,
  dacfifo_full,
  empty_pre,
  dacfifo_rddata
)
;
input I2S_BCLK_d;
input n10_6;
input dacfifo_rden;
input clk_d;
input dacfifo_write;
input daclrc_nege;
input [15:0] dacfifo_writedata;
output empty_pre_dly1;
output dacfifo_full;
output empty_pre;
output [15:0] dacfifo_rddata;
wire ram_wren_Z;
wire [7:0] ram_wraddr;
wire [7:0] ram_rdaddr;
wire [15:0] rddata_tmp;
wire VCC;
wire GND;
  DFFCE rddata_tmp_latch_15_s0 (
    .Q(dacfifo_rddata[15]),
    .D(rddata_tmp[15]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_14_s0 (
    .Q(dacfifo_rddata[14]),
    .D(rddata_tmp[14]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_13_s0 (
    .Q(dacfifo_rddata[13]),
    .D(rddata_tmp[13]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_12_s0 (
    .Q(dacfifo_rddata[12]),
    .D(rddata_tmp[12]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_11_s0 (
    .Q(dacfifo_rddata[11]),
    .D(rddata_tmp[11]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_10_s0 (
    .Q(dacfifo_rddata[10]),
    .D(rddata_tmp[10]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_9_s0 (
    .Q(dacfifo_rddata[9]),
    .D(rddata_tmp[9]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_8_s0 (
    .Q(dacfifo_rddata[8]),
    .D(rddata_tmp[8]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_7_s0 (
    .Q(dacfifo_rddata[7]),
    .D(rddata_tmp[7]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_6_s0 (
    .Q(dacfifo_rddata[6]),
    .D(rddata_tmp[6]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_5_s0 (
    .Q(dacfifo_rddata[5]),
    .D(rddata_tmp[5]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_4_s0 (
    .Q(dacfifo_rddata[4]),
    .D(rddata_tmp[4]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_3_s0 (
    .Q(dacfifo_rddata[3]),
    .D(rddata_tmp[3]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_2_s0 (
    .Q(dacfifo_rddata[2]),
    .D(rddata_tmp[2]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_1_s0 (
    .Q(dacfifo_rddata[1]),
    .D(rddata_tmp[1]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  DFFCE rddata_tmp_latch_0_s0 (
    .Q(dacfifo_rddata[0]),
    .D(rddata_tmp[0]),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(dacfifo_rden) 
);
  async_fifo_ctrl_0 async_fifo_ctrl_inst (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .I2S_BCLK_d(I2S_BCLK_d),
    .dacfifo_write(dacfifo_write),
    .daclrc_nege(daclrc_nege),
    .empty_pre_dly1(empty_pre_dly1),
    .dacfifo_full(dacfifo_full),
    .empty_pre(empty_pre),
    .ram_wren_Z(ram_wren_Z),
    .ram_wraddr(ram_wraddr[7:0]),
    .ram_rdaddr(ram_rdaddr[7:0])
);
  dpram_0 dpram_inst (
    .clk_d(clk_d),
    .ram_wren_Z(ram_wren_Z),
    .I2S_BCLK_d(I2S_BCLK_d),
    .ram_wraddr(ram_wraddr[7:0]),
    .ram_rdaddr(ram_rdaddr[7:0]),
    .dacfifo_writedata(dacfifo_writedata[15:0]),
    .rddata_tmp(rddata_tmp[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* async_fifo_0 */
module i2s_tx (
  I2S_BCLK_d,
  n10_6,
  I2S_DACLRC_d,
  clk_d,
  dacfifo_write,
  dacfifo_writedata,
  I2S_DACDAT_d,
  dacfifo_full
)
;
input I2S_BCLK_d;
input n10_6;
input I2S_DACLRC_d;
input clk_d;
input dacfifo_write;
input [15:0] dacfifo_writedata;
output I2S_DACDAT_d;
output dacfifo_full;
wire n65_36;
wire n65_37;
wire n65_38;
wire n65_39;
wire n65_40;
wire n65_41;
wire n65_42;
wire n65_43;
wire dacfifo_rden;
wire n13_3;
wire n15_3;
wire n68_4;
wire n69_4;
wire n71_4;
wire n72_4;
wire n74_4;
wire n146_11;
wire n147_9;
wire state_1_8;
wire n139_16;
wire n138_14;
wire n137_13;
wire bit_cnt_7_8;
wire n68_5;
wire n68_6;
wire n72_5;
wire n147_11;
wire state_1_9;
wire state_1_10;
wire state_1_11;
wire state_1_12;
wire n68_9;
wire n71_8;
wire n71_10;
wire n73_6;
wire n147_13;
wire n70_6;
wire daclrc_pose;
wire daclrc_nege;
wire daclrc_r0;
wire n65_45;
wire n65_47;
wire n65_49;
wire n65_51;
wire n65_53;
wire n65_55;
wire n18_6;
wire n52_6;
wire empty_pre_dly1;
wire empty_pre;
wire [15:0] dacfifo_rddata_r0;
wire [1:0] state;
wire [7:0] bit_cnt;
wire [15:0] dacfifo_rddata;
wire VCC;
wire GND;
  LUT3 n65_s52 (
    .F(n65_36),
    .I0(dacfifo_rddata_r0[0]),
    .I1(dacfifo_rddata_r0[1]),
    .I2(bit_cnt[0]) 
);
defparam n65_s52.INIT=8'hCA;
  LUT3 n65_s53 (
    .F(n65_37),
    .I0(dacfifo_rddata_r0[2]),
    .I1(dacfifo_rddata_r0[3]),
    .I2(bit_cnt[0]) 
);
defparam n65_s53.INIT=8'hCA;
  LUT3 n65_s54 (
    .F(n65_38),
    .I0(dacfifo_rddata_r0[4]),
    .I1(dacfifo_rddata_r0[5]),
    .I2(bit_cnt[0]) 
);
defparam n65_s54.INIT=8'hCA;
  LUT3 n65_s55 (
    .F(n65_39),
    .I0(dacfifo_rddata_r0[6]),
    .I1(dacfifo_rddata_r0[7]),
    .I2(bit_cnt[0]) 
);
defparam n65_s55.INIT=8'hCA;
  LUT3 n65_s56 (
    .F(n65_40),
    .I0(dacfifo_rddata_r0[8]),
    .I1(dacfifo_rddata_r0[9]),
    .I2(bit_cnt[0]) 
);
defparam n65_s56.INIT=8'hCA;
  LUT3 n65_s57 (
    .F(n65_41),
    .I0(dacfifo_rddata_r0[10]),
    .I1(dacfifo_rddata_r0[11]),
    .I2(bit_cnt[0]) 
);
defparam n65_s57.INIT=8'hCA;
  LUT3 n65_s58 (
    .F(n65_42),
    .I0(dacfifo_rddata_r0[12]),
    .I1(dacfifo_rddata_r0[13]),
    .I2(bit_cnt[0]) 
);
defparam n65_s58.INIT=8'hCA;
  LUT3 n65_s59 (
    .F(n65_43),
    .I0(dacfifo_rddata_r0[14]),
    .I1(dacfifo_rddata_r0[15]),
    .I2(bit_cnt[0]) 
);
defparam n65_s59.INIT=8'hCA;
  LUT3 dacfifo_rden_s0 (
    .F(dacfifo_rden),
    .I0(empty_pre),
    .I1(empty_pre_dly1),
    .I2(daclrc_nege) 
);
defparam dacfifo_rden_s0.INIT=8'h10;
  LUT2 n13_s0 (
    .F(n13_3),
    .I0(daclrc_r0),
    .I1(I2S_DACLRC_d) 
);
defparam n13_s0.INIT=4'h4;
  LUT2 n15_s0 (
    .F(n15_3),
    .I0(I2S_DACLRC_d),
    .I1(daclrc_r0) 
);
defparam n15_s0.INIT=4'h4;
  LUT4 n68_s1 (
    .F(n68_4),
    .I0(n68_5),
    .I1(n68_6),
    .I2(bit_cnt[7]),
    .I3(n68_9) 
);
defparam n68_s1.INIT=16'h7800;
  LUT4 n69_s1 (
    .F(n69_4),
    .I0(bit_cnt[5]),
    .I1(n68_5),
    .I2(bit_cnt[6]),
    .I3(n68_9) 
);
defparam n69_s1.INIT=16'hB400;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(n71_8),
    .I1(n71_10),
    .I2(bit_cnt[4]) 
);
defparam n71_s1.INIT=8'hBE;
  LUT4 n72_s1 (
    .F(n72_4),
    .I0(bit_cnt[2]),
    .I1(n72_5),
    .I2(bit_cnt[3]),
    .I3(n68_9) 
);
defparam n72_s1.INIT=16'hB4FF;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n68_9) 
);
defparam n74_s1.INIT=8'h9F;
  LUT4 n146_s6 (
    .F(n146_11),
    .I0(daclrc_pose),
    .I1(state[0]),
    .I2(bit_cnt[0]),
    .I3(n68_9) 
);
defparam n146_s6.INIT=16'h0F73;
  LUT4 n147_s4 (
    .F(n147_9),
    .I0(n147_13),
    .I1(n147_11),
    .I2(n68_9),
    .I3(n139_16) 
);
defparam n147_s4.INIT=16'hACCC;
  LUT4 state_1_s3 (
    .F(state_1_8),
    .I0(state_1_9),
    .I1(bit_cnt_7_8),
    .I2(state_1_10),
    .I3(state[0]) 
);
defparam state_1_s3.INIT=16'h880F;
  LUT2 dacdat_s3 (
    .F(n139_16),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam dacdat_s3.INIT=4'h7;
  LUT2 n138_s8 (
    .F(n138_14),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n138_s8.INIT=4'h1;
  LUT2 n137_s7 (
    .F(n137_13),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n137_s7.INIT=4'h4;
  LUT4 bit_cnt_7_s3 (
    .F(bit_cnt_7_8),
    .I0(daclrc_pose),
    .I1(state_1_9),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam bit_cnt_7_s3.INIT=16'h0BFF;
  LUT2 n68_s2 (
    .F(n68_5),
    .I0(bit_cnt[4]),
    .I1(n71_10) 
);
defparam n68_s2.INIT=4'h4;
  LUT2 n68_s3 (
    .F(n68_6),
    .I0(bit_cnt[5]),
    .I1(bit_cnt[6]) 
);
defparam n68_s3.INIT=4'h1;
  LUT2 n72_s2 (
    .F(n72_5),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n72_s2.INIT=4'h1;
  LUT3 n147_s6 (
    .F(n147_11),
    .I0(daclrc_pose),
    .I1(state[0]),
    .I2(dacfifo_rddata_r0[15]) 
);
defparam n147_s6.INIT=8'h80;
  LUT2 state_1_s4 (
    .F(state_1_9),
    .I0(state_1_11),
    .I1(state_1_12) 
);
defparam state_1_s4.INIT=4'h8;
  LUT4 state_1_s5 (
    .F(state_1_10),
    .I0(n71_10),
    .I1(state_1_11),
    .I2(daclrc_nege),
    .I3(state[1]) 
);
defparam state_1_s5.INIT=16'h770F;
  LUT4 state_1_s6 (
    .F(state_1_11),
    .I0(bit_cnt[4]),
    .I1(bit_cnt[5]),
    .I2(bit_cnt[6]),
    .I3(bit_cnt[7]) 
);
defparam state_1_s6.INIT=16'h0001;
  LUT4 state_1_s7 (
    .F(state_1_12),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(bit_cnt[2]),
    .I3(bit_cnt[3]) 
);
defparam state_1_s7.INIT=16'h8000;
  LUT4 n68_s5 (
    .F(n68_9),
    .I0(state_1_9),
    .I1(state[1]),
    .I2(state[0]),
    .I3(n71_8) 
);
defparam n68_s5.INIT=16'h00DF;
  LUT3 n71_s4 (
    .F(n71_8),
    .I0(daclrc_nege),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n71_s4.INIT=8'h01;
  LUT4 n71_s5 (
    .F(n71_10),
    .I0(bit_cnt[2]),
    .I1(bit_cnt[3]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n71_s5.INIT=16'h0001;
  LUT4 n73_s2 (
    .F(n73_6),
    .I0(bit_cnt[2]),
    .I1(bit_cnt[0]),
    .I2(bit_cnt[1]),
    .I3(n68_9) 
);
defparam n73_s2.INIT=16'hA9FF;
  LUT4 n147_s7 (
    .F(n147_13),
    .I0(bit_cnt[4]),
    .I1(n65_53),
    .I2(n65_55),
    .I3(bit_cnt[3]) 
);
defparam n147_s7.INIT=16'h5044;
  LUT4 n70_s2 (
    .F(n70_6),
    .I0(bit_cnt[5]),
    .I1(bit_cnt[4]),
    .I2(n71_10),
    .I3(n68_9) 
);
defparam n70_s2.INIT=16'h9A00;
  DFFCE daclrc_pose_s0 (
    .Q(daclrc_pose),
    .D(n13_3),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFCE daclrc_nege_s0 (
    .Q(daclrc_nege),
    .D(n15_3),
    .CLK(I2S_BCLK_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_15_s0 (
    .Q(dacfifo_rddata_r0[15]),
    .D(dacfifo_rddata[15]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_14_s0 (
    .Q(dacfifo_rddata_r0[14]),
    .D(dacfifo_rddata[14]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_13_s0 (
    .Q(dacfifo_rddata_r0[13]),
    .D(dacfifo_rddata[13]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_12_s0 (
    .Q(dacfifo_rddata_r0[12]),
    .D(dacfifo_rddata[12]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_11_s0 (
    .Q(dacfifo_rddata_r0[11]),
    .D(dacfifo_rddata[11]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_10_s0 (
    .Q(dacfifo_rddata_r0[10]),
    .D(dacfifo_rddata[10]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_9_s0 (
    .Q(dacfifo_rddata_r0[9]),
    .D(dacfifo_rddata[9]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_8_s0 (
    .Q(dacfifo_rddata_r0[8]),
    .D(dacfifo_rddata[8]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_7_s0 (
    .Q(dacfifo_rddata_r0[7]),
    .D(dacfifo_rddata[7]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_6_s0 (
    .Q(dacfifo_rddata_r0[6]),
    .D(dacfifo_rddata[6]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_5_s0 (
    .Q(dacfifo_rddata_r0[5]),
    .D(dacfifo_rddata[5]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_4_s0 (
    .Q(dacfifo_rddata_r0[4]),
    .D(dacfifo_rddata[4]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_3_s0 (
    .Q(dacfifo_rddata_r0[3]),
    .D(dacfifo_rddata[3]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_2_s0 (
    .Q(dacfifo_rddata_r0[2]),
    .D(dacfifo_rddata[2]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_1_s0 (
    .Q(dacfifo_rddata_r0[1]),
    .D(dacfifo_rddata[1]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE dacfifo_rddata_r0_0_s0 (
    .Q(dacfifo_rddata_r0[0]),
    .D(dacfifo_rddata[0]),
    .CLK(n18_6),
    .RESET(GND),
    .CE(VCC) 
);
  DFFCE daclrc_r0_s0 (
    .Q(daclrc_r0),
    .D(I2S_DACLRC_d),
    .CLK(I2S_BCLK_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(n137_13),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(state_1_8) 
);
defparam state_1_s1.INIT=1'b0;
  DFFCE state_0_s1 (
    .Q(state[0]),
    .D(n138_14),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(state_1_8) 
);
defparam state_0_s1.INIT=1'b0;
  DFFCE dacdat_s1 (
    .Q(I2S_DACDAT_d),
    .D(n147_9),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(n139_16) 
);
defparam dacdat_s1.INIT=1'b0;
  DFFCE bit_cnt_7_s1 (
    .Q(bit_cnt[7]),
    .D(n68_4),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_6_s1 (
    .Q(bit_cnt[6]),
    .D(n69_4),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_5_s1 (
    .Q(bit_cnt[5]),
    .D(n70_6),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_4_s1 (
    .Q(bit_cnt[4]),
    .D(n71_4),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_3_s1 (
    .Q(bit_cnt[3]),
    .D(n72_4),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_2_s1 (
    .Q(bit_cnt[2]),
    .D(n73_6),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_1_s1 (
    .Q(bit_cnt[1]),
    .D(n74_4),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(bit_cnt_7_8) 
);
  DFFCE bit_cnt_0_s1 (
    .Q(bit_cnt[0]),
    .D(n146_11),
    .CLK(n52_6),
    .CLEAR(n10_6),
    .CE(n139_16) 
);
  MUX2_LUT5 n65_s48 (
    .O(n65_45),
    .I0(n65_36),
    .I1(n65_37),
    .S0(bit_cnt[1]) 
);
  MUX2_LUT5 n65_s49 (
    .O(n65_47),
    .I0(n65_38),
    .I1(n65_39),
    .S0(bit_cnt[1]) 
);
  MUX2_LUT5 n65_s50 (
    .O(n65_49),
    .I0(n65_40),
    .I1(n65_41),
    .S0(bit_cnt[1]) 
);
  MUX2_LUT5 n65_s51 (
    .O(n65_51),
    .I0(n65_42),
    .I1(n65_43),
    .S0(bit_cnt[1]) 
);
  MUX2_LUT6 n65_s44 (
    .O(n65_53),
    .I0(n65_45),
    .I1(n65_47),
    .S0(bit_cnt[2]) 
);
  MUX2_LUT6 n65_s45 (
    .O(n65_55),
    .I0(n65_49),
    .I1(n65_51),
    .S0(bit_cnt[2]) 
);
  INV n18_s2 (
    .O(n18_6),
    .I(I2S_DACLRC_d) 
);
  INV n52_s2 (
    .O(n52_6),
    .I(I2S_BCLK_d) 
);
  async_fifo_0 dac_fifo (
    .I2S_BCLK_d(I2S_BCLK_d),
    .n10_6(n10_6),
    .dacfifo_rden(dacfifo_rden),
    .clk_d(clk_d),
    .dacfifo_write(dacfifo_write),
    .daclrc_nege(daclrc_nege),
    .dacfifo_writedata(dacfifo_writedata[15:0]),
    .empty_pre_dly1(empty_pre_dly1),
    .dacfifo_full(dacfifo_full),
    .empty_pre(empty_pre),
    .dacfifo_rddata(dacfifo_rddata[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2s_tx */
module audio_lookback (
  clk,
  reset_n,
  iic_0_scl,
  iic_0_sda,
  led,
  I2S_ADCDAT,
  I2S_ADCLRC,
  I2S_BCLK,
  I2S_DACDAT,
  I2S_DACLRC,
  I2S_MCLK
)
;
input clk;
input reset_n;
inout iic_0_scl;
inout iic_0_sda;
output led;
input I2S_ADCDAT;
input I2S_ADCLRC;
input I2S_BCLK;
output I2S_DACDAT;
input I2S_DACLRC;
output I2S_MCLK;
wire clk_d;
wire reset_n_d;
wire I2S_ADCDAT_d;
wire I2S_ADCLRC_d;
wire I2S_BCLK_d;
wire I2S_DACLRC_d;
wire iic_0_sda_in;
wire n12_5;
wire n19_7;
wire n216_6;
wire dacfifo_write;
wire adcfifo_read;
wire n10_6;
wire I2S_MCLK_d;
wire led_d;
wire iic_0_scl_d;
wire i2c_sdat_o;
wire i2c_sdat_6;
wire empty_pre_dly1;
wire empty_pre;
wire I2S_DACDAT_d;
wire dacfifo_full;
wire [15:0] dis_in_0;
wire [15:0] dacfifo_writedata;
wire [15:0] dis_out_0;
wire [15:0] adcfifo_readdata;
wire VCC;
wire GND;
  IBUF clk_ibuf (
    .O(clk_d),
    .I(clk) 
);
  IBUF reset_n_ibuf (
    .O(reset_n_d),
    .I(reset_n) 
);
  IBUF I2S_ADCDAT_ibuf (
    .O(I2S_ADCDAT_d),
    .I(I2S_ADCDAT) 
);
  IBUF I2S_ADCLRC_ibuf (
    .O(I2S_ADCLRC_d),
    .I(I2S_ADCLRC) 
);
  IBUF I2S_BCLK_ibuf (
    .O(I2S_BCLK_d),
    .I(I2S_BCLK) 
);
  IBUF I2S_DACLRC_ibuf (
    .O(I2S_DACLRC_d),
    .I(I2S_DACLRC) 
);
  OBUF iic_0_scl_obuf (
    .O(iic_0_scl),
    .I(iic_0_scl_d) 
);
  IOBUF iic_0_sda_iobuf (
    .O(iic_0_sda_in),
    .IO(iic_0_sda),
    .I(i2c_sdat_o),
    .OEN(i2c_sdat_6) 
);
  OBUF led_obuf (
    .O(led),
    .I(led_d) 
);
  OBUF I2S_DACDAT_obuf (
    .O(I2S_DACDAT),
    .I(I2S_DACDAT_d) 
);
  OBUF I2S_MCLK_obuf (
    .O(I2S_MCLK),
    .I(I2S_MCLK_d) 
);
  LUT2 n12_s1 (
    .F(n12_5),
    .I0(empty_pre),
    .I1(empty_pre_dly1) 
);
defparam n12_s1.INIT=4'h1;
  LUT3 n19_s3 (
    .F(n19_7),
    .I0(dacfifo_full),
    .I1(empty_pre),
    .I2(empty_pre_dly1) 
);
defparam n19_s3.INIT=8'h01;
  LUT4 n216_s1 (
    .F(n216_6),
    .I0(reset_n_d),
    .I1(dacfifo_full),
    .I2(empty_pre),
    .I3(empty_pre_dly1) 
);
defparam n216_s1.INIT=16'h0002;
  DFFCE dacfifo_write_s0 (
    .Q(dacfifo_write),
    .D(n19_7),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  DFFRE dis_in_0_15_s0 (
    .Q(dis_in_0[15]),
    .D(adcfifo_readdata[15]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_12_s0 (
    .Q(dis_in_0[12]),
    .D(adcfifo_readdata[12]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_11_s0 (
    .Q(dis_in_0[11]),
    .D(adcfifo_readdata[11]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_10_s0 (
    .Q(dis_in_0[10]),
    .D(adcfifo_readdata[10]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_9_s0 (
    .Q(dis_in_0[9]),
    .D(adcfifo_readdata[9]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_8_s0 (
    .Q(dis_in_0[8]),
    .D(adcfifo_readdata[8]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_7_s0 (
    .Q(dis_in_0[7]),
    .D(adcfifo_readdata[7]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_6_s0 (
    .Q(dis_in_0[6]),
    .D(adcfifo_readdata[6]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_5_s0 (
    .Q(dis_in_0[5]),
    .D(adcfifo_readdata[5]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_4_s0 (
    .Q(dis_in_0[4]),
    .D(adcfifo_readdata[4]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_3_s0 (
    .Q(dis_in_0[3]),
    .D(adcfifo_readdata[3]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_2_s0 (
    .Q(dis_in_0[2]),
    .D(adcfifo_readdata[2]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_1_s0 (
    .Q(dis_in_0[1]),
    .D(adcfifo_readdata[1]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dis_in_0_0_s0 (
    .Q(dis_in_0[0]),
    .D(adcfifo_readdata[0]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_15_s0 (
    .Q(dacfifo_writedata[15]),
    .D(dis_out_0[15]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_14_s0 (
    .Q(dacfifo_writedata[14]),
    .D(dis_out_0[14]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_13_s0 (
    .Q(dacfifo_writedata[13]),
    .D(dis_out_0[13]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_12_s0 (
    .Q(dacfifo_writedata[12]),
    .D(dis_out_0[12]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_11_s0 (
    .Q(dacfifo_writedata[11]),
    .D(dis_out_0[11]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_10_s0 (
    .Q(dacfifo_writedata[10]),
    .D(dis_out_0[10]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_9_s0 (
    .Q(dacfifo_writedata[9]),
    .D(dis_out_0[9]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_8_s0 (
    .Q(dacfifo_writedata[8]),
    .D(dis_out_0[8]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_7_s0 (
    .Q(dacfifo_writedata[7]),
    .D(dis_out_0[7]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_6_s0 (
    .Q(dacfifo_writedata[6]),
    .D(dis_out_0[6]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_5_s0 (
    .Q(dacfifo_writedata[5]),
    .D(dis_out_0[5]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_4_s0 (
    .Q(dacfifo_writedata[4]),
    .D(dis_out_0[4]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_3_s0 (
    .Q(dacfifo_writedata[3]),
    .D(dis_out_0[3]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_2_s0 (
    .Q(dacfifo_writedata[2]),
    .D(dis_out_0[2]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_1_s0 (
    .Q(dacfifo_writedata[1]),
    .D(dis_out_0[1]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFRE dacfifo_writedata_0_s0 (
    .Q(dacfifo_writedata[0]),
    .D(dis_out_0[0]),
    .CLK(clk_d),
    .RESET(GND),
    .CE(n216_6) 
);
  DFFCE adcfifo_read_s0 (
    .Q(adcfifo_read),
    .D(n12_5),
    .CLK(clk_d),
    .CLEAR(n10_6),
    .CE(VCC) 
);
  INV n10_s2 (
    .O(n10_6),
    .I(reset_n_d) 
);
  Gowin_PLL Gowin_PLL (
    .clk_d(clk_d),
    .I2S_MCLK_d(I2S_MCLK_d)
);
  WM8960_Init WM8960_Init (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .reset_n_d(reset_n_d),
    .iic_0_sda_in(iic_0_sda_in),
    .led_d(led_d),
    .iic_0_scl_d(iic_0_scl_d),
    .i2c_sdat_o(i2c_sdat_o),
    .i2c_sdat_6(i2c_sdat_6)
);
  distortion distortion_effect_0 (
    .clk_d(clk_d),
    .n10_6(n10_6),
    .reset_n_d(reset_n_d),
    .dis_in_0_0(dis_in_0[0]),
    .dis_in_0_1(dis_in_0[1]),
    .dis_in_0_2(dis_in_0[2]),
    .dis_in_0_3(dis_in_0[3]),
    .dis_in_0_4(dis_in_0[4]),
    .dis_in_0_5(dis_in_0[5]),
    .dis_in_0_6(dis_in_0[6]),
    .dis_in_0_7(dis_in_0[7]),
    .dis_in_0_8(dis_in_0[8]),
    .dis_in_0_9(dis_in_0[9]),
    .dis_in_0_10(dis_in_0[10]),
    .dis_in_0_11(dis_in_0[11]),
    .dis_in_0_12(dis_in_0[12]),
    .dis_in_0_15(dis_in_0[15]),
    .dis_out_0(dis_out_0[15:0])
);
  i2s_rx i2s_rx (
    .I2S_BCLK_d(I2S_BCLK_d),
    .I2S_ADCDAT_d(I2S_ADCDAT_d),
    .n10_6(n10_6),
    .I2S_ADCLRC_d(I2S_ADCLRC_d),
    .clk_d(clk_d),
    .adcfifo_read(adcfifo_read),
    .empty_pre_dly1(empty_pre_dly1),
    .empty_pre(empty_pre),
    .adcfifo_readdata_0(adcfifo_readdata[0]),
    .adcfifo_readdata_1(adcfifo_readdata[1]),
    .adcfifo_readdata_2(adcfifo_readdata[2]),
    .adcfifo_readdata_3(adcfifo_readdata[3]),
    .adcfifo_readdata_4(adcfifo_readdata[4]),
    .adcfifo_readdata_5(adcfifo_readdata[5]),
    .adcfifo_readdata_6(adcfifo_readdata[6]),
    .adcfifo_readdata_7(adcfifo_readdata[7]),
    .adcfifo_readdata_8(adcfifo_readdata[8]),
    .adcfifo_readdata_9(adcfifo_readdata[9]),
    .adcfifo_readdata_10(adcfifo_readdata[10]),
    .adcfifo_readdata_11(adcfifo_readdata[11]),
    .adcfifo_readdata_12(adcfifo_readdata[12]),
    .adcfifo_readdata_15(adcfifo_readdata[15])
);
  i2s_tx i2s_tx (
    .I2S_BCLK_d(I2S_BCLK_d),
    .n10_6(n10_6),
    .I2S_DACLRC_d(I2S_DACLRC_d),
    .clk_d(clk_d),
    .dacfifo_write(dacfifo_write),
    .dacfifo_writedata(dacfifo_writedata[15:0]),
    .I2S_DACDAT_d(I2S_DACDAT_d),
    .dacfifo_full(dacfifo_full)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* audio_lookback */
