
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.99

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    0.42 ^ error_count[27]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_count[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: bist_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.07    0.37    0.37 v bist_done$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net35 (net)
                  0.07    0.00    0.37 v _456_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.43 ^ _456_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _123_ (net)
                  0.08    0.00    0.43 ^ _460_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.05    0.49 v _460_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.06    0.00    0.49 v bist_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: phase_complete$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    0.42 ^ phase_complete$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ phase_complete$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_wdata[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.18    0.38    0.70    0.70 ^ state[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state[2] (net)
                  0.38    0.00    0.70 ^ _406_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.21    0.15    0.85 v _406_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _078_ (net)
                  0.21    0.00    0.85 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.10    0.36    0.25    1.10 ^ _429_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _100_ (net)
                  0.36    0.00    1.10 ^ _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    32    0.15    0.28    0.20    1.30 v _733_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net104 (net)
                  0.28    0.00    1.30 v _745_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.08 v _745_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net107 (net)
                  0.16    0.00    2.08 v output106/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.73    2.81 v output106/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mem_wdata[5] (net)
                  0.16    0.00    2.81 v mem_wdata[5] (out)
                                  2.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: phase_complete$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    51    0.66    0.27    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.27    0.00    0.42 ^ phase_complete$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ phase_complete$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_wdata[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.18    0.38    0.70    0.70 ^ state[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state[2] (net)
                  0.38    0.00    0.70 ^ _406_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.21    0.15    0.85 v _406_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _078_ (net)
                  0.21    0.00    0.85 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.10    0.36    0.25    1.10 ^ _429_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _100_ (net)
                  0.36    0.00    1.10 ^ _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    32    0.15    0.28    0.20    1.30 v _733_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net104 (net)
                  0.28    0.00    1.30 v _745_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.08 v _745_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net107 (net)
                  0.16    0.00    2.08 v output106/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.73    2.81 v output106/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mem_wdata[5] (net)
                  0.16    0.00    2.81 v mem_wdata[5] (out)
                                  2.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.242733955383301

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8010

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.25087881088256836

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8592

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.24    0.82 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.11    0.93 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.30    1.24 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.07    1.31 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    1.58 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.08    1.67 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    1.84 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    2.14 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.17    2.31 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.37    2.69 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.09    2.77 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    2.77 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.77   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -2.77   data arrival time
---------------------------------------------------------
           7.07   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bist_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v bist_done$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.43 ^ _456_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _460_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.49 v bist_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.8078

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.9922

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
249.027709

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.62e-03   5.09e-11   2.97e-08   4.62e-03  87.3%
Combinational          4.77e-04   1.92e-04   1.17e-07   6.70e-04  12.7%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.09e-03   1.92e-04   1.54e-07   5.29e-03 100.0%
                          96.4%       3.6%       0.0%
