<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_AP1R&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_AP1R&lt;n&gt;, Interrupt Controller Hyp Active Priorities Group 1 Registers, n =
      0 - 3</h1><p>The ICH_AP1R&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about Group 1 active priorities for EL2.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register ICH_AP1R&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n&gt;_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>ICH_AP1R&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_AP1R&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#P">P31</a></td><td class="lr" colspan="1"><a href="#P">P30</a></td><td class="lr" colspan="1"><a href="#P">P29</a></td><td class="lr" colspan="1"><a href="#P">P28</a></td><td class="lr" colspan="1"><a href="#P">P27</a></td><td class="lr" colspan="1"><a href="#P">P26</a></td><td class="lr" colspan="1"><a href="#P">P25</a></td><td class="lr" colspan="1"><a href="#P">P24</a></td><td class="lr" colspan="1"><a href="#P">P23</a></td><td class="lr" colspan="1"><a href="#P">P22</a></td><td class="lr" colspan="1"><a href="#P">P21</a></td><td class="lr" colspan="1"><a href="#P">P20</a></td><td class="lr" colspan="1"><a href="#P">P19</a></td><td class="lr" colspan="1"><a href="#P">P18</a></td><td class="lr" colspan="1"><a href="#P">P17</a></td><td class="lr" colspan="1"><a href="#P">P16</a></td><td class="lr" colspan="1"><a href="#P">P15</a></td><td class="lr" colspan="1"><a href="#P">P14</a></td><td class="lr" colspan="1"><a href="#P">P13</a></td><td class="lr" colspan="1"><a href="#P">P12</a></td><td class="lr" colspan="1"><a href="#P">P11</a></td><td class="lr" colspan="1"><a href="#P">P10</a></td><td class="lr" colspan="1"><a href="#P">P9</a></td><td class="lr" colspan="1"><a href="#P">P8</a></td><td class="lr" colspan="1"><a href="#P">P7</a></td><td class="lr" colspan="1"><a href="#P">P6</a></td><td class="lr" colspan="1"><a href="#P">P5</a></td><td class="lr" colspan="1"><a href="#P">P4</a></td><td class="lr" colspan="1"><a href="#P">P3</a></td><td class="lr" colspan="1"><a href="#P">P2</a></td><td class="lr" colspan="1"><a href="#P">P1</a></td><td class="lr" colspan="1"><a href="#P">P0</a></td></tr></tbody></table><h4 id="P">P&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>Group 1 interrupt active priorities. Possible values of each bit are:</p>
            <table class="valuetable"><tr><th>P&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>There is no Group 1 interrupt active at the priority corresponding to that bit.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>There is a Group 1 interrupt active at the priority corresponding to that bit.</p>
                </td></tr></table>
              <p>The correspondence between priority levels and bits depends on the number of bits of priority that are implemented.</p>
            
              <p>If 5 bits of priority are implemented (bits [7:3] of priority), then there are 32 priority levels, and the active state of these priority levels are held in ICH_AP1R0 in the bits corresponding to Priority[7:3].</p>
            
              <p>If 6 bits of priority are implemented (bits [7:2] of priority), then there are 64 priority levels, and:</p>
            
              <ul>
                <li>
                  The active state of priority levels 0 - 124 are held in ICH_AP1R0 in the bits corresponding to 0:Priority[6:2].
                </li>
                <li>
                  The active state of priority levels 128 - 252 are held in ICH_AP1R1 in the bits corresponding to 1:Priority[6:2].
                </li>
              </ul>
            
              <p>If 7 bits of priority are implemented (bits [7:1] of priority), then there are 128 priority levels, and:</p>
            
              <ul>
                <li>
                  The active state of priority levels 0 - 62 are held in ICH_AP1R0 in the bits corresponding to 00:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 64 - 126 are held in ICH_AP1R1 in the bits corresponding to 01:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 128 - 190 are held in ICH_AP1R2 in the bits corresponding to 10:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 192 - 254 are held in ICH_AP1R3 in the bits corresponding to 11:Priority[5:1].
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Having the bit corresponding to a priority set to 1 in both <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n&gt;</a> and ICH_AP1R&lt;n&gt; might result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the interrupt prioritization system for virtual interrupts.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICH_AP1R&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c12, c9, 
                &lt;opc2&gt;</td><td>100</td><td>0:n&lt;1:0&gt;
          </td><td>1100</td><td>1111</td><td>1001</td></tr></table><ul><li>&lt;opc2&gt; is in the range 0 - 3.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="4">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">FMO</th><th class="accessibility_control">IMO</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>ICH_AP1R1 is only implemented in implementations that support 6 or more bits of priority. ICH_AP1R2 and ICH_AP1R3 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are <span class="arm-defined-word">UNDEFINED</span>.</p>
          
            <p>Writing to the active priority registers in any order other than the following order will result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior:</p>
          
            <ul>
              <li>
                <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n&gt;</a>.
              </li>
              <li>
                ICH_AP1R&lt;n&gt;.
              </li>
            </ul>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, Non-secure accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
