# Voting-Machine-Verilog
A voting machine for 3 candidates using state machine in Verilog


<h2 align="">State Diagram</h2>

<img align="Center" src="https://user-images.githubusercontent.com/62131484/232225417-86fe1c4b-426b-4a7f-909e-1ef9e4113446.png" width = "900" height="400" >

<h2>Result</h2>
The result is shown using the testbench and the counter code on EDA Playground and the resulting EP wave is produced on simulation.
