Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_ipg_mac_phy_behav xil_defaultlib.test_ipg_mac_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v:94]
WARNING: [VRFC 10-5021] port 'tx_axis_tuser' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_ipg_mac_phy.v:241]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
