
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.477 ; gain = 2.016 ; free physical = 52521 ; free virtual = 379803
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host" "*.svh"]] 
# }
# synth_design -top spi_host \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top spi_host -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50207
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_2p with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_ram_2p.sv:41]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 45056 ; free virtual = 372338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_host' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'spi_host_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_socket_1n.sv:38]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 32'b00000000000000000000000000000001 
	Parameter RspPass bound to: 32'b00000000000000000000000000000001 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1 - type: integer 
	Parameter RspPass bound to: 1 - type: integer 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_err_resp.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_err_resp.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_socket_1n.sv:38]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_reg_top.sv:120]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 8'b01111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_reg_top.sv:1723]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_reg_top' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_reg_top.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host.sv:179]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host.sv:196]
INFO: [Synth 8-6157] synthesizing module 'spi_host_command_queue' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_command_queue.sv:8]
	Parameter CmdDepth bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000101110 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'cmd_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_command_queue.sv:42]
WARNING: [Synth 8-7023] instance 'cmd_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_command_queue.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_command_queue' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_command_queue.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_host_window' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_window.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_window' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_window.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host.sv:362]
INFO: [Synth 8-6157] synthesizing module 'spi_host_data_fifos' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:8]
	Parameter TxDepth bound to: 32'sb00000000000000000000000001001000 
	Parameter RxDepth bound to: 32'sb00000000000000000000000001000000 
	Parameter SwapBytes bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_tx_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:80]
WARNING: [Synth 8-7023] instance 'u_tx_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_rx_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:101]
WARNING: [Synth 8-7023] instance 'u_rx_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_data_fifos' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_data_fifos.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_host_core' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_core.sv:8]
	Parameter NumCS bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spi_host_byte_merge' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_byte_merge.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000000001000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_packer_fifo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_byte_merge' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_byte_merge.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_host_byte_select' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_byte_select.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000000100100 
	Parameter OutW bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_packer_fifo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_byte_select' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_byte_select.sv:7]
INFO: [Synth 8-6157] synthesizing module 'spi_host_shift_register' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_shift_register.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_shift_register' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_shift_register.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_host_fsm' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:8]
	Parameter NumCS bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:240]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:240]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:370]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:413]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:474]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_flop_en.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:513]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_fsm' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_fsm.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'spi_host_core' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'spi_host' (37#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/spi_host.sv:10]
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[d_ready] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 48657 ; free virtual = 376031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2853.625 ; gain = 0.000 ; free physical = 48836 ; free virtual = 376140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48885 ; free virtual = 376190
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 47514 ; free virtual = 374903
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               46 Bit    Registers := 4     
	               36 Bit    Registers := 73    
	               32 Bit    Registers := 69    
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 139   
+---Muxes : 
	   4 Input   46 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 200   
	   3 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48407 ; free virtual = 375893
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48370 ; free virtual = 375857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48296 ; free virtual = 375783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48181 ; free virtual = 375681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48173 ; free virtual = 375673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48149 ; free virtual = 375649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48147 ; free virtual = 375647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48149 ; free virtual = 375649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48164 ; free virtual = 375664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     9|
|3     |LUT2  |    48|
|4     |LUT3  |    29|
|5     |LUT4  |    67|
|6     |LUT5  |    90|
|7     |LUT6  |   280|
|8     |MUXF7 |    32|
|9     |MUXF8 |    16|
|10    |FDCE  |   212|
|11    |FDPE  |     8|
|12    |FDRE  |   288|
|13    |IBUF  |   124|
|14    |OBUF  |    86|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |  1290|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    45|
|3     |    i_decode_ack                        |prim_diff_decode                           |    16|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_15         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_20 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_21       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_22       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_16                         |     7|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_17                 |     7|
|10    |          u_sync_1                      |prim_generic_flop_18                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_19                       |     6|
|12    |    i_decode_ping                       |prim_diff_decode_12                        |    21|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0            |     3|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0    |     3|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0          |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_14       |     2|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync                            |    14|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync                    |    14|
|19    |          u_sync_1                      |prim_generic_flop                          |     1|
|20    |          u_sync_2                      |prim_generic_flop_13                       |    13|
|21    |  u_cmd_queue                           |spi_host_command_queue                     |    10|
|22    |    cmd_fifo                            |prim_fifo_sync__parameterized2             |    10|
|23    |  u_data_fifos                          |spi_host_data_fifos                        |   556|
|24    |    u_rx_fifo                           |prim_fifo_sync__parameterized4             |    17|
|25    |    u_tx_fifo                           |prim_fifo_sync__parameterized3             |   539|
|26    |  u_reg                                 |spi_host_reg_top                           |   291|
|27    |    u_error_status_accessinval          |prim_subreg                                |     2|
|28    |    u_error_status_cmdbusy              |prim_subreg_1                              |     3|
|29    |    u_error_status_cmdinval             |prim_subreg_2                              |     1|
|30    |    u_error_status_overflow             |prim_subreg_3                              |     2|
|31    |    u_error_status_underflow            |prim_subreg_4                              |     2|
|32    |    u_intr_state_error                  |prim_subreg_5                              |    15|
|33    |    u_intr_state_spi_event              |prim_subreg_6                              |     3|
|34    |    u_reg_if                            |tlul_adapter_reg_7                         |    77|
|35    |    u_socket                            |tlul_socket_1n                             |   179|
|36    |    u_status_byteorder                  |prim_subreg__parameterized5                |     1|
|37    |    u_status_ready                      |prim_subreg__parameterized5_8              |     1|
|38    |    u_status_rxempty                    |prim_subreg__parameterized5_9              |     1|
|39    |    u_status_txempty                    |prim_subreg__parameterized5_10             |     1|
|40    |    u_status_txwm                       |prim_subreg__parameterized5_11             |     1|
|41    |  u_spi_core                            |spi_host_core                              |    23|
|42    |    u_select                            |spi_host_byte_select                       |    23|
|43    |      u_packer                          |prim_packer_fifo__parameterized0           |    23|
|44    |  u_window                              |spi_host_window                            |   142|
|45    |    u_adapter_rx                        |tlul_adapter_reg                           |    49|
|46    |    u_adapter_tx                        |tlul_adapter_reg_0                         |    93|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48167 ; free virtual = 375667
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 417 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48168 ; free virtual = 375668
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2861.484 ; gain = 7.859 ; free physical = 48164 ; free virtual = 375664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.586 ; gain = 0.000 ; free physical = 48334 ; free virtual = 375827
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.586 ; gain = 0.000 ; free physical = 49707 ; free virtual = 377214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a43a2ad
INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2882.586 ; gain = 29.109 ; free physical = 49955 ; free virtual = 377461
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/util_temp_spi_host_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/timing_temp_spi_host_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2979.254 ; gain = 96.668 ; free physical = 50050 ; free virtual = 377554
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/power_temp_spi_host_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/spi_host/power_temp_spi_host_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 20:05:42 2022...
real 137.65
user 140.08
sys 14.72
