Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TEST_behav xil_defaultlib.TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'valid' [D:/VerilogProject/RISCV/RISCV.srcs/sim_1/new/TOP_TEST.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.insmem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.SWAP
Compiling module xil_defaultlib.Fregfile
Compiling module xil_defaultlib.PRE_EX
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.FALU
Compiling module xil_defaultlib.EX_NORMAL
Compiling module xil_defaultlib.Normal
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.BrhUnit
Compiling module xil_defaultlib.Regfile(SCALE=5)
Compiling module xil_defaultlib.IGU
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.EX_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.CPU_PL
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.TopPPCPU
Compiling module xil_defaultlib.TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_TEST_behav
