/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [3:0] _08_;
  wire [7:0] _09_;
  wire [10:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[42] ? in_data[54] : in_data[78]);
  assign celloutsig_1_10z = !(celloutsig_1_7z ? celloutsig_1_0z : 1'h0);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_3z);
  assign celloutsig_0_6z = !(in_data[0] ? in_data[19] : in_data[22]);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_6z);
  assign celloutsig_0_11z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_7z);
  assign celloutsig_0_16z = !(celloutsig_0_8z ? celloutsig_0_10z : celloutsig_0_15z);
  assign celloutsig_1_4z = !(_01_ ? _02_ : _01_);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_8z = ~((in_data[129] | _03_) & celloutsig_1_5z);
  assign celloutsig_1_15z = ~((celloutsig_1_8z | 1'h0) & celloutsig_1_10z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_15z) & _04_);
  assign celloutsig_0_4z = ~((in_data[42] | in_data[27]) & celloutsig_0_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | in_data[90]) & in_data[59]);
  assign celloutsig_0_1z = ~((in_data[64] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z | in_data[109]) & _05_);
  assign celloutsig_1_18z = celloutsig_1_7z ^ _06_;
  assign celloutsig_0_10z = celloutsig_0_7z ^ celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_11z ^ celloutsig_0_3z;
  assign celloutsig_0_17z = _07_ ^ celloutsig_0_11z;
  assign celloutsig_1_0z = in_data[178] ^ in_data[172];
  assign celloutsig_1_7z = _02_ ^ _05_;
  reg [3:0] _34_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _34_ <= 4'h0;
    else _34_ <= { in_data[6], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _07_, _08_[2:0] } = _34_;
  reg [7:0] _35_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 8'h00;
    else _35_ <= in_data[185:178];
  assign { _09_[7:5], _05_, _01_, _04_, _09_[1], _00_ } = _35_;
  reg [10:0] _36_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _36_ <= 11'h000;
    else _36_ <= in_data[181:171];
  assign { _10_[10:7], _06_, _02_, _10_[4:3], _03_, _10_[1:0] } = _36_;
  assign _08_[3] = _07_;
  assign { _09_[4:2], _09_[0] } = { _05_, _01_, _04_, _00_ };
  assign { _10_[6:5], _10_[2] } = { _06_, _02_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
