Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb 16 02:12:02 2021
| Host         : DESKTOP-I9H8QE0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_test_control_sets_placed.rpt
| Design       : HDMI_test
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           12 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-----------------------+------------------+----------------+--------------+
| Clock Signal | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------+-----------------------+------------------+----------------+--------------+
|  clk_TMDS    |               | TMDS_mod10[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  pixclk      |               | blue[0]_i_1_n_0       |                2 |              6 |         3.00 |
|  pixclk      |               | position              |                3 |              9 |         3.00 |
|  pixclk      | CounterY      |                       |                3 |             10 |         3.33 |
|  pixclk      |               | encode_G/DrawArea_reg |                6 |             18 |         3.00 |
|  pixclk      |               |                       |               12 |             28 |         2.33 |
|  clk_TMDS    |               |                       |                6 |             31 |         5.17 |
+--------------+---------------+-----------------------+------------------+----------------+--------------+


