Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 27 13:28:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n ramw32_dp64 -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-25F -raddr_width 6 -rwidth 32 -waddr_width 6 -wwidth 32 -rnum_words 64 -wnum_words 64 -cascade -1 -mem_init0 
    Circuit name     : ramw32_dp64
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[5:0], RdAddress[5:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : ramw32_dp64.edn
    Verilog output   : ramw32_dp64.v
    Verilog template : ramw32_dp64_tmpl.v
    Verilog testbench: tb_ramw32_dp64_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ramw32_dp64.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: ramw32_dp64.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


