// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _VTSS_LAGUNA_REGS_PCIE_PHY_PCS_H_
#define _VTSS_LAGUNA_REGS_PCIE_PHY_PCS_H_

#include "vtss_laguna_regs_common.h"

/***********************************************************************
 *
 * Target: \a PCIE_PHY_PCS
 *
 *
 *
 ***********************************************************************/

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_0
 *
 * Register group for registers 0x00 to 0x01
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_0:PHY_LINK_00
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_00        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x0)

/**
 * \brief
 * Simulation speedup control. 1'b1: simulation mode 1'b0: normal mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_00 . R_SIMULATION_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_00_R_SIMULATION_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_00_R_SIMULATION_MODE  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_00_R_SIMULATION_MODE(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * PMA multi-lane mode control. 1'b1: multi-lane 1'b0: standalone-lane
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_00 . R_MULTI_LANE_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_00_R_MULTI_LANE_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_00_R_MULTI_LANE_MODE  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_00_R_MULTI_LANE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * PMA lane reset done selection. 2'h0: from rx_reset_done 2'h1: from
 * dfe_reset_done 2'h2: from tx_reset_done 2'h3: from pma_reset_done
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_00 . R_RESET_DONE_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_SEL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * PMA lane reset done delay threshold. 1'b0: 8T refclk 1'b1: 12T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_00 . R_RESET_DONE_DELAY_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD  VTSS_BIT(18)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * TXEI emulation enable/disable. 1'b1: enable 1'b0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_00 . R_TXEI_EMU_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_00_R_TXEI_EMU_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_00_R_TXEI_EMU_EN  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_00_R_TXEI_EMU_EN(x)  VTSS_EXTRACT_BITFIELD(x,24,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_0:PHY_LINK_01
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_01        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x1)

/**
 * \brief
 * PIPE reset manual control 1'b1: manual mode 1'b0: normal mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_MANUAL_PIPE_RESET_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * IDDQ mode manual control 1'b1: IDDQ mode 1'b0: normal mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_MANUAL_IDDQ_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_IDDQ_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_IDDQ_CTRL  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_IDDQ_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Bifurcation manual control 1'b1: x2x2 1'b0: x4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_MANUAL_BIF_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_BIF_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_BIF_CTRL  VTSS_BIT(4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_MANUAL_BIF_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * PIPE resetn setting for manual mode control
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_PIPE_RESET_N
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_PIPE_RESET_N(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_PIPE_RESET_N  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_PIPE_RESET_N(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * IDDQ setting for manual mode control
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_IDDQ_ENABLE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_IDDQ_ENABLE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_IDDQ_ENABLE  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_IDDQ_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Bifurcation mode setting for manual mode control bit[0]:1'b1:x4
 * 1'b0:x2x2 Bit[3:1]: reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_01 . R_BIF_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_01_R_BIF_MODE(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_01_R_BIF_MODE     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_01_R_BIF_MODE(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_1
 *
 * Register group for registers 0x03 to 0x0A
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_03
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_03        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3)

/**
 * \brief
 * Phy top debug page selection
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_03 . R_PHY_DEBUG_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_03_R_PHY_DEBUG_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_03_R_PHY_DEBUG_SEL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_03_R_PHY_DEBUG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PCSWrap debug page selection
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_03 . R_WRAP_DEBUG_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_03_R_WRAP_DEBUG_SEL(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_03_R_WRAP_DEBUG_SEL     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_03_R_WRAP_DEBUG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,24,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_04
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_04        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4)

/**
 * \brief
 * Pre-emphasis control for Gen 1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_04 . R_EN_PRE_EMPH_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G1(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G1  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G1(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Pre-emphasis control for Gen 2.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_04 . R_EN_PRE_EMPH_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G2(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G2  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_04_R_EN_PRE_EMPH_G2(x)  VTSS_EXTRACT_BITFIELD(x,16,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_05
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_05        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5)

/**
 * \brief
 * Pre-emphasis control for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_05 . R_EN_PRE_EMPH_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G3(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G3  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G3(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Pre-emphasis control for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_05 . R_EN_PRE_EMPH_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G4(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G4  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_05_R_EN_PRE_EMPH_G4(x)  VTSS_EXTRACT_BITFIELD(x,16,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_06
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_06        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x6)

/**
 * \brief
 * Enable bias current source from common block to the left hand side.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_06 . R_BIAS_DN_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_DN_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_DN_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_DN_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Enable bias current source from common block to the right hand side.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_06 . R_BIAS_UP_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_UP_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_UP_EN  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_06_R_BIAS_UP_EN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_07
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_07        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x7)

/**
 * \brief
 * Common block link buffer control.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_07 . R_LINK_BUF_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_07_R_LINK_BUF_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_07_R_LINK_BUF_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_07_R_LINK_BUF_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_08
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_08        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x8)

/**
 * \brief
 * Manual power control. 1'b1: manual mode 1'b0: normal mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_MANUAL_POWER_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWER_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWER_CTRL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWER_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * PIPE power down setting for manual power control. 2'b00:PD0/L0
 * 2'b01:PD1/L0s 2'b10:PD2/L1 2'b11:PD3/L2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_MANUAL_POWERDOWN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWERDOWN(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWERDOWN     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_POWERDOWN(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * L1PM substate setting for manual power control. Bit[0]:l1p1_state
 * Bit[1]:l1p2_entry Bit[2]:l1p2_idle Bit[3]:l1p2_exit
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_MANUAL_L1PM_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_L1PM_STATE(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_L1PM_STATE     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_MANUAL_L1PM_STATE(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Current power down state. 2'b00:PD0/L0 2'b01:PD1/L0s 2'b10:PD2/L1
 * 2'b11:PD3/L2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . CURRENT_POWERDOWN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_POWERDOWN(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_POWERDOWN     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_POWERDOWN(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Current L1PM substate status. Bit[0]:l1p1_state Bit[1]:l1p2_entry
 * Bit[2]:l1p2_idle Bit[3]:l1p2_exit
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . CURRENT_L1PM_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_L1PM_STATE(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_L1PM_STATE     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_CURRENT_L1PM_STATE(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Assert pclk_gating when exiting PD3/L2.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L2_EXIT_PCLK_GATING_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Gate clocks in PD3/L2.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L2_CLK_GATING_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L2_CLK_GATING_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L2_CLK_GATING_EN  VTSS_BIT(20)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L2_CLK_GATING_EN(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Gate clocks in L1PM substate.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L1PM_CLK_GATING_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L1PM_CLK_GATING_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L1PM_CLK_GATING_EN  VTSS_BIT(21)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L1PM_CLK_GATING_EN(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * PD0/L0 to non-PD3/L2 switch counter enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L0_TO_NON_L2_SW_CNT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * PD1/L0s to non-PD3/L2 switch counter enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L0S_TO_NON_L2_SW_CNT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN  VTSS_BIT(25)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * PD2/L1 to non-PD3/L2 switch counter enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L1_TO_NON_L2_SW_CNT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN  VTSS_BIT(26)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * PD3/L2 entering switch counter enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L2_ENTER_SW_CNT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN  VTSS_BIT(27)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * PD3/L2 exiting switch counter enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_08 . R_L2_EXIT_SW_CNT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN  VTSS_BIT(28)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_09
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_09        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x9)

/**
 * \brief
 * Pclk_gating duration for power mode change. 2'h0: 8T refclk 2'h1: 16T
 * refclk 2'h2: 32T refclk 2'h3: 64T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_POWER_PCLK_GATING_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Refclk stable threshold in L1PM substate.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L1PM_REFCLK_STABLE_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * L1PM substate extension time. 1'b0:8T refclk 1'b1:12T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L1PM_SUBSTATE_EXT_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD  VTSS_BIT(6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PD3/L2 entering delay time. 1'b0: 8T refclk 1'b1: 12T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L2_ENTER_DELAY_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD  VTSS_BIT(7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * PD0/L0 to non-PD3/L2 switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L0_TO_NON_L2_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * PD1/L0s to non-PD3/L2 switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L0S_TO_NON_L2_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * PD2/L1 to non-PD3/L2 switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L1_TO_NON_L2_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * PD3/L2 entering switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L2_ENTER_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * PD3/L2 exiting switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L2_EXIT_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * L1PM substate exiting switch time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_09 . R_L1PM_EXIT_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_1:PHY_LINK_0A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_0A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xa)

/**
 * \brief
 * Pulse to start l1PMSS FSM for L1.1 and L1.2. 1'b1: Pulse to start FSM.
 * 1'b0: Level to start FSM.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_0A . R_L1PMSS_PULSE_TRIG_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_PULSE_TRIG_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_PULSE_TRIG_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_PULSE_TRIG_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * L1PMSS FSM watch dog. 1'b1: enable. 1'b0: disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_0A . R_L1PMSS_WDT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_WDT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_WDT_EN  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_WDT_EN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Switch time between states of L1PMSS FSM.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_0A . R_L1PMSS_CLK_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_CLK_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_CLK_SW_THRESHOLD     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_0A_R_L1PMSS_CLK_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_2
 *
 * Register group for registers 0x10 to 0x15
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_10
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_10        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x10)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_10 . R_LN_POWER_CTRL_PD0_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_10 . R_LN_POWER_CTRL_PD0_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_10 . R_LN_POWER_CTRL_PD0_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_10 . R_LN_POWER_CTRL_PD0_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_11
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_11        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x11)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_11 . R_LN_POWER_CTRL_PD1_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_11 . R_LN_POWER_CTRL_PD1_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_11 . R_LN_POWER_CTRL_PD1_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_11 . R_LN_POWER_CTRL_PD1_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_12
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_12        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x12)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_12 . R_LN_POWER_CTRL_PD2_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_12 . R_LN_POWER_CTRL_PD2_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_12 . R_LN_POWER_CTRL_PD2_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_12 . R_LN_POWER_CTRL_PD2_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_13
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_13        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x13)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_13 . R_LN_POWER_CTRL_PD3_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_13 . R_LN_POWER_CTRL_PD3_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_13 . R_LN_POWER_CTRL_PD3_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_13 . R_LN_POWER_CTRL_PD3_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_14
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_14        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x14)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_14 . R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_14 . R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_14 . R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_14 . R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_2:PHY_LINK_15
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_15        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x15)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_15 . R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_15 . R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_15 . R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_15 . R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_3
 *
 * Register group for registers 0x18 to 0x1D
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_18
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_18        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x18)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_18 . R_CMU_POWER_CTRL_PD0_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_18 . R_CMU_POWER_CTRL_PD0_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD0:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_18 . R_CMU_POWER_CTRL_PD0_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_19
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_19        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x19)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_19 . R_CMU_POWER_CTRL_PD1_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_19 . R_CMU_POWER_CTRL_PD1_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD1:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_19 . R_CMU_POWER_CTRL_PD1_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_1A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_1A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x1a)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1A . R_CMU_POWER_CTRL_PD2_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1A . R_CMU_POWER_CTRL_PD2_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD2:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1A . R_CMU_POWER_CTRL_PD2_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_1B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_1B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x1b)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1B . R_CMU_POWER_CTRL_PD3_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1B . R_CMU_POWER_CTRL_PD3_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * PD3:power-State table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1B . R_CMU_POWER_CTRL_PD3_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_1C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_1C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x1c)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1C . R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1C . R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * L1.1:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1C . R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_3:PHY_LINK_1D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_1D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x1d)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1D . R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1D . R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * L1.2:power-state table setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_1D . R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_4
 *
 * Register group for registers 0x20 to 0x21
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_4:PHY_LINK_20
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_20        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x20)

/**
 * \brief
 * Manual rate control. 1'b1: manual mode 1'b0: normal mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_MANUAL_RATE_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE_CTRL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE_CTRL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Speed setting for manual rate control.
 * 2'b00/2'b01/2'b10/2'b11:Gen-1/2/3/4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_MANUAL_RATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_MANUAL_RATE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Current rate indication. 2'b00/2'b01/2'b10/2'b11:Gen-1/2/3/4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . CURRENT_RATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_CURRENT_RATE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_CURRENT_RATE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_CURRENT_RATE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Speed change clock gating enable/disable. 1'b1:enable 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_RATE_CLK_GATING_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CLK_GATING_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CLK_GATING_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CLK_GATING_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Refclk termination resister enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_REFCK_R_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_REFCK_R_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_REFCK_R_EN  VTSS_BIT(20)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_REFCK_R_EN(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Pclk_gating duration for speed change. 2'h0: 8T refclk 2'h1: 16T refclk
 * 2'h2: 32T refclk 2'h3: 64T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_RATE_PCLK_GATING_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * Rate change delay time. 1'b0: 8T refclk 1'b1: 12T refclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_20 . R_RATE_CHANGE_DELAY_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD  VTSS_BIT(26)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,26,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_4:PHY_LINK_21
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_21        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x21)

/**
 * \brief
 * Power mode and rate change check for TXEI. 1'b1: enable. 1'b0: diable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_21 . R_TXEI_PM_RATE_CHG_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Wait time for power mode and rate change check TXEI. 2'b00: No Delay.
 * 2'b01: 1T Delay. 2'b10: 3T Delay. 2'b11: 5T Delay.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_21 . R_TXEI_PM_RATE_CHG_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_SEL(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_SEL     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_21_R_TXEI_PM_RATE_CHG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_5
 *
 * Register group for registers 0x23 to 0x28
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_23
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_23        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x23)

/**
 * \brief
 * PLL multiplying factor of Gen1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_23 . R_PMA_CFG_SEL_DIV_G1_B9_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G1_B9_B8(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G1_B9_B8     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G1_B9_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * PLL multiplying factor of Gen2.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_23 . R_PMA_CFG_SEL_DIV_G2_B9_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G2_B9_B8(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G2_B9_B8     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G2_B9_B8(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * PLL multiplying factor of Gen3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_23 . R_PMA_CFG_SEL_DIV_G3_B9_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G3_B9_B8(x)  VTSS_ENCODE_BITFIELD(x,28,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G3_B9_B8     VTSS_ENCODE_BITMASK(28,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G3_B9_B8(x)  VTSS_EXTRACT_BITFIELD(x,28,2)

/**
 * \brief
 * PLL multiplying factor of Gen4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_23 . R_PMA_CFG_SEL_DIV_G4_B9_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G4_B9_B8(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G4_B9_B8     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_23_R_PMA_CFG_SEL_DIV_G4_B9_B8(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_24
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_24        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x24)

/**
 * \brief
 * PLL multiplying factor of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_CFG_SEL_DIV_G1_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PMA PHY mode of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_PHYMODE_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_PHYMODE_G1(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_PHYMODE_G1     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_PHYMODE_G1(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * PMA VCO post divider ratio selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_VCO_DIV_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * PMA TX rate selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_TXRATE_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXRATE_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXRATE_SEL_G1     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXRATE_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * PMA RX rate selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_RXRATE_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXRATE_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXRATE_SEL_G1     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXRATE_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * PMA data width selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_DATA_WIDTH_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * PMA TX clock selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_TXCK_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXCK_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXCK_SEL_G1     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_TXCK_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * PMA RX divider selection of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_24 . R_PMA_RXDIV_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXDIV_SEL_G1(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXDIV_SEL_G1     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_24_R_PMA_RXDIV_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,28,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_25
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_25        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x25)

/**
 * \brief
 * PLL multiplying factor of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_CFG_SEL_DIV_G2_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PMA PHY mode of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_PHYMODE_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_PHYMODE_G2(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_PHYMODE_G2     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_PHYMODE_G2(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * PMA VCO post divider ratio selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_VCO_DIV_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * PMA TX rate selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_TXRATE_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXRATE_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXRATE_SEL_G2     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXRATE_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * PMA RX rate selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_RXRATE_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXRATE_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXRATE_SEL_G2     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXRATE_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * PMA data width selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_DATA_WIDTH_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * PMA TX clock selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_TXCK_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXCK_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXCK_SEL_G2     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_TXCK_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * PMA RX divider selection of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_25 . R_PMA_RXDIV_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXDIV_SEL_G2(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXDIV_SEL_G2     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_25_R_PMA_RXDIV_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,28,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_26
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_26        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x26)

/**
 * \brief
 * PLL multiplying factor of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_CFG_SEL_DIV_G3_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PMA PHY mode of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_PHYMODE_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_PHYMODE_G3(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_PHYMODE_G3     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_PHYMODE_G3(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * PMA VCO post divider ratio selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_VCO_DIV_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * PMA TX rate selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_TXRATE_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXRATE_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXRATE_SEL_G3     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXRATE_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * PMA RX rate selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_RXRATE_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXRATE_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXRATE_SEL_G3     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXRATE_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * PMA data width selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_DATA_WIDTH_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * PMA TX clock selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_TXCK_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXCK_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXCK_SEL_G3     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_TXCK_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * PMA RX divider selection of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_26 . R_PMA_RXDIV_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXDIV_SEL_G3(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXDIV_SEL_G3     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_26_R_PMA_RXDIV_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,28,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_27
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_27        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x27)

/**
 * \brief
 * PLL multiplying factor of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_CFG_SEL_DIV_G4_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * PMA PHY mode of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_PHYMODE_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_PHYMODE_G4(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_PHYMODE_G4     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_PHYMODE_G4(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * PMA VCO post divider ratio selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_VCO_DIV_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * PMA TX rate selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_TXRATE_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXRATE_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXRATE_SEL_G4     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXRATE_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * PMA RX rate selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_RXRATE_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXRATE_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXRATE_SEL_G4     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXRATE_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * PMA data width selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_DATA_WIDTH_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * PMA TX clock selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_TXCK_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXCK_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXCK_SEL_G4     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_TXCK_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * PMA RX divider selection of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_27 . R_PMA_RXDIV_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXDIV_SEL_G4(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXDIV_SEL_G4     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_27_R_PMA_RXDIV_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,28,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_5:PHY_LINK_28
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_28        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x28)

/**
 * \brief
 * RX margin termination duration. 2'b00: 10T pclk 2'b01: 20T pclk 2'b10:
 * 24T pclk 2'b11: 32T pclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_28 . R_RXMARGIN_TERM_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Eye monitor timing resolution. //Horizontal direction
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_28 . R_RXMARGIN_SIZEH
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEH(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEH     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEH(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Eye monitor amplitude resolution. //Vertical direction
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_28 . R_RXMARGIN_SIZEV
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEV(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEV     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_28_R_RXMARGIN_SIZEV(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_6
 *
 * Register group for registers 0x2C to 0x44
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_2C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_2C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x2c)

/**
 * \brief
 * TX margin setting-0. 1000.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2C . R_TXMARGIN_0_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2C . R_TXMARGIN_0_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B8  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_0_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * TX margin setting-1. 1200.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2C . R_TXMARGIN_1_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2C . R_TXMARGIN_1_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B8  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2C_R_TXMARGIN_1_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_2D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_2D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x2d)

/**
 * \brief
 * TX margin setting-2. 1150.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2D . R_TXMARGIN_2_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2D . R_TXMARGIN_2_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B8  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_2_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * TX margin setting-3. 1100.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2D . R_TXMARGIN_3_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2D . R_TXMARGIN_3_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B8  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2D_R_TXMARGIN_3_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_2E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_2E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x2e)

/**
 * \brief
 * TX margin setting-4. 900.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2E . R_TXMARGIN_4_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2E . R_TXMARGIN_4_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B8  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_4_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * TX margin setting-5. 850.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2E . R_TXMARGIN_5_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2E . R_TXMARGIN_5_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B8  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2E_R_TXMARGIN_5_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_2F
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_2F        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x2f)

/**
 * \brief
 * TX margin setting-6. 800.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2F . R_TXMARGIN_6_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2F . R_TXMARGIN_6_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B8  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_6_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * TX margin setting-7. 400.0 mV
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2F . R_TXMARGIN_7_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_2F . R_TXMARGIN_7_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B8(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B8  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_2F_R_TXMARGIN_7_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_30
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_30        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x30)

/**
 * \brief
 * Refclk SSC enable. 1'b1: enable 1'b0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_SSC_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Refclk SSC reset. 1'b0: reset
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_SSC_RESETB
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RESETB(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RESETB  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RESETB(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Refclk SSC center spreading selection. 0: down spreading 1: center
 * spreading
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_CENTER_SPREADING
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_CENTER_SPREADING(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_CENTER_SPREADING  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_CENTER_SPREADING(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Control hwt_refck_ssc_rtl_clk_sel.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_SSC_RTL_CLK_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL  VTSS_BIT(17)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Control hwt_refck_ssc_pi_step.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_SSC_PI_STEP
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_STEP(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_STEP     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_STEP(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * Control hwt_refck_ssc_pi_bw.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_SSC_PI_BW
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_BW(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_BW     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_SSC_PI_BW(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * Control hwt_refck_mcntMaxVal.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_MCNTMAXVAL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_MCNTMAXVAL(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_MCNTMAXVAL     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_MCNTMAXVAL(x)  VTSS_EXTRACT_BITFIELD(x,24,5)

/**
 * \brief
 * Control hwt_refck_ncntMaxVal[10:8].
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_30 . R_REFCK_NCNTMAXVAL_B10_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_31
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_31        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x31)

/**
 * \brief
 * Control hwt_refck_ncntMaxVal[7:0].
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_31 . R_REFCK_NCNTMAXVAL_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_32
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_32        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x32)

/**
 * \brief
 * SSC enable. 1'b1: enable 1'b0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_32 . R_SSC_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * SSC reset. Low-active 1'b0: reset. 1'b1: normal
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_32 . R_SSC_RESETB
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_RESETB(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_RESETB  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_32_R_SSC_RESETB(x)  VTSS_EXTRACT_BITFIELD(x,8,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_33
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_33        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x33)

/**
 * \brief
 * RX SSC disable. 1'b0: enable 1'b1: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_33 . R_DIS_2ND_ORDER
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_33_R_DIS_2ND_ORDER(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_33_R_DIS_2ND_ORDER  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_33_R_DIS_2ND_ORDER(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_rx_ssc_lh.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_33 . R_RX_SSC_LH
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_33_R_RX_SSC_LH(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_33_R_RX_SSC_LH  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_33_R_RX_SSC_LH(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Control pcs2pma_pi_floop_steps.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_33 . R_PI_FLOOP_STEPS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_33_R_PI_FLOOP_STEPS(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_33_R_PI_FLOOP_STEPS     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_33_R_PI_FLOOP_STEPS(x)  VTSS_EXTRACT_BITFIELD(x,10,2)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_34
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_34        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x34)

/**
 * \brief
 * Center spreading selection. 0: down spreading 1: center spreading
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_CENTER_SPREADING_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_CENTER_SPREADING_G1(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_CENTER_SPREADING_G1  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_CENTER_SPREADING_G1(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_ssc_rtl_clk_sel of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_SSC_RTL_CLK_SEL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Control pcs2pma_ssc_pi_step of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_SSC_PI_STEP_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_STEP_G1(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_STEP_G1     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_STEP_G1(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Control pcs2pma_ssc_pi_bw of Gen1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_SSC_PI_BW_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_BW_G1(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_BW_G1     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_SSC_PI_BW_G1(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control pcs2pma_mcntMaxVal of Gen1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_MCNTMAXVAL_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_MCNTMAXVAL_G1(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_MCNTMAXVAL_G1     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_MCNTMAXVAL_G1(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[10:8] of Gen1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_NCNTMAXVAL_B10_B8_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[7:0] of Gen1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_34 . R_NCNTMAXVAL_B7_B0_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_35
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_35        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x35)

/**
 * \brief
 * Center spreading selection. 0: down spreading 1: center spreading
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_CENTER_SPREADING_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_CENTER_SPREADING_G2(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_CENTER_SPREADING_G2  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_CENTER_SPREADING_G2(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_ssc_rtl_clk_sel of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_SSC_RTL_CLK_SEL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Control pcs2pma_ssc_pi_step of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_SSC_PI_STEP_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_STEP_G2(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_STEP_G2     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_STEP_G2(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Control pcs2pma_ssc_pi_bw of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_SSC_PI_BW_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_BW_G2(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_BW_G2     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_SSC_PI_BW_G2(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control pcs2pma_mcntMaxVal of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_MCNTMAXVAL_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_MCNTMAXVAL_G2(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_MCNTMAXVAL_G2     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_MCNTMAXVAL_G2(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[10:8] of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_NCNTMAXVAL_B10_B8_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[7:0] of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_35 . R_NCNTMAXVAL_B7_B0_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_36
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_36        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x36)

/**
 * \brief
 * Center spreading selection. 0: down spreading 1: center spreading
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_CENTER_SPREADING_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_CENTER_SPREADING_G3(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_CENTER_SPREADING_G3  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_CENTER_SPREADING_G3(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_ssc_rtl_clk_sel of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_SSC_RTL_CLK_SEL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Control pcs2pma_ssc_pi_step of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_SSC_PI_STEP_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_STEP_G3(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_STEP_G3     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_STEP_G3(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Control pcs2pma_ssc_pi_bw of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_SSC_PI_BW_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_BW_G3(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_BW_G3     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_SSC_PI_BW_G3(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control pcs2pma_mcntMaxVal of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_MCNTMAXVAL_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_MCNTMAXVAL_G3(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_MCNTMAXVAL_G3     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_MCNTMAXVAL_G3(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[10:8] of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_NCNTMAXVAL_B10_B8_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[7:0] of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_36 . R_NCNTMAXVAL_B7_B0_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_37
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_37        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x37)

/**
 * \brief
 * Center spreading selection. 0: down spreading 1: center spreading
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_CENTER_SPREADING_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_CENTER_SPREADING_G4(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_CENTER_SPREADING_G4  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_CENTER_SPREADING_G4(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_ssc_rtl_clk_sel of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_SSC_RTL_CLK_SEL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Control pcs2pma_ssc_pi_step of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_SSC_PI_STEP_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_STEP_G4(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_STEP_G4     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_STEP_G4(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Control pcs2pma_ssc_pi_bw of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_SSC_PI_BW_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_BW_G4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_BW_G4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_SSC_PI_BW_G4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control pcs2pma_mcntMaxVal of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_MCNTMAXVAL_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_MCNTMAXVAL_G4(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_MCNTMAXVAL_G4     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_MCNTMAXVAL_G4(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[10:8] of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_NCNTMAXVAL_B10_B8_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Control pcs2pma_ncntMaxVal[7:0] of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_37 . R_NCNTMAXVAL_B7_B0_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_38
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_38        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x38)

/**
 * \brief
 * Control pcs2pma_ iscan_ext_dac_b7 of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_38 . R_ISCAN_EXT_DAC_B7_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b20tb14 of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_38 . R_PI_EXT_DAC_B20TB14_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b23tb21 of Gen1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_38 . R_PI_EXT_DAC_B23TB21_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1(x)  VTSS_EXTRACT_BITFIELD(x,16,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_39
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_39        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x39)

/**
 * \brief
 * Control pcs2pma_ iscan_ext_dac_b7 of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_39 . R_ISCAN_EXT_DAC_B7_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b20tb14 of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_39 . R_PI_EXT_DAC_B20TB14_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b23tb21 of Gen2
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_39 . R_PI_EXT_DAC_B23TB21_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2(x)  VTSS_EXTRACT_BITFIELD(x,16,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3a)

/**
 * \brief
 * Control pcs2pma_ iscan_ext_dac_b7 of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3A . R_ISCAN_EXT_DAC_B7_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b20tb14 of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3A . R_PI_EXT_DAC_B20TB14_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b23tb21 of Gen3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3A . R_PI_EXT_DAC_B23TB21_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3(x)  VTSS_EXTRACT_BITFIELD(x,16,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3b)

/**
 * \brief
 * Control pcs2pma_ iscan_ext_dac_b7 of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3B . R_ISCAN_EXT_DAC_B7_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b20tb14 of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3B . R_PI_EXT_DAC_B20TB14_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Control pcs2pma_pi_ext_dac_b23tb21 of Gen4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3B . R_PI_EXT_DAC_B23TB21_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4(x)  VTSS_EXTRACT_BITFIELD(x,16,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3c)

/**
 * \brief
 * PCS simulation mode 1'b1: enable 1'b0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_HWT_SIMULATION_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_HWT_SIMULATION_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_HWT_SIMULATION_MODE  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_HWT_SIMULATION_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * PCS Receiver detection check timing setting
 * 0~7:1.6/1.5/1.4/1.2/1.0/0.8/0.6/3.2ms,when refclk is 100MHz
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_TXDETRX_CHKTIME
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_CHKTIME(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_CHKTIME     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_CHKTIME(x)  VTSS_EXTRACT_BITFIELD(x,1,3)

/**
 * \brief
 * PCS Bypass receiver detection 1: bypass TX P/N receiver detection 0:
 * normal operation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * PCS Gen1/2, symbol lock threshold setting after hit COMMA 0/1/2/3:
 * 8/4/16/64 continue symbol PCS Gen3/4, block alignment threshold setting
 * after hit EIEOS
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_CHKLOCK_SYMBOL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_CHKLOCK_SYMBOL(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_CHKLOCK_SYMBOL     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_CHKLOCK_SYMBOL(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * PCS Loopback slave mode 1: enable, loopback slave after elastic buffer
 * 0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_LOOPBACKSLV_INPCS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKSLV_INPCS(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKSLV_INPCS  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKSLV_INPCS(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * PCS loopback master mode 1: enable 0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_LOOPBACKMST_INPCS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKMST_INPCS(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKMST_INPCS  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_LOOPBACKMST_INPCS(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Gen3/4 Pipe BlockAlignControl manual control 1: enable 0: disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_PIPE_BAC_ENABLE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_PIPE_BAC_ENABLE(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_PIPE_BAC_ENABLE  VTSS_BIT(11)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_PIPE_BAC_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Pipe rxstandbystatus control 1: internal logic 0:pipe rxstandby delay 1T
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_RXSTANDY_INT_OPT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_RXSTANDY_INT_OPT(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_RXSTANDY_INT_OPT  VTSS_BIT(12)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_RXSTANDY_INT_OPT(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * EDB symbol selection, when B8/10 coding error 1:8'h7C 0:8'hFE
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_IDL_EDB
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_IDL_EDB(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_IDL_EDB  VTSS_BIT(13)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_IDL_EDB(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * PMA txelecidle truncate/extension control 1:truncate 0:extension
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_TXEI_TRUNCATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_TXEI_TRUNCATE(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_TXEI_TRUNCATE  VTSS_BIT(14)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_TXEI_TRUNCATE(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * PMA rxelecidle confirm selection 1: rxei filtered 0: rxei raw status
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_RXEI_CONFIRM_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_CONFIRM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_CONFIRM_SEL  VTSS_BIT(15)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_CONFIRM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Gen1/2 Enable symbol lock check with rxei state 1: w/o checking rxei
 * state 0: w/ check rxei state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_RXEI_STATE4SYMLOCK
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Gen1/2 Coding err Threshold for symbol unlock 1:3'h7  0:3'h3
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_CODINGERR_THRESHOLD_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL  VTSS_BIT(17)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gen3/4 block align for EIEOS  detect num setting
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_EIEOS_DET_NUM
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_EIEOS_DET_NUM(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_EIEOS_DET_NUM     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_EIEOS_DET_NUM(x)  VTSS_EXTRACT_BITFIELD(x,19,2)

/**
 * \brief
 * Gen3/4 enable block state machine entry unalign state whe pipe BAC
 * asserted 1: entry unalign state 0: entry align state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_ASSERTBAC_UNALIGN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_ASSERTBAC_UNALIGN(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_ASSERTBAC_UNALIGN  VTSS_BIT(21)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_ASSERTBAC_UNALIGN(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Gen3/4 SKPEND error detect
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_SKPEND_ERR_DET
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_SKPEND_ERR_DET(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_SKPEND_ERR_DET  VTSS_BIT(24)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_SKPEND_ERR_DET(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Gen3/4 Decide SKPOS Length, PCS  supports 8/12/16/20/24-symbol SKPOS  or
 * always 16-symbol SKPOS 1: variable length SKPOS 0: fixed Length SKPOS
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_DECIDESKPLENGTH
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_DECIDESKPLENGTH(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_DECIDESKPLENGTH  VTSS_BIT(25)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_DECIDESKPLENGTH(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3C . R_RESERVED01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3C_R_RESERVED01(x)  VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3C_R_RESERVED01     VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3C_R_RESERVED01(x)  VTSS_EXTRACT_BITFIELD(x,26,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3d)

/**
 * \brief
 * Sample and Error count reset mode. Auto reset sample counter and Error
 * counter when PIPE Message Bus Register "start margin" asserted. 0
 * :Normal mode 1: Auto mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_CNT_RST_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_RST_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_RST_MODE  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_RST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Sample and Error count update mode. When one of counter update, both
 * value respond to MAC 0: Normal mode 1: Both mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_CNT_UPD_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_UPD_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_UPD_MODE  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_UPD_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Margin Status update mode. PIPE Message bus register "Status" respond
 * mode when PIPE Message bus register "Start_margin" or "Offset" are
 * written the same value. 00: No update 01: Reserve 10: Update and
 * Status=0 11: Update and Status=1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_STATUS_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_STATUS_MODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_STATUS_MODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_STATUS_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Error count periodic update select. The counter value same as
 * mg_cnt[12:0]. 00:0x3FF 01:0x7FF 10:0xFFF 11:0x1FFF
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_CNT_PRD_UPD_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_SEL(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_SEL     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Error count periodic update. 0 :Disable 1: Enable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_CNT_PRD_UPD_ENA
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_ENA  VTSS_BIT(6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_CNT_PRD_UPD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Sample count saturation mode. Sample counter overflow or saturation
 * mode. 0: Overflow 1: Saturation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_SMP_CNT_SAT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_SMP_CNT_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_SMP_CNT_SAT  VTSS_BIT(7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_SMP_CNT_SAT(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Reset PIPE Message Bus. Reset PIPE Message Bus design. 0: Normal mode 1:
 * Reset mode
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3D . R_RESET_MSG_BUS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3D_R_RESET_MSG_BUS(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3D_R_RESET_MSG_BUS  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3D_R_RESET_MSG_BUS(x)  VTSS_EXTRACT_BITFIELD(x,8,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3e)

/**
 * \brief
 * PCS BIST Generation Enable , apply all-lanes in one-Link. 1'b1:enable
 * 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_BIST_EN_ALL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_EN_ALL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_EN_ALL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_EN_ALL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * PCS BIST Check enable , apply all-lanes in one-Link 1'b1:enable
 * 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_BIST_CHK_ALL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_CHK_ALL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_CHK_ALL  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_BIST_CHK_ALL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Elastic buffer depth setting 2'b00: low 2'b01: med 2'b1x: high
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_SEP_REFCLK_SSC
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_SEP_REFCLK_SSC(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_SEP_REFCLK_SSC  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_SEP_REFCLK_SSC(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Elastic buffer depth setting 2'b00: low 2'b01: med 2'b1x: high
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_LOWER_SKPOS_RECEPTION
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * PCS observation enable/disable.  Observation purpose ONLY. Bit[0]: pipe
 * status observation control 1'b1: enable 1'b0: disable Bits[7:6]:reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_OBS_PCS_LANE_CTRL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PCS debug page mux selection. Debug purpose ONLY.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3E . R_PCS_DEBUG_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3E_R_PCS_DEBUG_SEL(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3E_R_PCS_DEBUG_SEL     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3E_R_PCS_DEBUG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_3F
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_3F        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x3f)

/**
 * \brief
 * Current PIPE rate
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . PIPE_RATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_RATE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_RATE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_RATE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Current PIPE powerdown
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . PIPE_POWERDOWN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_POWERDOWN(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_POWERDOWN     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_PIPE_POWERDOWN(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Current l1p2 exit state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . L1P2_EXIT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_EXIT(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_EXIT  VTSS_BIT(4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_EXIT(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Current l1p2 idle state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . L1P2_IDLE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_IDLE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_IDLE  VTSS_BIT(5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_IDLE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Current l1p2 entry state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . L1P2_ENTRY
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_ENTRY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_ENTRY  VTSS_BIT(6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_L1P2_ENTRY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Current l1p1 state
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . L1P1_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_L1P1_STATE(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_L1P1_STATE  VTSS_BIT(7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_L1P1_STATE(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * PCS Observation Status register
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_3F . OBS_PCS_LINK_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_3F_OBS_PCS_LINK_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_3F_OBS_PCS_LINK_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_3F_OBS_PCS_LINK_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_40
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_40        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x40)

/**
 * \brief
 * RX EQ auto-flow enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_40 . R_RXEQ_AUTO_FLOW_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * RX EQ auto-flow reset. 1: reset
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_40 . R_RXEQ_AUTO_FLOW_RESET
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * RX EQ auto-flow watchdog timer enable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_40 . R_RXEQ_AUTO_FLOW_WDT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * RX EQ auto-flow watchdog timer interval. 3'b000: 1 ms 3'b001: 2 ms
 * 3'b010: 4 ms 3'b011: 8 ms 3'b100: 16 ms 3'b101: 32 ms 3'b110: 64 ms
 * 3'b111: 100 us
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_40 . R_RXEQ_WDT_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * RX EQ 1us timer interval.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_40 . R_RXEQ_1US_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_1US_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_1US_THRESHOLD     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_40_R_RXEQ_1US_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_41
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_41        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x41)

/**
 * \brief
 * Tx preset P0~P10 bit-vector setting. Each bit indication Preset-N is
 * enable/disable 1'b1:enable 1'b0:disable For example: 16'h7_FF, indicate
 * P0~P10 are enabled when Link Equalization Phase.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_41 . R_TX_PRESET_VECTOR_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Tx preset P0~P10 bit-vector setting. Each bit indication Preset-N is
 * enable/disable 1'b1:enable 1'b0:disable For example: 16'h7_FF, indicate
 * P0~P10 are enabled when Link Equalization Phase.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_41 . R_TX_PRESET_VECTOR_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Rx preset-0~15 bit-vector setting. Each bit indication Preset-N is
 * enable/disable 1'b1:enable 1'b0:disable For example: 16'h1F, indicate
 * Preset-0~4 are enabled when Link Equalization Phase. Bit[7:0]: for Gen-3
 * Bit[15:8]: for Gen-4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_41 . R_RX_PRESET_VECTOR_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Rx preset-0~15 bit-vector setting. Each bit indication Preset-N is
 * enable/disable 1'b1:enable 1'b0:disable For example: 16'h1F, indicate
 * Preset-0~4 are enabled when Link Equalization Phase. Bit[7:0]: for Gen-3
 * Bit[15:8]: for Gen-4
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_41 . R_RX_PRESET_VECTOR_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_42
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_42        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x42)

/**
 * \brief
 * CTLE fine-tune enable/disable vector. Bit[0]: EQ R Bit[1]: EQ C Bit[2]:
 * VGA
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_CTLE_FTUNE_VECTOR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_VECTOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_VECTOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_VECTOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * CTLE fine-tune adaptive mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_CTLE_FTUNE_ADAPT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN  VTSS_BIT(3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * EQ R fine-tune adjustment.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_EQR_FTUNE_ADJ
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_EQR_FTUNE_ADJ(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_EQR_FTUNE_ADJ     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_EQR_FTUNE_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * EQ C fine-tune adjustment.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_EQC_FTUNE_ADJ
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_EQC_FTUNE_ADJ(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_EQC_FTUNE_ADJ     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_EQC_FTUNE_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * VGA fine-tune enable vector.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_VGA_FTUNE_VECTOR_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * VGA fine-tune enable vector.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_42 . R_VGA_FTUNE_VECTOR_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_43
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_43        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x43)

/**
 * \brief
 * CTLE adaptation time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_CTLE_ADAPT_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * DFE Dlev preset enable/disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_DFE_PRESET_DLEV_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_PRESET_DLEV_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_PRESET_DLEV_EN  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_PRESET_DLEV_EN(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * DFE free-running mode while doing eye scan. 0: use convergence
 * coefficients 1: use preset coefficients
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_DFE_FREE_RUN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_FREE_RUN(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_FREE_RUN  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_FREE_RUN(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * DFE switch time. 2'b00: 4T pclk 2'b01: 8T pclk 2'b10: 12T pclk 2'b11:
 * 16T pclk
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_DFE_SW_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_SW_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_SW_THRESHOLD     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_SW_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * DFE adaptation time.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_DFE_ADAPT_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Enable FDC in auto-flow.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_FDC_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Swap FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_FDC_RESULTS_SWAP
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_RESULTS_SWAP(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_RESULTS_SWAP  VTSS_BIT(17)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_RESULTS_SWAP(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Maximum FDC iterations. 4'h0: 1 iteration 4'h1: 2 iterations 4'hf: 16
 * iterations
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_FDC_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_THRESHOLD     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Maximum FDC iterations for one direction of C1. 3'h0: 1 iteration 3'h1:
 * 2 iterations  3'h7: 8 iterations
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_FDC_CP_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CP_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CP_THRESHOLD     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CP_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Maximum FDC iterations for one direction of C-1. 3'h0: 1 iteration 3'h1:
 * 2 iterations  3'h7: 8 iterations
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_43 . R_FDC_CM_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CM_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CM_THRESHOLD     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_43_R_FDC_CM_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,28,3)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_6:PHY_LINK_44
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_44        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x44)

/**
 * \brief
 * Check eye-width when C-1 fine-tune.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_44 . R_FDC_IWIDTH_CHK
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_44_R_FDC_IWIDTH_CHK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_44_R_FDC_IWIDTH_CHK  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_44_R_FDC_IWIDTH_CHK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * FOM iterations. 4'h0: 1 iteration 4'h1: 2 iterations 4'hf: 16 iterations
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_44 . R_FOM_THRESHOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_44_R_FOM_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_44_R_FOM_THRESHOLD     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_44_R_FOM_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_7
 *
 * Register group for registers 0x48 to 0x66
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_48
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_48        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x48)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_48 . R_DFE_PRESET_DLEV_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_00(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_00     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_00(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_48 . R_DFE_PRESET_DLEV_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_01(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_01     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_01(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_48 . R_DFE_PRESET_DLEV_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_02(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_02     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_02(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_48 . R_DFE_PRESET_DLEV_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_03(x)  VTSS_ENCODE_BITFIELD(x,24,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_03     VTSS_ENCODE_BITMASK(24,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_48_R_DFE_PRESET_DLEV_03(x)  VTSS_EXTRACT_BITFIELD(x,24,7)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_49
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_49        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x49)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_49 . R_DFE_PRESET_DLEV_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_04(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_04     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_04(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_49 . R_DFE_PRESET_DLEV_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_05(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_05     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_05(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_49 . R_DFE_PRESET_DLEV_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_06(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_06     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_06(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_49 . R_DFE_PRESET_DLEV_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_07(x)  VTSS_ENCODE_BITFIELD(x,24,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_07     VTSS_ENCODE_BITMASK(24,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_49_R_DFE_PRESET_DLEV_07(x)  VTSS_EXTRACT_BITFIELD(x,24,7)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4a)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4A . R_DFE_PRESET_DLEV_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_08(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_08     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_08(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4A . R_DFE_PRESET_DLEV_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_09(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_09     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_09(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4A . R_DFE_PRESET_DLEV_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_10(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_10     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_10(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4A . R_DFE_PRESET_DLEV_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_11(x)  VTSS_ENCODE_BITFIELD(x,24,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_11     VTSS_ENCODE_BITMASK(24,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4A_R_DFE_PRESET_DLEV_11(x)  VTSS_EXTRACT_BITFIELD(x,24,7)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4b)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4B . R_DFE_PRESET_DLEV_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_12(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_12     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_12(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4B . R_DFE_PRESET_DLEV_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_13(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_13     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_13(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4B . R_DFE_PRESET_DLEV_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_14(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_14     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_14(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * Preset value of DFE Dlev. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4B . R_DFE_PRESET_DLEV_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_15(x)  VTSS_ENCODE_BITFIELD(x,24,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_15     VTSS_ENCODE_BITMASK(24,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4B_R_DFE_PRESET_DLEV_15(x)  VTSS_EXTRACT_BITFIELD(x,24,7)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4c)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4C . R_DFE_PRESET_H1_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4C . R_DFE_PRESET_H1_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4C . R_DFE_PRESET_H1_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4C . R_DFE_PRESET_H1_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4C_R_DFE_PRESET_H1_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4d)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4D . R_DFE_PRESET_H1_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4D . R_DFE_PRESET_H1_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4D . R_DFE_PRESET_H1_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4D . R_DFE_PRESET_H1_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4D_R_DFE_PRESET_H1_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4e)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4E . R_DFE_PRESET_H1_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4E . R_DFE_PRESET_H1_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4E . R_DFE_PRESET_H1_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4E . R_DFE_PRESET_H1_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_11(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_11     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4E_R_DFE_PRESET_H1_11(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_4F
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_4F        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x4f)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4F . R_DFE_PRESET_H1_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_12(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_12     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_12(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4F . R_DFE_PRESET_H1_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_13(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_13     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_13(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4F . R_DFE_PRESET_H1_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_14(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_14     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_14(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Preset value of DFE H1 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_4F . R_DFE_PRESET_H1_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_15(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_15     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_4F_R_DFE_PRESET_H1_15(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_50
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_50        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x50)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_50 . R_DFE_PRESET_H2_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_00(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_00     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_00(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_50 . R_DFE_PRESET_H2_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_01(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_01     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_01(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_50 . R_DFE_PRESET_H2_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_02(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_02     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_02(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_50 . R_DFE_PRESET_H2_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_03(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_03     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_50_R_DFE_PRESET_H2_03(x)  VTSS_EXTRACT_BITFIELD(x,24,5)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_51
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_51        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x51)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_51 . R_DFE_PRESET_H2_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_04(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_04     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_04(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_51 . R_DFE_PRESET_H2_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_05(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_05     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_05(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_51 . R_DFE_PRESET_H2_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_06(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_06     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_06(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_51 . R_DFE_PRESET_H2_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_07(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_07     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_51_R_DFE_PRESET_H2_07(x)  VTSS_EXTRACT_BITFIELD(x,24,5)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_52
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_52        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x52)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_52 . R_DFE_PRESET_H2_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_08(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_08     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_08(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_52 . R_DFE_PRESET_H2_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_09(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_09     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_09(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_52 . R_DFE_PRESET_H2_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_10(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_10     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_10(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_52 . R_DFE_PRESET_H2_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_11(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_11     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_52_R_DFE_PRESET_H2_11(x)  VTSS_EXTRACT_BITFIELD(x,24,5)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_53
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_53        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x53)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_53 . R_DFE_PRESET_H2_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_12(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_12     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_12(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_53 . R_DFE_PRESET_H2_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_13(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_13     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_13(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_53 . R_DFE_PRESET_H2_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_14(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_14     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_14(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Preset value of DFE H2 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_53 . R_DFE_PRESET_H2_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_15(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_15     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_53_R_DFE_PRESET_H2_15(x)  VTSS_EXTRACT_BITFIELD(x,24,5)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_54
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_54        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x54)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_54 . R_DFE_PRESET_H3_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_54_R_DFE_PRESET_H3_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_55
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_55        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x55)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H3 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_55 . R_DFE_PRESET_H3_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_55_R_DFE_PRESET_H3_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_56
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_56        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x56)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_56 . R_DFE_PRESET_H4_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_56_R_DFE_PRESET_H4_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_57
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_57        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x57)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H4 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_57 . R_DFE_PRESET_H4_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_57_R_DFE_PRESET_H4_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_58
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_58        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x58)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_58 . R_DFE_PRESET_H5_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_58_R_DFE_PRESET_H5_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_59
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_59        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x59)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Preset value of DFE H5 tap. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_59 . R_DFE_PRESET_H5_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_59_R_DFE_PRESET_H5_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5a)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5A . R_EQR_PRESET_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5A_R_EQR_PRESET_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5b)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * EQ R preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5B . R_EQR_PRESET_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5B_R_EQR_PRESET_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5c)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5C . R_EQC_PRESET_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5C_R_EQC_PRESET_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5d)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * EQ C preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5D . R_EQC_PRESET_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5D_R_EQC_PRESET_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5e)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_00(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_00     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_00(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_01(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_01     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_01(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_02(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_02     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_02(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_03(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_03     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_03(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_04(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_04     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_04(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_05(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_05     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_05(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_06(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_06     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_06(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5E . R_VGA_PRESET_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_07(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_07     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5E_R_VGA_PRESET_07(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_5F
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_5F        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x5f)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_08(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_08     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_08(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_09(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_09     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_09(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * VGA preset value. Gen3: 0~7 Gen4:15~8
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_5F . R_VGA_PRESET_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_5F_R_VGA_PRESET_15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_60
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_60        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x60)

/**
 * \brief
 * TxCoeff method selection for DIV96/DIV80. 1'b0:DIV80 1b1:DIV96
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TXCOEFF_DIV96
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIV96(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIV96  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIV96(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * TX C-1, saturation threshold.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_ADV_SAT_THR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_THR(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_THR     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_THR(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * FS/LF settings. 2'bX0: FS/LF=40/13, DIV80. 2'bX1: FS/LF=48/16, DIV96.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TXCOEFF_DIVSEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIVSEL(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIVSEL     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TXCOEFF_DIVSEL(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Tx C-1, tap Offset adjustment when adjustment enabled.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_ADV_ADJ_OFFSET
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * TX,C-1, saturation enable/disable. 1'b1:enable 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_ADV_SAT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_EN  VTSS_BIT(22)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_SAT_EN(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Tx, C-1, adjustment enable/disable. 1'b1:enable 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_ADV_ADJ_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_EN  VTSS_BIT(23)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_ADV_ADJ_EN(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Tx C+1, tap Offset adjustment when adjustment enabled.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_DLY_ADJ_OFFSET
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,24,5)

/**
 * \brief
 * TX,C+1, saturation enable/disable. 1'b1:enable 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_DLY_SAT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_SAT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_SAT_EN  VTSS_BIT(30)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_SAT_EN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Tx, C+1, adjustment enable/disable. 1'b1:enable 1'b0:disable
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_60 . R_TAP_DLY_ADJ_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_EN  VTSS_BIT(31)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_60_R_TAP_DLY_ADJ_EN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_61
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_61        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x61)

/**
 * \brief
 * Tx Full-Swing setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_61 . R_LOCAL_FS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_FS(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_FS     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_FS(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Tx Low-Freq setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_61 . R_LOCAL_LF
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_LF(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_LF     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_61_R_LOCAL_LF(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Tx C0, tap setting. Bit[0]:Can be set Bit[5:4]:reserved for future use
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_61 . R_TAP_MAIN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_MAIN(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_MAIN     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_MAIN(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * TX C+1, saturation threshold.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_61 . R_TAP_DLY_SAT_THR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_DLY_SAT_THR(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_DLY_SAT_THR     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_61_R_TAP_DLY_SAT_THR(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * TX coefficient to PMA LUT selection. 1'b1: Use DIV80 or DIV96 mode.
 * 1'b0: Use DIV126 mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_61 . R_TXCOEFF_PRELUT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_61_R_TXCOEFF_PRELUT(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_61_R_TXCOEFF_PRELUT     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_61_R_TXCOEFF_PRELUT(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_62
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_62        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x62)

/**
 * \brief
 * -6db, TX C-1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_62 . R_TXDEEMPH_ADV_0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * -3.5db, TX, C-1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_62 . R_TXDEEMPH_ADV_1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * -0db, TX, C-1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_62 . R_TXDEEMPH_ADV_2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_62 . R_TXDEEMPH_ADV_3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_62_R_TXDEEMPH_ADV_3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_63
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_63        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x63)

/**
 * \brief
 * -6db, TX C+1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_63 . R_TXDEEMPH_DLY_0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * -3.5db, TX, C+1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_63 . R_TXDEEMPH_DLY_1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * -0db, TX, C+1
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_63 . R_TXDEEMPH_DLY_2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_63 . R_TXDEEMPH_DLY_3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_63_R_TXDEEMPH_DLY_3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_64
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_64        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x64)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_64 . R_TXCP_PRESET_G3_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_64 . R_TXCP_PRESET_G3_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_64 . R_TXCP_PRESET_G3_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_64 . R_TXCP_PRESET_G3_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_64_R_TXCP_PRESET_G3_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_65
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_65        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x65)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_65 . R_TXCP_PRESET_G3_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_65 . R_TXCP_PRESET_G3_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_65 . R_TXCP_PRESET_G3_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_65 . R_TXCP_PRESET_G3_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_65_R_TXCP_PRESET_G3_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_7:PHY_LINK_66
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_66        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x66)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_66 . R_TXCP_PRESET_G3_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_66 . R_TXCP_PRESET_G3_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_66 . R_TXCP_PRESET_G3_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_66_R_TXCP_PRESET_G3_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_8
 *
 * Register group for registers 0x68 to 0x6A
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_8:PHY_LINK_68
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_68        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x68)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_68 . R_TXC0_PRESET_G3_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_68 . R_TXC0_PRESET_G3_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_68 . R_TXC0_PRESET_G3_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_68 . R_TXC0_PRESET_G3_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_68_R_TXC0_PRESET_G3_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_8:PHY_LINK_69
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_69        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x69)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_69 . R_TXC0_PRESET_G3_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_69 . R_TXC0_PRESET_G3_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_69 . R_TXC0_PRESET_G3_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_69 . R_TXC0_PRESET_G3_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_69_R_TXC0_PRESET_G3_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_8:PHY_LINK_6A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_6A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x6a)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6A . R_TXC0_PRESET_G3_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6A . R_TXC0_PRESET_G3_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6A . R_TXC0_PRESET_G3_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6A_R_TXC0_PRESET_G3_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_9
 *
 * Register group for registers 0x6C to 0x6E
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_9:PHY_LINK_6C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_6C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x6c)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6C . R_TXCM_PRESET_G3_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6C . R_TXCM_PRESET_G3_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6C . R_TXCM_PRESET_G3_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6C . R_TXCM_PRESET_G3_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6C_R_TXCM_PRESET_G3_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_9:PHY_LINK_6D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_6D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x6d)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6D . R_TXCM_PRESET_G3_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6D . R_TXCM_PRESET_G3_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6D . R_TXCM_PRESET_G3_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6D . R_TXCM_PRESET_G3_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6D_R_TXCM_PRESET_G3_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_9:PHY_LINK_6E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_6E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x6e)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6E . R_TXCM_PRESET_G3_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6E . R_TXCM_PRESET_G3_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_6E . R_TXCM_PRESET_G3_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_6E_R_TXCM_PRESET_G3_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_10
 *
 * Register group for registers 0x70 to 0x72
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_10:PHY_LINK_70
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_70        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x70)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_70 . R_TXCP_PRESET_G4_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_70 . R_TXCP_PRESET_G4_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_70 . R_TXCP_PRESET_G4_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_70 . R_TXCP_PRESET_G4_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_70_R_TXCP_PRESET_G4_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_10:PHY_LINK_71
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_71        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x71)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_71 . R_TXCP_PRESET_G4_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_71 . R_TXCP_PRESET_G4_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_71 . R_TXCP_PRESET_G4_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_71 . R_TXCP_PRESET_G4_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_71_R_TXCP_PRESET_G4_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_10:PHY_LINK_72
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_72        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x72)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_72 . R_TXCP_PRESET_G4_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_72 . R_TXCP_PRESET_G4_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C+1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_72 . R_TXCP_PRESET_G4_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_72_R_TXCP_PRESET_G4_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_11
 *
 * Register group for registers 0x74 to 0x76
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_11:PHY_LINK_74
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_74        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x74)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_74 . R_TXC0_PRESET_G4_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_74 . R_TXC0_PRESET_G4_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_74 . R_TXC0_PRESET_G4_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_74 . R_TXC0_PRESET_G4_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_74_R_TXC0_PRESET_G4_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_11:PHY_LINK_75
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_75        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x75)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_75 . R_TXC0_PRESET_G4_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_75 . R_TXC0_PRESET_G4_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_75 . R_TXC0_PRESET_G4_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_75 . R_TXC0_PRESET_G4_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_75_R_TXC0_PRESET_G4_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_11:PHY_LINK_76
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_76        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x76)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_76 . R_TXC0_PRESET_G4_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_76 . R_TXC0_PRESET_G4_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C0, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_76 . R_TXC0_PRESET_G4_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_76_R_TXC0_PRESET_G4_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_12
 *
 * Register group for registers 0x78 to 0x7A
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_12:PHY_LINK_78
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_78        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x78)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_78 . R_TXCM_PRESET_G4_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_78 . R_TXCM_PRESET_G4_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_78 . R_TXCM_PRESET_G4_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_78 . R_TXCM_PRESET_G4_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_78_R_TXCM_PRESET_G4_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_12:PHY_LINK_79
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_79        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x79)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_79 . R_TXCM_PRESET_G4_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_79 . R_TXCM_PRESET_G4_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_79 . R_TXCM_PRESET_G4_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_79 . R_TXCM_PRESET_G4_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_79_R_TXCM_PRESET_G4_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_12:PHY_LINK_7A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_7A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x7a)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7A . R_TXCM_PRESET_G4_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7A . R_TXCM_PRESET_G4_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * C-1, preset-P(X) value for Gen 4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7A . R_TXCM_PRESET_G4_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7A_R_TXCM_PRESET_G4_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LINK_GRP_13
 *
 * Register group for registers 0x7C to 0x7D
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_13:PHY_LINK_7C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_7C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x7c)

/**
 * \brief
 * RXEI extend count for Gen1. Extend value equals to 8'h128 -
 * r_rxeicnt_g1.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7C . R_RXEICNT_G1
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G1(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G1     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G1(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * RXEI extend count for Gen2. Extend value equals to 8'h128 -
 * r_rxeicnt_g2.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7C . R_RXEICNT_G2
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G2(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G2     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G2(x)  VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * RXEI extend count for Gen3. Extend value equals to 8'h128 -
 * r_rxeicnt_g3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7C . R_RXEICNT_G3
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G3(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G3     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G3(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * RXEI extend count for Gen4. Extend value equals to 8'h128 -
 * r_rxeicnt_g4.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7C . R_RXEICNT_G4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G4(x)  VTSS_ENCODE_BITFIELD(x,24,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G4     VTSS_ENCODE_BITMASK(24,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7C_R_RXEICNT_G4(x)  VTSS_EXTRACT_BITFIELD(x,24,7)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LINK_GRP_13:PHY_LINK_7D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LINK_7D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x7d)

/**
 * \brief
 * Clock count for gating data while exiting from RXL0s for 8b/10b mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7D . R_L0SGATING_10B_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Clock count for gating data while exiting from RXL0s for 8b/10b mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7D . R_L0SGATING_10B_B10_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B10_B8(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B10_B8     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_10B_B10_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Clock count for gating data while exiting from RXL0s for 128b/130b mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7D . R_L0SGATING_130B_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Clock count for gating data while exiting from RXL0s for 128b/130b mode.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LINK_7D . R_L0SGATING_130B_B10_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B10_B8(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B10_B8     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LINK_7D_R_L0SGATING_130B_B10_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_0
 *
 * Register group for register 0x00
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_0:PHY_LANE_00
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_00        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x80)

/**
 * \brief
 * RX termination 50 ohm control. 1'b1: enable. 1'b0: disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_00 . R_R50_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_00_R_R50_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_00_R_R50_EN  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_00_R_R50_EN(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Control pcs2pma_eid_lp.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_00 . R_EID_LP
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_00_R_EID_LP(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_00_R_EID_LP  VTSS_BIT(17)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_00_R_EID_LP(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Control pcs2pma_itx_preemp_base.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_00 . R_ITX_PREEMP_BASE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_00_R_ITX_PREEMP_BASE(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_00_R_ITX_PREEMP_BASE     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_00_R_ITX_PREEMP_BASE(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_00 . R_ALOS_THR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_00_R_ALOS_THR(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_00_R_ALOS_THR     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_00_R_ALOS_THR(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_1
 *
 * Register group for registers 0x08 to 0x0D
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_08
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_08        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x88)

/**
 * \brief
 * Voltage threshold for squelch detection.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_08 . R_RXEQ_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_08_R_RXEQ_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_08_R_RXEQ_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_08_R_RXEQ_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Reserved.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_08 . R_MANUAL_RXEQ_EVAL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_08_R_MANUAL_RXEQ_EVAL(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_08_R_MANUAL_RXEQ_EVAL  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_08_R_MANUAL_RXEQ_EVAL(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * FDC reset. 1: reset.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_08 . R_FDC_RESET
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_08_R_FDC_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_08_R_FDC_RESET  VTSS_BIT(16)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_08_R_FDC_RESET(x)  VTSS_EXTRACT_BITFIELD(x,16,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_09
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_09        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x89)

/**
 * \brief
 * Automatic RX EQ evaluation after exiting RxElecIdle.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_09 . R_RXEIE_RXEQ_EVAL_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Logical RxElecIdle source selection. 2'd0: from PCS pipe_rxei. 2'd1:
 * from PCS rx aligned signal, inverted 2'd2: from PMA rxei_filtered
 * signal. 2'd3: 1'b0, emulate RxElecIdle is deasserted.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_09 . R_LOGICAL_RXEI_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_09_R_LOGICAL_RXEI_SEL(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_09_R_LOGICAL_RXEI_SEL     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_09_R_LOGICAL_RXEI_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * RX EQ state bypass control. Bit[0]: bypass CTLE state. Bit[1]: bypass
 * DFE state. Bit[2]: bypass FOM state. Bit[3]: bypass FDC state.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_09 . R_RXEQ_STATE_BYP
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_09_R_RXEQ_STATE_BYP(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_09_R_RXEQ_STATE_BYP     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_09_R_RXEQ_STATE_BYP(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * CTLE mode. 0: preset. 1: fine-tune.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_09 . R_CTLE_MODE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_09_R_CTLE_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_09_R_CTLE_MODE  VTSS_BIT(12)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_09_R_CTLE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,12,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_0A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_0A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x8a)

/**
 * \brief
 * RX EQ voltage selection for eye height.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IHEIGHT_MAN_VOLT_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * \brief
 * RX EQ pcs2pma_man_volt_en setting for eye height.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IHEIGHT_MAN_VOLT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN  VTSS_BIT(7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * RX EQ Offset selection for eye height.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IHEIGHT_OS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * RX EQ Offset direction for eye height.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IHEIGHT_OS_DIR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_DIR  VTSS_BIT(14)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_DIR(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * RX EQ pcs2pma_os_man_en setting for eye height.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IHEIGHT_OS_MAN_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN  VTSS_BIT(15)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * RX EQ voltage selection for eye width.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IWIDTH_MAN_VOLT_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * RX EQ pcs2pma_man_volt_en setting for eye width.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IWIDTH_MAN_VOLT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN  VTSS_BIT(23)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * RX EQ Offset selection for eye width.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IWIDTH_OS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * RX EQ Offset direction for eye width.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IWIDTH_OS_DIR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_DIR(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_DIR  VTSS_BIT(30)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_DIR(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * RX EQ pcs2pma_os_man_en setting for eye width.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0A . R_IWIDTH_OS_MAN_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN  VTSS_BIT(31)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_0B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_0B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x8b)

/**
 * \brief
 * RX EQ pcs2pma_fom_sel setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0B . R_RXEQ_FOM_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FOM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FOM_SEL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FOM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * RX EQ pcs2pma_figmerit_sel setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0B . R_RXEQ_FIGMERIT_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_0C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_0C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x8c)

/**
 * \brief
 * Current RX EQ main state.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0C . RXEQ_MAIN_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_MAIN_STATE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_MAIN_STATE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_MAIN_STATE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Current RX EQ core state.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0C . RXEQ_CORE_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_CORE_STATE(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_CORE_STATE     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_CORE_STATE(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Current RX EQ FDC state.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0C . RXEQ_FDC_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_FDC_STATE(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_FDC_STATE     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0C_RXEQ_FDC_STATE(x)  VTSS_EXTRACT_BITFIELD(x,12,3)

/**
 * \brief
 * Latest FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0C . FOM_RESULTS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0C_FOM_RESULTS(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0C_FOM_RESULTS     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0C_FOM_RESULTS(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Latest FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0C . FDC_RESULTS
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0C_FDC_RESULTS(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0C_FDC_RESULTS     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0C_FDC_RESULTS(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_1:PHY_LANE_0D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_0D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x8d)

/**
 * \brief
 * RX EQ evaluation done indication.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0D . RXEQ_EVAL_DONE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_DONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_DONE  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_DONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * RX EQ invalid setting indication.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0D . RXEQ_EVAL_INVALID
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_INVALID(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_INVALID  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_EVAL_INVALID(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * RX EQ auto-flow timeout indication.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0D . RXEQ_AUTO_FLOW_TIMEOUT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT  VTSS_BIT(2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * RX EQ logical RXEI indication.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_0D . RXEQ_LOGICAL_RXEI
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_LOGICAL_RXEI(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_LOGICAL_RXEI  VTSS_BIT(3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_0D_RXEQ_LOGICAL_RXEI(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_2
 *
 * Register group for registers 0x10 to 0x12
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_2:PHY_LANE_10
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_10        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x90)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_10 . OBS_RXEQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_10 . OBS_RXEQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_10 . OBS_RXEQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_10 . OBS_RXEQ_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_10_OBS_RXEQ_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_2:PHY_LANE_11
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_11        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x91)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_11 . OBS_RXEQ_B39_B32
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B39_B32(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B39_B32     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B39_B32(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_11 . OBS_RXEQ_B47_B40
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B47_B40(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B47_B40     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B47_B40(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_11 . OBS_RXEQ_B55_B48
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B55_B48(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B55_B48     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B55_B48(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_11 . OBS_RXEQ_B63_B56
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B63_B56(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B63_B56     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_11_OBS_RXEQ_B63_B56(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_2:PHY_LANE_12
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_12        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x92)

/**
 * \brief
 * RXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_12 . OBS_RXEQ_B71_B64
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_12_OBS_RXEQ_B71_B64(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_12_OBS_RXEQ_B71_B64     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_12_OBS_RXEQ_B71_B64(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_3
 *
 * Register group for register 0x14
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_3:PHY_LANE_14
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_14        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x94)

/**
 * \brief
 * TX C-1 enable/disable. 1'b1: enable. 1'b0: disble.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_14 . R_TXEQ_ADV_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_ADV_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_ADV_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_ADV_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * TX C0 enable/disable. 1'b1: enable. 1'b0: disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_14 . R_TXEQ_MAIN_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_MAIN_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_MAIN_EN  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_MAIN_EN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * TX C+1 enable/disable. 1'b1: enable. 1'b0: disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_14 . R_TXEQ_DLY_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_DLY_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_DLY_EN  VTSS_BIT(2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_DLY_EN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * TX {C+1, C0, C-1} directly pass-through from pipe_txdeemph[17:0]. 1'b1:
 * enable. 1'b0: disable.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_14 . R_TXEQ_PIPE_DIRECT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN  VTSS_BIT(4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Selection of local preset index encoding for TXEQ coefficient querying.
 * 1'b1: Local preset index encoding as defined in PIPE 4.4.1. 1'b0: Local
 * preset index encoding as defined in PIPE 4.3.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_14 . R_TXEQ_PIP4P4_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIP4P4_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIP4P4_EN  VTSS_BIT(5)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_14_R_TXEQ_PIP4P4_EN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_4
 *
 * Register group for registers 0x16 to 0x1A
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_4:PHY_LANE_16
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_16        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x96)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_16 . OBS_TXEQ_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_16 . OBS_TXEQ_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_16 . OBS_TXEQ_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_16 . OBS_TXEQ_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_16_OBS_TXEQ_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_4:PHY_LANE_17
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_17        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x97)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_17 . OBS_TXEQ_B39_B32
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B39_B32(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B39_B32     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B39_B32(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TXEQ status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_17 . OBS_TXEQ_B47_B40
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B47_B40(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B47_B40     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_17_OBS_TXEQ_B47_B40(x)  VTSS_EXTRACT_BITFIELD(x,8,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_4:PHY_LANE_18
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_18        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x98)

/**
 * \brief
 * RX margin pcs2pma_fom_sel setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_18 . R_RXMARGIN_FOM_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FOM_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FOM_SEL  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FOM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * RX margin pcs2pma_figmerit_sel setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_18 . R_RXMARGIN_FIGMERIT_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * RX margin pcs2pma_man_volt_en setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_18 . R_RXMARGIN_MAN_VOLT_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN  VTSS_BIT(2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * RX margin pcs2pma_os_man_en setting.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_18 . R_RXMARGIN_OS_MAN_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN  VTSS_BIT(3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_4:PHY_LANE_19
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_19        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x99)

/**
 * \brief
 * Current RX margin state.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_19 . RXMARGIN_STATE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_19_RXMARGIN_STATE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_19_RXMARGIN_STATE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_19_RXMARGIN_STATE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_4:PHY_LANE_1A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_1A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x9a)

/**
 * \brief
 * RX margin offset, horizontal
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1A . OBS_RXMARGIN_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Rx margin offset, vertical
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1A . OBS_RXMARGIN_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Rx margin offset
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1A . OBS_RXMARGIN_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * RX margin manual voltage selection
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1A . OBS_RXMARGIN_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1A_OBS_RXMARGIN_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_5
 *
 * Register group for register 0x1C
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_5:PHY_LANE_1C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_1C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0x9c)

/**
 * \brief
 * Tx Amplitude status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1C . OBS_TXAMP_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Tx Amplitude status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_1C . OBS_TXAMP_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_1C_OBS_TXAMP_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_6
 *
 * Register group for register 0x30
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_6:PHY_LANE_30
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_30        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xb0)

/**
 * \brief
 * Eye-scan internal use control.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_30 . R_ADD_VOLT
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_30_R_ADD_VOLT(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_30_R_ADD_VOLT  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_30_R_ADD_VOLT(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Eye-scan internal use control.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_30 . R_RESETB_OSCAL_AFE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_30_R_RESETB_OSCAL_AFE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_30_R_RESETB_OSCAL_AFE  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_30_R_RESETB_OSCAL_AFE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Eye-scan internal use control.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_30 . R_PD_OSDAC_AFE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_30_R_PD_OSDAC_AFE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_30_R_PD_OSDAC_AFE  VTSS_BIT(2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_30_R_PD_OSDAC_AFE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Eye-scan internal use control.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_30 . R_OSCAL_AFE
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_30_R_OSCAL_AFE(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_30_R_OSCAL_AFE  VTSS_BIT(3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_30_R_OSCAL_AFE(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_7
 *
 * Register group for register 0x34
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_7:PHY_LANE_34
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_34        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xb4)

/**
 * \brief
 * PI control. 1: hold PI.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_34 . R_PI_HOLD
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_34_R_PI_HOLD(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_34_R_PI_HOLD  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_34_R_PI_HOLD(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_8
 *
 * Register group for registers 0x3C to 0x3E
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_8:PHY_LANE_3C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_3C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xbc)

/**
 * \brief
 * PIPE status observation
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3C . OBS_PCS_LANE_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B7_B0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Rxvalid falling edge counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3C . OBS_PCS_LANE_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Rxstatus, underflow error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3C . OBS_PCS_LANE_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Rxstatus, overflow error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3C . OBS_PCS_LANE_B31_B24
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B31_B24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B31_B24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3C_OBS_PCS_LANE_B31_B24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_8:PHY_LANE_3D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_3D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xbd)

/**
 * \brief
 * Rxstatus, coding error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3D . OBS_PCS_LANE_B39_B32
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B39_B32(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B39_B32     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B39_B32(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Rxstatus, disparity error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3D . OBS_PCS_LANE_B47_B40
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B47_B40(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B47_B40     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B47_B40(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3D . OBS_PCS_LANE_B55_B48
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B55_B48(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B55_B48     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B55_B48(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3D . OBS_PCS_LANE_B63_B56
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B63_B56(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B63_B56     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3D_OBS_PCS_LANE_B63_B56(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_8:PHY_LANE_3E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_3E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xbe)

/**
 * \brief
 * Enable BIST test from system: 0: normal mode. 1: enable BIST test.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . R_BIST_EN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_EN  VTSS_BIT(0)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_EN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Enable BIST check from system: 0: normal mode. 1: enable BIST check.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . R_BIST_CHK
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_CHK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_CHK  VTSS_BIT(1)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_CHK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . R_BIST_LANE0_EN_SEL
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_LANE0_EN_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_LANE0_EN_SEL  VTSS_BIT(2)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_LANE0_EN_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Trigger BIST mode expected false error from system: 0: default . 1:
 * generate expected false error pattern Note: This control signal is used
 * to stop BIST test and make sure the BIST error detection circuitry is
 * flawless.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . R_BIST_ERRINJEC
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_ERRINJEC(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_ERRINJEC  VTSS_BIT(3)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_R_BIST_ERRINJEC(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Shows that BIST test is running to system: 0: BIST mode stops. 1: BIST
 * mode is running.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . BIST_RUN
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_BIST_RUN(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_BIST_RUN  VTSS_BIT(8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_BIST_RUN(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Shows that BIST test comparison passes to system: 0: BIST test fails. 1:
 * BIST test passes.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . BIST_OK
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_BIST_OK(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_BIST_OK  VTSS_BIT(9)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_BIST_OK(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Indicates that there are BIST errors to system: 0: no error. 1: errors
 * occur.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . BIST_ERR
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR  VTSS_BIT(10)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * BIST error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . BIST_ERR_CNT_B7_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B7_B0(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B7_B0     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B7_B0(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * BIST error counter
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_3E . BIST_ERR_CNT_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B15_B8     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_3E_BIST_ERR_CNT_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_9
 *
 * Register group for registers 0x40 to 0x5B
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_40
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_40        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc0)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_40 . CTLE_PRESET_EYE_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_40 . CTLE_PRESET_EYE_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_40 . CTLE_PRESET_EYE_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_40 . CTLE_PRESET_EYE_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_40_CTLE_PRESET_EYE_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_41
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_41        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc1)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_41 . CTLE_PRESET_EYE_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_41 . CTLE_PRESET_EYE_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_41 . CTLE_PRESET_EYE_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_41 . CTLE_PRESET_EYE_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_41_CTLE_PRESET_EYE_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_42
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_42        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc2)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_42 . CTLE_PRESET_EYE_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_42 . CTLE_PRESET_EYE_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_42 . CTLE_PRESET_EYE_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_42 . CTLE_PRESET_EYE_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_42_CTLE_PRESET_EYE_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_43
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_43        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc3)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_43 . CTLE_PRESET_EYE_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_43 . CTLE_PRESET_EYE_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_43 . CTLE_PRESET_EYE_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * CTLE preset eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_43 . CTLE_PRESET_EYE_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_43_CTLE_PRESET_EYE_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_44
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_44        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc4)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_44 . EQR_FTUNE_EYE_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_44 . EQR_FTUNE_EYE_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_44 . EQR_FTUNE_EYE_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_44 . EQR_FTUNE_EYE_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_44_EQR_FTUNE_EYE_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_45
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_45        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc5)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_45 . EQR_FTUNE_EYE_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_45 . EQR_FTUNE_EYE_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_45 . EQR_FTUNE_EYE_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_45 . EQR_FTUNE_EYE_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_45_EQR_FTUNE_EYE_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_46
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_46        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc6)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_46 . EQR_FTUNE_EYE_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_46 . EQR_FTUNE_EYE_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_46 . EQR_FTUNE_EYE_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_46 . EQR_FTUNE_EYE_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_46_EQR_FTUNE_EYE_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_47
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_47        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc7)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_47 . EQR_FTUNE_EYE_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_47 . EQR_FTUNE_EYE_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_47 . EQR_FTUNE_EYE_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ R fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_47 . EQR_FTUNE_EYE_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_47_EQR_FTUNE_EYE_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_48
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_48        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_48 . EQC_FTUNE_EYE_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_48 . EQC_FTUNE_EYE_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_48 . EQC_FTUNE_EYE_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_48 . EQC_FTUNE_EYE_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_48_EQC_FTUNE_EYE_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_49
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_49        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xc9)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_49 . EQC_FTUNE_EYE_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_49 . EQC_FTUNE_EYE_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_49 . EQC_FTUNE_EYE_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_49 . EQC_FTUNE_EYE_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_49_EQC_FTUNE_EYE_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xca)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4A . EQC_FTUNE_EYE_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4A . EQC_FTUNE_EYE_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4A . EQC_FTUNE_EYE_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4A . EQC_FTUNE_EYE_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4A_EQC_FTUNE_EYE_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xcb)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4B . EQC_FTUNE_EYE_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4B . EQC_FTUNE_EYE_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4B . EQC_FTUNE_EYE_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * EQ C fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4B . EQC_FTUNE_EYE_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4B_EQC_FTUNE_EYE_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xcc)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4C . VGA_FTUNE_EYE_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4C . VGA_FTUNE_EYE_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4C . VGA_FTUNE_EYE_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4C . VGA_FTUNE_EYE_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4C_VGA_FTUNE_EYE_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4D
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4D        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xcd)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4D . VGA_FTUNE_EYE_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4D . VGA_FTUNE_EYE_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4D . VGA_FTUNE_EYE_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4D . VGA_FTUNE_EYE_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4D_VGA_FTUNE_EYE_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4E
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4E        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xce)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4E . VGA_FTUNE_EYE_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4E . VGA_FTUNE_EYE_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4E . VGA_FTUNE_EYE_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4E . VGA_FTUNE_EYE_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4E_VGA_FTUNE_EYE_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_4F
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_4F        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xcf)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4F . VGA_FTUNE_EYE_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4F . VGA_FTUNE_EYE_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4F . VGA_FTUNE_EYE_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * VGA fine-tune eye results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_4F . VGA_FTUNE_EYE_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_4F_VGA_FTUNE_EYE_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_50
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_50        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd0)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_50 . TX_PRESET_FOM_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_50 . TX_PRESET_FOM_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_50 . TX_PRESET_FOM_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_50 . TX_PRESET_FOM_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_50_TX_PRESET_FOM_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_51
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_51        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd1)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_51 . TX_PRESET_FOM_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_51 . TX_PRESET_FOM_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_51 . TX_PRESET_FOM_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_51 . TX_PRESET_FOM_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_51_TX_PRESET_FOM_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_52
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_52        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd2)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_52 . TX_PRESET_FOM_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_52 . TX_PRESET_FOM_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_52 . TX_PRESET_FOM_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_52 . TX_PRESET_FOM_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_52_TX_PRESET_FOM_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_53
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_53        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd3)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_53 . TX_PRESET_FOM_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_53 . TX_PRESET_FOM_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_53 . TX_PRESET_FOM_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX preset FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_53 . TX_PRESET_FOM_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_53_TX_PRESET_FOM_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_54
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_54        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd4)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_54 . TX_FTUNE_FOM_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_00(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_00     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_00(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_54 . TX_FTUNE_FOM_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_01(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_01     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_01(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_54 . TX_FTUNE_FOM_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_02(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_02     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_02(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_54 . TX_FTUNE_FOM_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_03(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_03     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_54_TX_FTUNE_FOM_03(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_55
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_55        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd5)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_55 . TX_FTUNE_FOM_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_04(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_04     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_04(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_55 . TX_FTUNE_FOM_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_05(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_05     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_05(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_55 . TX_FTUNE_FOM_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_06(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_06     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_06(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_55 . TX_FTUNE_FOM_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_07(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_07     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_55_TX_FTUNE_FOM_07(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_56
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_56        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd6)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_56 . TX_FTUNE_FOM_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_08(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_08     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_08(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_56 . TX_FTUNE_FOM_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_09(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_09     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_09(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_56 . TX_FTUNE_FOM_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_10(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_10     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_10(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_56 . TX_FTUNE_FOM_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_11(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_11     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_56_TX_FTUNE_FOM_11(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_57
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_57        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd7)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_57 . TX_FTUNE_FOM_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_12(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_12     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_12(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_57 . TX_FTUNE_FOM_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_13(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_13     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_13(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_57 . TX_FTUNE_FOM_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_14(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_14     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_14(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * TX fine-tune FOM results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_57 . TX_FTUNE_FOM_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_15(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_15     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_57_TX_FTUNE_FOM_15(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_58
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_58        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd8)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_58 . TX_FTUNE_FDC_00
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_00(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_00     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_00(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_58 . TX_FTUNE_FDC_01
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_01(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_01     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_01(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_58 . TX_FTUNE_FDC_02
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_02(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_02     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_02(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_58 . TX_FTUNE_FDC_03
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_03(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_03     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_58_TX_FTUNE_FDC_03(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_59
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_59        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xd9)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_59 . TX_FTUNE_FDC_04
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_04(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_04     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_04(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_59 . TX_FTUNE_FDC_05
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_05(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_05     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_05(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_59 . TX_FTUNE_FDC_06
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_06(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_06     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_06(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_59 . TX_FTUNE_FDC_07
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_07(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_07     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_59_TX_FTUNE_FDC_07(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_5A
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_5A        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xda)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5A . TX_FTUNE_FDC_08
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_08(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_08     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_08(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5A . TX_FTUNE_FDC_09
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_09(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_09     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_09(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5A . TX_FTUNE_FDC_10
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_10(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_10     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_10(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5A . TX_FTUNE_FDC_11
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_11(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_11     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5A_TX_FTUNE_FDC_11(x)  VTSS_EXTRACT_BITFIELD(x,24,6)


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_9:PHY_LANE_5B
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_5B        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xdb)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5B . TX_FTUNE_FDC_12
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_12(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_12     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_12(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5B . TX_FTUNE_FDC_13
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_13(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_13     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_13(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5B . TX_FTUNE_FDC_14
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_14(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_14     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_14(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * TX fine-tune FDC results.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_5B . TX_FTUNE_FDC_15
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_15(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_15     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_5B_TX_FTUNE_FDC_15(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * Register Group: \a PCIE_PHY_PCS:PHY_LANE_GRP_10
 *
 * Register group for register 0x7C
 */


/**
 * \brief CMU Configuration Register
 *
 * \details
 * Register: \a PCIE_PHY_PCS:PHY_LANE_GRP_10:PHY_LANE_7C
 */
#define VTSS_PCIE_PHY_PCS_PHY_LANE_7C        VTSS_IOREG(VTSS_TO_PCIE_PHY_PCS,0xfc)

/**
 * \brief
 * Reserved
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_7C . DEBUG_OUT_B3_B0
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B3_B0(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B3_B0     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B3_B0(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Debug signal.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_7C . DEBUG_OUT_B7_B4
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B7_B4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B7_B4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B7_B4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Debug signal.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_7C . DEBUG_OUT_B15_B8
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B15_B8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B15_B8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B15_B8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Debug signal.
 *
 * \details
 * Field: ::VTSS_PCIE_PHY_PCS_PHY_LANE_7C . DEBUG_OUT_B23_B16
 */
#define  VTSS_F_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B23_B16(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B23_B16     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PCIE_PHY_PCS_PHY_LANE_7C_DEBUG_OUT_B23_B16(x)  VTSS_EXTRACT_BITFIELD(x,16,8)


#endif /* _VTSS_LAGUNA_REGS_PCIE_PHY_PCS_H_ */
