{
    "DESIGN_NAME": "Top_Module_4_ALU",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/Top_Module_4_ALU.v"],
    "VERILOG_FILES_BLACKBOX": ["dir::../../verilog/rtl/ALU/ALU.v"],
    "EXTRA_LEFS": "dir::../../lef/ALU.lef",
    "EXTRA_GDS_FILES": "dir::../../gds/ALU.gds",
    "FP_SIZING": "absolute",
    "CLOCK_PORT":"",
    "DIE_AREA": "0 0 2500 2500",
    "SYNTH_NO_FLAT": true,
    "ROUTING_CORES":24,
    "PL_TARGET_DENSITY": 0.75,
    "FP_CORE_UTIL": 60,
    "DPL_CELL_PADDING":2,
    "DIODE_INSERTION_STRATEGY": 4,
    "SYNTH_STRATEGY": "AREA 0",
    "CLOCK_PERIOD": 80,
    "RUN_CVC": 0,
    "PL_MACRO_CHANNEL":"20 20",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "PDN_MACRO_HOOKS": ["submodule.ALU_1 vccd1 vssd1 vccd1 vssd1, submodule.ALU_2 vccd1 vssd1 vccd1 vssd1, submodule.ALU_3 vccd1 vssd1 vccd1 vssd1, submodule.ALU_4 vccd1 vssd1 vccd1 vssd1"],
    "RT_MAX_LAYER": "met4"
    
}
