Simulator report for LC3
Fri May 24 19:06:10 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ALTSYNCRAM
  6. |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------+
; Simulator Summary                            ;
+-----------------------------+----------------+
; Type                        ; Value          ;
+-----------------------------+----------------+
; Simulation Start Time       ; 0 ps           ;
; Simulation End Time         ; 41.0 us        ;
; Simulation Netlist Size     ; 2286 nodes     ;
; Simulation Coverage         ;      80.75 %   ;
; Total Number of Transitions ; 508779         ;
; Simulation Breakpoints      ; 0              ;
; Family                      ; Stratix II     ;
; Device                      ; EP2S180F1508I4 ;
+-----------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------+
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------------------------------------+
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      80.75 % ;
; Total nodes checked                                 ; 2286         ;
; Total output ports checked                          ; 2442         ;
; Total output ports with complete 1/0-value coverage ; 1972         ;
; Total output ports with no 1/0-value coverage       ; 434          ;
; Total output ports with no 1-value coverage         ; 434          ;
; Total output ports with no 0-value coverage         ; 470          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |LC3|LC3_sim:inst|_PSR[2]                                                                                                  ; |LC3|LC3_sim:inst|_PSR[2]                                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[14]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[14]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[15]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[15]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[12]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[12]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[13]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[13]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[14]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[14]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[15]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[15]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[13]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[13]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[12]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[12]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[5]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[5]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[1]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[4]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[4]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[0]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[0]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[3]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[3]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[2]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|Equal6~0                                                                                                 ; |LC3|LC3_sim:inst|Equal6~0                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|Equal6~1                                                                                                 ; |LC3|LC3_sim:inst|Equal6~1                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|PSR[1]~48                                                                                                ; |LC3|LC3_sim:inst|PSR[1]~48                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PSR[1]~49                                                                                                ; |LC3|LC3_sim:inst|PSR[1]~49                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PSR[1]~50                                                                                                ; |LC3|LC3_sim:inst|PSR[1]~50                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PSR[1]~51                                                                                                ; |LC3|LC3_sim:inst|PSR[1]~51                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memN                                                                                           ; |LC3|LC3_sim:inst|MEM:mymem|memN                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exN                                                                                              ; |LC3|LC3_sim:inst|EX:myex|exN                                                                                              ; regout           ;
; |LC3|LC3_sim:inst|PSR[2]~52                                                                                                ; |LC3|LC3_sim:inst|PSR[2]~52                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_PSR[1]                                                                                                  ; |LC3|LC3_sim:inst|_PSR[1]                                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exZ                                                                                              ; |LC3|LC3_sim:inst|EX:myex|exZ                                                                                              ; regout           ;
; |LC3|LC3_sim:inst|PSR[1]~53                                                                                                ; |LC3|LC3_sim:inst|PSR[1]~53                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_PSR[0]                                                                                                  ; |LC3|LC3_sim:inst|_PSR[0]                                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memP                                                                                           ; |LC3|LC3_sim:inst|MEM:mymem|memP                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exP                                                                                              ; |LC3|LC3_sim:inst|EX:myex|exP                                                                                              ; regout           ;
; |LC3|LC3_sim:inst|PSR[0]~54                                                                                                ; |LC3|LC3_sim:inst|PSR[0]~54                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFp                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exVFp                                                                                            ; regout           ;
; |LC3|LC3_sim:inst|_PSR[3]                                                                                                  ; |LC3|LC3_sim:inst|_PSR[3]                                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|PSR[3]~56                                                                                                ; |LC3|LC3_sim:inst|PSR[3]~56                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|int_r                                                                                                    ; |LC3|LC3_sim:inst|int_r                                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|phase[0]                                                                                       ; |LC3|LC3_sim:inst|INT:myint|phase[0]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|phase[1]                                                                                       ; |LC3|LC3_sim:inst|INT:myint|phase[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|phase[2]                                                                                       ; |LC3|LC3_sim:inst|INT:myint|phase[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|we~3                                                                                           ; |LC3|LC3_sim:inst|INT:myint|we~3                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memPause                                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|memPause                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector18~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector18~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|we~1                                                                                                     ; |LC3|LC3_sim:inst|we~1                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|rd~1                                                                                                     ; |LC3|LC3_sim:inst|rd~1                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|rd~2                                                                                                     ; |LC3|LC3_sim:inst|rd~2                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|rd~3                                                                                                     ; |LC3|LC3_sim:inst|rd~3                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EXC                                                                                                      ; |LC3|LC3_sim:inst|EXC                                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exCond                                                                                           ; |LC3|LC3_sim:inst|EX:myex|exCond                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memCond                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|memCond                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idCond                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idCond                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idEXCout                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idEXCout                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|myint_r                                                                                                  ; |LC3|LC3_sim:inst|myint_r                                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbINTF                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|wbINTF                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idA[15]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[15]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[5]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[5]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[15]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[15]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[13]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[13]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[12]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[12]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[14]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[14]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~368                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~368                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[11]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[11]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[9]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[9]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[10]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idIRout[10]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[9]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[9]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[10]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[10]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[11]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exIRout[11]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|Equal1~0                                                                                         ; |LC3|LC3_sim:inst|FD:myfd|Equal1~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[8]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[8]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[7]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[7]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[6]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[6]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|Equal2~0                                                                                         ; |LC3|LC3_sim:inst|FD:myfd|Equal2~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~25                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~25                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~8                                                                                        ; |LC3|LC3_sim:inst|FD:myfd|always0~8                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~9                                                                                        ; |LC3|LC3_sim:inst|FD:myfd|always0~9                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[0]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[0]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[1]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[4]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[4]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[2]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[3]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout[3]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|always0~26                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~26                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~369                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~369                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~27                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~27                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~370                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~370                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[11]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[11]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[9]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[9]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[10]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[10]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~371                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~371                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~272                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~272                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~372                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~372                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~373                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~373                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[15]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[15]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[15]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[15]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[15]~374                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[15]~374                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[14]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[14]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[14]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[14]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[14]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[14]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[14]~375                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[14]~375                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[13]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[13]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[13]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[13]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[13]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[13]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[13]~376                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[13]~376                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[12]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[12]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[12]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[12]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[12]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[12]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[12]~377                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[12]~377                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[11]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[11]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[11]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[11]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[11]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[11]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~378                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~378                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[10]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idA[10]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[10]                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[10]                                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[10]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memData[10]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[10]~379                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[10]~379                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[9]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[9]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[9]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[9]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[9]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[9]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[9]~380                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[9]~380                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[8]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[8]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[8]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[8]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[8]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[8]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[8]~381                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[8]~381                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[7]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[7]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[7]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[7]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[7]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[7]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[7]~382                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[7]~382                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[6]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[6]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[6]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[6]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[6]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[6]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[6]~383                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[6]~383                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[5]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[5]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[5]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[5]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[5]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[5]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[5]~384                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[5]~384                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[4]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[4]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[4]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[4]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[4]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[4]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[4]~385                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[4]~385                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[3]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[3]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[3]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[3]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[3]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[3]~386                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[3]~386                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[2]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[2]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[2]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[2]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[2]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[2]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[2]~387                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[2]~387                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[1]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[1]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[1]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[1]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[1]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[1]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[1]~388                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[1]~388                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[0]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idA[0]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exALUoutput[0]                                                                                   ; |LC3|LC3_sim:inst|EX:myex|exALUoutput[0]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]                                                                                     ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[0]~389                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[0]~389                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[15]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[15]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|always0~28                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~28                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|Equal14~0                                                                                        ; |LC3|LC3_sim:inst|FD:myfd|Equal14~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~273                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~273                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|Equal0~0                                                                                         ; |LC3|LC3_sim:inst|FD:myfd|Equal0~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~274                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~274                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~275                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~275                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~276                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~276                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~277                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~277                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~278                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~278                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[14]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[14]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[14]~279                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[14]~279                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[13]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[13]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[13]~280                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[13]~280                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[12]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[12]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[12]~281                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[12]~281                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[11]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[11]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[11]~282                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[11]~282                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[10]                                                                                          ; |LC3|LC3_sim:inst|ID:myid|idB[10]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[10]~283                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[10]~283                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[9]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[9]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[9]~284                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[9]~284                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[8]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[8]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[8]~285                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[8]~285                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[7]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[7]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[7]~286                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[7]~286                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[6]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[6]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[6]~287                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[6]~287                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[5]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[5]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[5]~288                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[5]~288                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[4]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[4]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[4]~289                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[4]~289                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[3]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[3]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[3]~290                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[3]~290                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[2]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[2]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[2]~291                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[2]~291                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[1]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[1]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[1]~292                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[1]~292                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[0]                                                                                           ; |LC3|LC3_sim:inst|ID:myid|idB[0]                                                                                           ; regout           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[0]~293                                                                                     ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[0]~293                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[8]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[8]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[7]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[7]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[6]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout[6]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[7]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[7]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[6]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[6]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[5]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[5]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[4]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[4]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[3]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[3]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[2]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[1]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[0]                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exPCout[0]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[15]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[15]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[14]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[14]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[13]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[13]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[12]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[12]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[11]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[11]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[10]                                                                                        ; |LC3|LC3_sim:inst|EX:myex|exTMP[10]                                                                                        ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[9]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[9]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[8]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[8]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[7]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[7]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[6]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[6]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[5]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[5]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[4]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[4]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[3]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[3]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[2]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[2]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[1]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[1]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[0]                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exTMP[0]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a12           ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[12]                 ; portadataout0    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a12           ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[13]                 ; portadataout1    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a12           ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[14]                 ; portadataout2    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a12           ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[15]                 ; portadataout3    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a8            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[8]                  ; portadataout0    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a8            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[9]                  ; portadataout1    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a8            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[10]                 ; portadataout2    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a8            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[11]                 ; portadataout3    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a4            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[4]                  ; portadataout0    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a4            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[5]                  ; portadataout1    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a4            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[6]                  ; portadataout2    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a4            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[7]                  ; portadataout3    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a0            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[0]                  ; portadataout0    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a0            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[1]                  ; portadataout1    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a0            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[2]                  ; portadataout2    ;
; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|ram_block1a0            ; |LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated|q_a[3]                  ; portadataout3    ;
; |LC3|LC3_sim:inst|ID:myid|idImm[8]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[8]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[7]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[7]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[6]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[6]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[5]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[5]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[4]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[4]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[3]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[3]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[2]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[2]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[1]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[1]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idImm[0]                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm[0]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[8]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[8]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[7]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[7]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[6]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[6]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[5]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[5]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[4]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[4]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[3]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[3]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[2]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[2]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[1]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[1]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[0]                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idNPCout[0]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[6]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[6]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[5]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[5]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[4]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[4]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[3]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[3]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[2]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[1]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[0]                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idPCout[0]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[15]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[15]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[14]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[14]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[13]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[13]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[12]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[12]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[11]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[11]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[10]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifIR[10]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[9]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[9]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[8]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[7]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[7]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[6]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[6]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[5]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[5]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[4]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[3]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[2]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[1]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[0]                                                                                          ; |LC3|LC3_sim:inst|IF:myif|ifIR[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[8]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[8]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[7]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[7]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[6]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[6]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[5]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[5]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[4]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[4]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[3]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[3]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[2]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[2]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[1]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[1]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[0]                                                                                         ; |LC3|LC3_sim:inst|IF:myif|ifNPC[0]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[8]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[8]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[7]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[7]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[6]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[6]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[5]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[5]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[4]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[4]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[3]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[3]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[2]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[2]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[1]                                                                                       ; |LC3|LC3_sim:inst|IF:myif|ifPCout[1]                                                                                       ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[8]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[8]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[6]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[6]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[3]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[3]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[2]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[2]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[1]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[1]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[0]                                                                                    ; |LC3|LC3_sim:inst|INT:myint|intR6out[0]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[8]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[8]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[4]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[4]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[3]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[3]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[2]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[2]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[0]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[0]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[8]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[8]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[7]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[7]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[6]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[6]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[5]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[5]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[4]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[4]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[3]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[3]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[2]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[2]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[1]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[1]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[0]                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[0]                                                                                    ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|flag~3                                                                                         ; |LC3|LC3_sim:inst|INT:myint|flag~3                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~64                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~64                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~86                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~86                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~87                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~87                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~88                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[8]~88                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_pc[8]~23                                                                                                ; |LC3|LC3_sim:inst|_pc[8]~23                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~89                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~89                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~90                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~90                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~91                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[7]~91                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_pc[7]~24                                                                                                ; |LC3|LC3_sim:inst|_pc[7]~24                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~92                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~92                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~93                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~93                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~94                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[6]~94                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_pc[6]~25                                                                                                ; |LC3|LC3_sim:inst|_pc[6]~25                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~95                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~95                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~96                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~96                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~97                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[5]~97                                                                                ; combout          ;
; |LC3|LC3_sim:inst|_pc[5]~26                                                                                                ; |LC3|LC3_sim:inst|_pc[5]~26                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~98                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~98                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~99                                                                                ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~99                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~100                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[4]~100                                                                               ; combout          ;
; |LC3|LC3_sim:inst|_pc[4]~27                                                                                                ; |LC3|LC3_sim:inst|_pc[4]~27                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~101                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~101                                                                               ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~102                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~102                                                                               ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[3]                                                                                      ; |LC3|LC3_sim:inst|INT:myint|intNPC[3]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~103                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[3]~103                                                                               ; combout          ;
; |LC3|LC3_sim:inst|_pc[3]~28                                                                                                ; |LC3|LC3_sim:inst|_pc[3]~28                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~104                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~104                                                                               ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~105                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~105                                                                               ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~106                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[2]~106                                                                               ; combout          ;
; |LC3|LC3_sim:inst|_pc[2]~29                                                                                                ; |LC3|LC3_sim:inst|_pc[2]~29                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[1]~107                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[1]~107                                                                               ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[1]~108                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[1]~108                                                                               ; combout          ;
; |LC3|LC3_sim:inst|_pc[1]~30                                                                                                ; |LC3|LC3_sim:inst|_pc[1]~30                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~109                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~109                                                                               ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~110                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~110                                                                               ; combout          ;
; |LC3|LC3_sim:inst|_pc[0]~31                                                                                                ; |LC3|LC3_sim:inst|_pc[0]~31                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~111                                                                               ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[0]~111                                                                               ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[15]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[15]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[14]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[14]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[13]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[13]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[12]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[12]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[11]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[11]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[10]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR0[10]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[9]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[9]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[7]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[7]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[6]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[6]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[5]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[5]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[4]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[3]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[2]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[1]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR0[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[15]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[15]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[14]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[14]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[13]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[13]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[12]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[12]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[11]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[11]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[10]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR1[10]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[9]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[9]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[7]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[7]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[6]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[6]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[5]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[5]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[4]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[3]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[2]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[1]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR1[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[15]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[15]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[14]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[14]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[13]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[13]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[12]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[12]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[11]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[11]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[10]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR2[10]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[9]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[9]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[7]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[7]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[6]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[6]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[5]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[5]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[4]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[3]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[1]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR2[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR3[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[5]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR3[5]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[4]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR3[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[2]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR3[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR3[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[12]                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|wbR5[12]                                                                                         ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR5[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[4]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR5[4]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR5[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[8]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[8]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[8]~23                                                                                                 ; |LC3|LC3_sim:inst|R6[8]~23                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[6]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[6]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[6]~25                                                                                                 ; |LC3|LC3_sim:inst|R6[6]~25                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|Equal7~0                                                                                                 ; |LC3|LC3_sim:inst|Equal7~0                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[3]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[3]~28                                                                                                 ; |LC3|LC3_sim:inst|R6[3]~28                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[2]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[2]~29                                                                                                 ; |LC3|LC3_sim:inst|R6[2]~29                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[1]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[1]~30                                                                                                 ; |LC3|LC3_sim:inst|R6[1]~30                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR6[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|R6[0]~31                                                                                                 ; |LC3|LC3_sim:inst|R6[0]~31                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[3]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR7[3]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[2]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR7[2]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[1]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR7[1]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[0]                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|wbR7[0]                                                                                          ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~1                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~2                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~5                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~6                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~9                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add0~10                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~13                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~14                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~17                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~18                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~21                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~22                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~25                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~26                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~29                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~30                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~33                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~34                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~37                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~38                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~41                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~42                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~45                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~46                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~49                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~50                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~53                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~53                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~53                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~54                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~57                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~57                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add0~57                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~58                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add0~61                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add0~61                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[8]~39                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[8]~39                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[6]~41                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[6]~41                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[3]~44                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[3]~44                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[2]~45                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[2]~45                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[1]~46                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[1]~46                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[0]~47                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMAout[0]~47                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|Add1~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~1                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~2                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~5                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~6                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~9                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add1~10                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~13                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~14                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~17                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~18                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~21                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~22                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~25                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~26                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~29                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~30                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~33                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~34                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~37                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~38                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~41                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~42                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~45                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~46                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~49                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add1~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~50                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add1~53                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add1~53                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[15]~32                                                                                ; |LC3|LC3_sim:inst|INT:myint|intMDout[15]~32                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MD~64                                                                                                    ; |LC3|LC3_sim:inst|MD~64                                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[7]~40                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[7]~40                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[5]~42                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[5]~42                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[4]~43                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[4]~43                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[3]~44                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[3]~44                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[2]~45                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[2]~45                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[1]~46                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[1]~46                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[0]~47                                                                                 ; |LC3|LC3_sim:inst|INT:myint|intMDout[0]~47                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~32                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~32                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MA[0]~16                                                                                                 ; |LC3|LC3_sim:inst|MA[0]~16                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[14]~17                                                                                                ; |LC3|LC3_sim:inst|MA[14]~17                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~1                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~1                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~1                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~2                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~5                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~5                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~5                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~6                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~9                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~9                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~9                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add1~10                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~13                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~13                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~13                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~14                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~17                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~17                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~17                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~18                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~21                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~21                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~21                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~22                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~25                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~25                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~25                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~26                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~29                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~29                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~29                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~30                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~33                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~33                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~33                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~34                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~37                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~37                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~37                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~38                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~41                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~41                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~41                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~42                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~45                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~45                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~45                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~46                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~49                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~49                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~49                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~50                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~53                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~53                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~53                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~54                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add1~57                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add1~57                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MA[14]~18                                                                                                ; |LC3|LC3_sim:inst|MA[14]~18                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[14]~19                                                                                                ; |LC3|LC3_sim:inst|MA[14]~19                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~1                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~1                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~1                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~2                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~5                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~5                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~5                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~6                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~9                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~9                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~9                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|Add0~10                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~13                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~13                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~13                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~14                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~17                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~17                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~17                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~18                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~21                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~21                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~21                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~22                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~25                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~25                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~25                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~26                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~29                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~29                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~33                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~33                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~37                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~37                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~41                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~41                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~45                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~45                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~49                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~49                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~53                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~53                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~57                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~57                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~61                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Add0~61                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MA[15]~20                                                                                                ; |LC3|LC3_sim:inst|MA[15]~20                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[15]~21                                                                                                ; |LC3|LC3_sim:inst|MA[15]~21                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[15]~22                                                                                                ; |LC3|LC3_sim:inst|MA[15]~22                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[15]~23                                                                                                ; |LC3|LC3_sim:inst|MA[15]~23                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[14]~24                                                                                                ; |LC3|LC3_sim:inst|MA[14]~24                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[14]~25                                                                                                ; |LC3|LC3_sim:inst|MA[14]~25                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[14]~26                                                                                                ; |LC3|LC3_sim:inst|MA[14]~26                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[13]~27                                                                                                ; |LC3|LC3_sim:inst|MA[13]~27                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[13]~28                                                                                                ; |LC3|LC3_sim:inst|MA[13]~28                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[13]~29                                                                                                ; |LC3|LC3_sim:inst|MA[13]~29                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[12]~30                                                                                                ; |LC3|LC3_sim:inst|MA[12]~30                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[12]~31                                                                                                ; |LC3|LC3_sim:inst|MA[12]~31                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[12]~32                                                                                                ; |LC3|LC3_sim:inst|MA[12]~32                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[11]~33                                                                                                ; |LC3|LC3_sim:inst|MA[11]~33                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[11]~34                                                                                                ; |LC3|LC3_sim:inst|MA[11]~34                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[11]~35                                                                                                ; |LC3|LC3_sim:inst|MA[11]~35                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[10]~36                                                                                                ; |LC3|LC3_sim:inst|MA[10]~36                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[10]~37                                                                                                ; |LC3|LC3_sim:inst|MA[10]~37                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[10]~38                                                                                                ; |LC3|LC3_sim:inst|MA[10]~38                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MA[9]~39                                                                                                 ; |LC3|LC3_sim:inst|MA[9]~39                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[9]~40                                                                                                 ; |LC3|LC3_sim:inst|MA[9]~40                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[9]~41                                                                                                 ; |LC3|LC3_sim:inst|MA[9]~41                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[8]~42                                                                                                 ; |LC3|LC3_sim:inst|MA[8]~42                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[8]~43                                                                                                 ; |LC3|LC3_sim:inst|MA[8]~43                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[8]~44                                                                                                 ; |LC3|LC3_sim:inst|MA[8]~44                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[7]~45                                                                                                 ; |LC3|LC3_sim:inst|MA[7]~45                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[7]~46                                                                                                 ; |LC3|LC3_sim:inst|MA[7]~46                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[7]~47                                                                                                 ; |LC3|LC3_sim:inst|MA[7]~47                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[6]                                                                                      ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[6]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|MA[6]~48                                                                                                 ; |LC3|LC3_sim:inst|MA[6]~48                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[6]~49                                                                                                 ; |LC3|LC3_sim:inst|MA[6]~49                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[6]~50                                                                                                 ; |LC3|LC3_sim:inst|MA[6]~50                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[5]~51                                                                                                 ; |LC3|LC3_sim:inst|MA[5]~51                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[5]~52                                                                                                 ; |LC3|LC3_sim:inst|MA[5]~52                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[5]~53                                                                                                 ; |LC3|LC3_sim:inst|MA[5]~53                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[4]                                                                                      ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[4]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|MA[4]~54                                                                                                 ; |LC3|LC3_sim:inst|MA[4]~54                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[4]~55                                                                                                 ; |LC3|LC3_sim:inst|MA[4]~55                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[4]~56                                                                                                 ; |LC3|LC3_sim:inst|MA[4]~56                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[3]~57                                                                                                 ; |LC3|LC3_sim:inst|MA[3]~57                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[3]~58                                                                                                 ; |LC3|LC3_sim:inst|MA[3]~58                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[3]~59                                                                                                 ; |LC3|LC3_sim:inst|MA[3]~59                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[2]                                                                                      ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[2]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|MA[2]~60                                                                                                 ; |LC3|LC3_sim:inst|MA[2]~60                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[2]~61                                                                                                 ; |LC3|LC3_sim:inst|MA[2]~61                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[2]~62                                                                                                 ; |LC3|LC3_sim:inst|MA[2]~62                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[1]~63                                                                                                 ; |LC3|LC3_sim:inst|MA[1]~63                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[1]~64                                                                                                 ; |LC3|LC3_sim:inst|MA[1]~64                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[1]~65                                                                                                 ; |LC3|LC3_sim:inst|MA[1]~65                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[0]~66                                                                                                 ; |LC3|LC3_sim:inst|MA[0]~66                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[0]~67                                                                                                 ; |LC3|LC3_sim:inst|MA[0]~67                                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MA[0]~68                                                                                                 ; |LC3|LC3_sim:inst|MA[0]~68                                                                                                 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w15_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w15_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a14                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a14                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w14_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w14_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w13_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w13_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w12_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w12_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w11_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w11_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10                        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10                        ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w10_n0_mux_dataout~2 ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w10_n0_mux_dataout~2 ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w9_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w9_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a8                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a8                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w8_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w8_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w7_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w7_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w6_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w6_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w5_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w5_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a4                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a4                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w4_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w4_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w3_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w3_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w2_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w2_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w1_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w1_n0_mux_dataout~2  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0                         ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0                         ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w0_n0_mux_dataout~2  ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2|l1_w0_n0_mux_dataout~2  ; combout          ;
; |LC3|LC3_sim:inst|MD~65                                                                                                    ; |LC3|LC3_sim:inst|MD~65                                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector0~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector0~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector1~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector1~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector2~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector2~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector3~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector3~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector4~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector4~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector5~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector5~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector6~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector6~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector7~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector7~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector8~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector8~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector9~0                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Selector9~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector10~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector10~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector11~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector11~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector12~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector12~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector13~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector13~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector14~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector14~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector15~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector15~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~33                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~33                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~34                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~34                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~35                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~35                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~36                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~36                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~37                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~37                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~38                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~38                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~39                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~39                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~40                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~40                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~41                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~41                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memP~2                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|memP~2                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector17~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector17~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector18~1                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector18~1                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~29                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~29                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~0                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~0                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~0                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~1                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~1                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~1                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal3~0                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal3~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|result~48                                                                                        ; |LC3|LC3_sim:inst|EX:myex|result~48                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~2                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~3                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~3                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~4                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~4                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~5                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~5                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~6                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~6                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~7                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~7                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~8                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~8                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~9                                                                                     ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~9                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~10                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~10                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux3~0                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Mux3~0                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add2~1                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~1                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~1                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~2                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~5                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~5                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~5                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~6                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~9                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~9                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~9                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add2~10                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~13                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~13                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~13                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~14                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~17                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~17                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~17                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~18                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~21                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~21                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~21                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~22                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~25                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~25                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~25                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~26                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~29                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~29                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~29                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~30                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~33                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~33                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~33                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~34                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~37                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~38                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~41                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~41                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~41                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~42                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~45                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~45                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~45                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~46                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~49                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~49                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~49                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~50                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~53                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~53                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~53                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~54                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~57                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~57                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add2~57                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~58                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add2~61                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add2~61                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux19~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux19~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux19~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~1                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~1                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~2                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~2                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~3                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~3                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~4                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~4                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~5                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~5                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~6                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~6                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~7                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~7                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~8                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~8                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~9                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Add0~9                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~10                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~10                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~11                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~11                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~12                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~12                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~13                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~13                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~14                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~14                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~15                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~15                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~16                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~16                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~17                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~17                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Add0~19                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~19                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~19                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~20                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~23                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~23                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~23                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~24                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~27                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~27                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~27                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~28                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~31                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~31                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~31                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~32                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~35                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~35                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~35                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~36                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~39                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~39                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~39                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~40                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~43                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~43                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~43                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~44                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~47                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~47                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~47                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~48                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~51                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~51                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~51                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~52                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~55                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~55                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~55                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~56                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~59                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~59                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~59                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~60                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~63                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~63                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~63                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~64                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~67                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~67                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~67                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~68                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~71                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~71                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~71                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~72                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~75                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~75                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Add0~75                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~76                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|EX:myex|Add0~79                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Add0~79                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux19~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux19~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~6                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~6                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~7                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~7                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Equal1~0                                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|Equal1~0                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Equal1~1                                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|Equal1~1                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Equal1~2                                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|Equal1~2                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memP~3                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|memP~3                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector19~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector19~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memZ~1                                                                                         ; |LC3|LC3_sim:inst|MEM:mymem|memZ~1                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~6                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~6                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~7                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~7                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~8                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~8                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~11                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~11                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~12                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~12                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~9                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux33~9                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~10                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~10                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~11                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~11                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~13                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~13                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~14                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~14                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~2                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~2                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~15                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~15                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~3                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~3                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~4                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~4                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~5                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~5                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~12                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~12                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~13                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~13                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~14                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~14                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~16                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~16                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~17                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~17                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~6                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~6                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~7                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~7                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~18                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~18                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~8                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~8                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~15                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~15                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~6                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~6                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~19                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~19                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~20                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~20                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~9                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~9                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~10                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~10                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~11                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~11                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~21                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~21                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~22                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~22                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~7                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~7                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~6                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~6                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~8                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~8                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~9                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux30~9                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~10                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux30~10                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~23                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~23                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~12                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~12                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux27~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux27~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~7                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~7                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~8                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~8                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~9                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux29~9                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~24                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~24                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~13                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~13                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~14                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~14                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~15                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~15                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~25                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~25                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~26                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~26                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~27                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~27                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~10                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux29~10                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~11                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux29~11                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux29~12                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux29~12                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~28                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~28                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~29                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~29                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~30                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~30                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~16                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~16                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~6                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~6                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux25~7                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux25~7                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~17                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~17                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~31                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~31                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~32                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~32                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux28~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux28~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~33                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~33                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~34                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~34                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~18                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~18                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux26~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux26~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux24~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux24~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux24~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux24~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~35                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~35                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux24~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux24~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux24~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux24~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux24~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux24~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~16                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~16                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~6                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~6                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~7                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~7                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~8                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~8                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~36                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~36                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~9                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux22~9                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~10                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux22~10                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~17                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~17                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~18                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~18                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~37                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~37                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~19                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~19                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~20                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~20                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux34~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux34~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux34~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|result~49                                                                                        ; |LC3|LC3_sim:inst|EX:myex|result~49                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~19                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~19                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~20                                                                                   ; |LC3|LC3_sim:inst|EX:myex|ShiftRight0~20                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux18~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux18~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux34~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux21~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux21~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~38                                                                                    ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~38                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux21~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux21~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux21~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux21~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~0                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux20~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~1                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux20~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux20~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~0                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal0~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~1                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~1                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~3                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~3                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Selector20~0                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|Selector20~0                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exP~9                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exP~9                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exP~10                                                                                           ; |LC3|LC3_sim:inst|EX:myex|exP~10                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFn~2                                                                                          ; |LC3|LC3_sim:inst|EX:myex|exVFn~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFn~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|exVFn~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFp~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|exVFp~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|int_r_out                                                                                      ; |LC3|LC3_sim:inst|INT:myint|int_r_out                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|_EXCtemp                                                                                                 ; |LC3|LC3_sim:inst|_EXCtemp                                                                                                 ; regout           ;
; |LC3|LC3_sim:inst|int_r~0                                                                                                  ; |LC3|LC3_sim:inst|int_r~0                                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|phase~6                                                                                        ; |LC3|LC3_sim:inst|INT:myint|phase~6                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|phase[0]~7                                                                                     ; |LC3|LC3_sim:inst|INT:myint|phase[0]~7                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|phase~8                                                                                        ; |LC3|LC3_sim:inst|INT:myint|phase~8                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|phase~9                                                                                        ; |LC3|LC3_sim:inst|INT:myint|phase~9                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|EXC~1                                                                                                    ; |LC3|LC3_sim:inst|EXC~1                                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|always1~8                                                                                        ; |LC3|LC3_sim:inst|EX:myex|always1~8                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Cond~1                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Cond~1                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Cond~2                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Cond~2                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Cond~3                                                                                           ; |LC3|LC3_sim:inst|EX:myex|Cond~3                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux17~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux17~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector32~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector32~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idCond~1                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idCond~1                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|myint_r~1                                                                                                ; |LC3|LC3_sim:inst|myint_r~1                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|myint_r~0                                                                                                ; |LC3|LC3_sim:inst|myint_r~0                                                                                                ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Decoder1~0                                                                                       ; |LC3|LC3_sim:inst|WB:mywb|Decoder1~0                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|irq_r~0                                                                                                  ; |LC3|LC3_sim:inst|irq_r~0                                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~16                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~16                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~17                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~17                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~18                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~18                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~19                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~19                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux64~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux64~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~20                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~20                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~21                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~21                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux64~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux64~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[3]~22                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idA[3]~22                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux32~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux32~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux44~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux44~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux32~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux32~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux32~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux32~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux64~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux64~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout~16                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout~16                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout~17                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout~17                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout~18                                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|memIRout~18                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|Equal7~0                                                                                         ; |LC3|LC3_sim:inst|FD:myfd|Equal7~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~48                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~48                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~49                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~49                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~50                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~50                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~51                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[15]~51                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~52                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~52                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux33~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux33~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux33~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux33~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux33~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux33~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux65~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux65~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux65~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux65~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux65~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux65~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~53                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~53                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~54                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~54                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux19~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux19~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~55                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[11]~55                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux34~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux34~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux34~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux34~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux34~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux34~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux66~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux66~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux66~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux66~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux66~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux66~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux20~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux20~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux35~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux35~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux35~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux35~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux35~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux35~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux67~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux67~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux67~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux67~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux67~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux67~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux21~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux21~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux36~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux36~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux36~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux36~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux36~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux36~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux68~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux68~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux68~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux68~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux68~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux68~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux22~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux22~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux37~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux37~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux37~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux37~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux37~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux37~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux69~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux69~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux69~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux69~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux69~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux69~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux23~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux23~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux38~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux38~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux38~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux38~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux38~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux38~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux70~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux70~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux70~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux70~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux70~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux70~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux24~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux24~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux39~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux39~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux39~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux39~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux39~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux39~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux71~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux71~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux71~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux71~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux71~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux71~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux25~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux25~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux40~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux40~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux40~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux40~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux40~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux40~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux72~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux72~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux72~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux72~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux72~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux72~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux26~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux26~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux41~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux41~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux41~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux41~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux41~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux41~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux73~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux73~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux73~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux73~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux73~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux73~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux27~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux27~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux42~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux42~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux42~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux42~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux42~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux42~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux74~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux74~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux74~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux74~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux74~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux74~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux28~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux28~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux43~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux43~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux43~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux43~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux43~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux43~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux75~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux75~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux75~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux75~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux75~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux75~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux29~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux29~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux44~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux44~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux44~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux44~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux44~3                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux44~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux76~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux76~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux76~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux76~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux76~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux76~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux30~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux30~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux45~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux45~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux45~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux45~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux45~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux45~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux77~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux77~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux77~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux77~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux77~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux77~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux31~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux31~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux46~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux46~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux46~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux46~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux46~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux46~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux78~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux78~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux78~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux78~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux78~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux78~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux32~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux32~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux47~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux47~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux47~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux47~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux47~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux47~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux79~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux79~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux79~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux79~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux79~2                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux79~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~56                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~56                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~57                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~57                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~58                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~58                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~59                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|memData[0]~59                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[0]~2                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idB[0]~2                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector49~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector49~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector49~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector49~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector49~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector49~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector50~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector50~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector50~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector50~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector50~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector50~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector51~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector51~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector51~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector51~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector51~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector51~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector52~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector52~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector52~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector52~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector52~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector52~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector53~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector53~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector53~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector53~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector53~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector53~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector54~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector54~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector54~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector54~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector54~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector54~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector55~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector55~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector55~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector55~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector55~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector55~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector56~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector56~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector56~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector56~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector56~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector56~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector57~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector57~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector57~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector57~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector57~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector57~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector58~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector58~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector58~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector58~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector58~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector58~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector59~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector59~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector59~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector59~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector59~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector59~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector60~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector60~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector60~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector60~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector60~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector60~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector61~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector61~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector61~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector61~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector61~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector61~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector62~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector62~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector62~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector62~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector62~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector62~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector63~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector63~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector63~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector63~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector63~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector63~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector64~0                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector64~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector64~1                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector64~1                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Selector64~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|Selector64~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~42                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~42                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~43                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~43                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout~44                                                                                       ; |LC3|LC3_sim:inst|EX:myex|exIRout~44                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|WideOr2~0                                                                                        ; |LC3|LC3_sim:inst|EX:myex|WideOr2~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[7]~16                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[7]~16                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[7]~17                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[7]~17                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux56~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux56~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux57~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux57~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[7]~18                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[7]~18                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[5]~19                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[5]~19                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[4]~20                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[4]~20                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Add0~2                                                                                           ; |LC3|LC3_sim:inst|ID:myid|Add0~2                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~2                                                                                           ; |LC3|LC3_sim:inst|ID:myid|Add0~3                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~6                                                                                           ; |LC3|LC3_sim:inst|ID:myid|Add0~6                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~6                                                                                           ; |LC3|LC3_sim:inst|ID:myid|Add0~7                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~10                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~10                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~10                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~11                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~14                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~14                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~14                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~15                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~18                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~18                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~18                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~19                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~22                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~22                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~22                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~23                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~26                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~26                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~26                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~27                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~30                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~30                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~30                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~31                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~34                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~34                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~34                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~35                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~38                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~38                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~38                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~39                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~42                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~42                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~42                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~43                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~46                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~46                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~46                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~47                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~50                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~50                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~50                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~51                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~54                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~54                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~54                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~55                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~58                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~58                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|Add0~58                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~59                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|ID:myid|Add0~62                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Add0~62                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[8]~2                                                                                     ; |LC3|LC3_sim:inst|ID:myid|idPCout[8]~2                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|Add0~1                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~1                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~1                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~2                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~5                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~5                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~5                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~6                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~9                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~9                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~9                                                                                           ; |LC3|LC3_sim:inst|IF:myif|Add0~10                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~13                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~13                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~13                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~14                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~17                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~17                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~17                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~18                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~21                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~21                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~21                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~22                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~25                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~25                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~25                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~26                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~29                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~29                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~29                                                                                          ; |LC3|LC3_sim:inst|IF:myif|Add0~30                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~1                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~1                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~2                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~5                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~5                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~6                                                                                         ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~9                                                                                         ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~9                                                                                         ; |LC3|LC3_sim:inst|INT:myint|Add2~10                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~13                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~13                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~14                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~17                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~17                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~18                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~21                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~21                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~22                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~25                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~25                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~26                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~29                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~29                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~30                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~33                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~33                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~34                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~37                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~37                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~38                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~41                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~41                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~42                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~45                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~45                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~46                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~49                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~49                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~50                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~53                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~53                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|INT:myint|Add2~53                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~54                                                                                        ; cout             ;
; |LC3|LC3_sim:inst|INT:myint|Add2~57                                                                                        ; |LC3|LC3_sim:inst|INT:myint|Add2~57                                                                                        ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]~16                                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]~16                                                                                ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~1                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~1                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~1                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~2                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~5                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~5                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~5                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~6                                                                                           ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~9                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~9                                                                                           ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~9                                                                                           ; |LC3|LC3_sim:inst|WB:mywb|Add0~10                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~13                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~13                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~13                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~14                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~17                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~17                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~17                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~18                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~21                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~21                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~21                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~22                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~25                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~25                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~25                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~26                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~29                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~29                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~29                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~30                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~33                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~33                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~33                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~34                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~37                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~37                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~37                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~38                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~41                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~41                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~41                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~42                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~45                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~45                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~45                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~46                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~49                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~49                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~49                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~50                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~53                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~53                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~53                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~54                                                                                          ; cout             ;
; |LC3|LC3_sim:inst|WB:mywb|Add0~57                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Add0~57                                                                                          ; sumout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]~32                                                                                       ; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]~32                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[8]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[8]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[7]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[7]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[6]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[6]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[5]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[5]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[4]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[4]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[3]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[3]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[2]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[2]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[1]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[1]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[0]                                                                                   ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[0]                                                                                   ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]~16                                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]~16                                                                                  ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:decode3|eq_node[1]        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:decode3|eq_node[1]        ; combout          ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:decode3|eq_node[0]        ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:decode3|eq_node[0]        ; combout          ;
; |LC3|LC3_sim:inst|_EXCflag                                                                                                 ; |LC3|LC3_sim:inst|_EXCflag                                                                                                 ; regout           ;
; |LC3|LC3_sim:inst|_EXCtemp~3                                                                                               ; |LC3|LC3_sim:inst|_EXCtemp~3                                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[8]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[8]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[7]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[7]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[6]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[6]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[5]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[5]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[4]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[4]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[3]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[3]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[2]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[2]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[1]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[1]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[0]                                                                                      ; |LC3|LC3_sim:inst|EX:myex|exNPCout[0]                                                                                      ; regout           ;
; |LC3|LC3_sim:inst|MD~66                                                                                                    ; |LC3|LC3_sim:inst|MD~66                                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|MD~67                                                                                                    ; |LC3|LC3_sim:inst|MD~67                                                                                                    ; combout          ;
; |LC3|74244b:inst5|26~1                                                                                                     ; |LC3|74244b:inst5|26~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|26~2                                                                                                     ; |LC3|74244b:inst5|26~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|27~1                                                                                                     ; |LC3|74244b:inst5|27~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|27~2                                                                                                     ; |LC3|74244b:inst5|27~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|31~1                                                                                                     ; |LC3|74244b:inst5|31~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|31~2                                                                                                     ; |LC3|74244b:inst5|31~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|36~1                                                                                                     ; |LC3|74244b:inst5|36~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|36~2                                                                                                     ; |LC3|74244b:inst5|36~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|11~1                                                                                                     ; |LC3|74244b:inst5|11~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|11~2                                                                                                     ; |LC3|74244b:inst5|11~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|10~1                                                                                                     ; |LC3|74244b:inst5|10~1                                                                                                     ; combout          ;
; |LC3|74244b:inst5|10~2                                                                                                     ; |LC3|74244b:inst5|10~2                                                                                                     ; combout          ;
; |LC3|74244b:inst5|6~1                                                                                                      ; |LC3|74244b:inst5|6~1                                                                                                      ; combout          ;
; |LC3|74244b:inst5|6~2                                                                                                      ; |LC3|74244b:inst5|6~2                                                                                                      ; combout          ;
; |LC3|74244b:inst5|1~1                                                                                                      ; |LC3|74244b:inst5|1~1                                                                                                      ; combout          ;
; |LC3|74244b:inst5|1~2                                                                                                      ; |LC3|74244b:inst5|1~2                                                                                                      ; combout          ;
; |LC3|74244b:inst3|26~1                                                                                                     ; |LC3|74244b:inst3|26~1                                                                                                     ; combout          ;
; |LC3|74244b:inst3|26~2                                                                                                     ; |LC3|74244b:inst3|26~2                                                                                                     ; combout          ;
; |LC3|74244b:inst3|27~1                                                                                                     ; |LC3|74244b:inst3|27~1                                                                                                     ; combout          ;
; |LC3|74244b:inst3|27~2                                                                                                     ; |LC3|74244b:inst3|27~2                                                                                                     ; combout          ;
; |LC3|74244b:inst3|31~1                                                                                                     ; |LC3|74244b:inst3|31~1                                                                                                     ; combout          ;
; |LC3|74244b:inst3|31~2                                                                                                     ; |LC3|74244b:inst3|31~2                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|MD~68                                                                                                    ; |LC3|LC3_sim:inst|MD~68                                                                                                    ; combout          ;
; |LC3|74244b:inst3|36~1                                                                                                     ; |LC3|74244b:inst3|36~1                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|MD~69                                                                                                    ; |LC3|LC3_sim:inst|MD~69                                                                                                    ; combout          ;
; |LC3|74244b:inst3|11~1                                                                                                     ; |LC3|74244b:inst3|11~1                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|MD~70                                                                                                    ; |LC3|LC3_sim:inst|MD~70                                                                                                    ; combout          ;
; |LC3|74244b:inst3|10~1                                                                                                     ; |LC3|74244b:inst3|10~1                                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|MD~71                                                                                                    ; |LC3|LC3_sim:inst|MD~71                                                                                                    ; combout          ;
; |LC3|74244b:inst3|6~1                                                                                                      ; |LC3|74244b:inst3|6~1                                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|MD~72                                                                                                    ; |LC3|LC3_sim:inst|MD~72                                                                                                    ; combout          ;
; |LC3|74244b:inst3|1~1                                                                                                      ; |LC3|74244b:inst3|1~1                                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|_EXCflag~3                                                                                               ; |LC3|LC3_sim:inst|_EXCflag~3                                                                                               ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|int_r_out~1                                                                                    ; |LC3|LC3_sim:inst|INT:myint|int_r_out~1                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[15]~32                                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[15]~32                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux55~0                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux55~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm~21                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm~21                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm~22                                                                                         ; |LC3|LC3_sim:inst|ID:myid|idImm~22                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|Mux55~1                                                                                          ; |LC3|LC3_sim:inst|ID:myid|Mux55~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|Mux16~0                                                                                        ; |LC3|LC3_sim:inst|MEM:mymem|Mux16~0                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|always0~1                                                                                        ; |LC3|LC3_sim:inst|WB:mywb|always0~1                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Equal0~0                                                                                         ; |LC3|LC3_sim:inst|WB:mywb|Equal0~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[0]~32                                                                                       ; |LC3|LC3_sim:inst|WB:mywb|wbR0[0]~32                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~33                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~33                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~34                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~34                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[15]~3                                                                                    ; |LC3|LC3_sim:inst|ID:myid|idPCout[15]~3                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~32                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~32                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idB[15]~3                                                                                        ; |LC3|LC3_sim:inst|ID:myid|idB[15]~3                                                                                        ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idA[15]~24                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idA[15]~24                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exN~14                                                                                           ; |LC3|LC3_sim:inst|EX:myex|exN~14                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exN~15                                                                                           ; |LC3|LC3_sim:inst|EX:myex|exN~15                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exN~16                                                                                           ; |LC3|LC3_sim:inst|EX:myex|exN~16                                                                                           ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Mux31~0                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Mux31~0                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Decoder0~0                                                                                       ; |LC3|LC3_sim:inst|WB:mywb|Decoder0~0                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Mux31~1                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Mux31~1                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Mux31~2                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Mux31~2                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Mux31~3                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Mux31~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|Mux31~4                                                                                          ; |LC3|LC3_sim:inst|WB:mywb|Mux31~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[0]~62                                                                                       ; |LC3|LC3_sim:inst|WB:mywb|wbR6[0]~62                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|Equal0~0                                                                                       ; |LC3|LC3_sim:inst|INT:myint|Equal0~0                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]~63                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]~63                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]~64                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]~64                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]~32                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]~32                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]~32                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]~32                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]~32                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]~32                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[15]~32                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR2[15]~32                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[15]~32                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR1[15]~32                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR0[15]~33                                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR0[15]~33                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[4]~23                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[4]~23                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idImm[7]~24                                                                                      ; |LC3|LC3_sim:inst|ID:myid|idImm[7]~24                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~33                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~33                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~34                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~34                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~35                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~35                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~36                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~36                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~37                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~37                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~38                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~38                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~39                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~39                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~40                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~40                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~41                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~41                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~42                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~42                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~43                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~43                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~44                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~44                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~45                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~45                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~46                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~46                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout[8]~47                                                                                    ; |LC3|LC3_sim:inst|ID:myid|idIRout[8]~47                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idIRout~48                                                                                       ; |LC3|LC3_sim:inst|ID:myid|idIRout~48                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFp~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|exVFp~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memData[14]~60                                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|memData[14]~60                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exVFp~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|exVFp~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Selector2~0                                                                                      ; |LC3|LC3_sim:inst|EX:myex|Selector2~0                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Selector1~0                                                                                      ; |LC3|LC3_sim:inst|EX:myex|Selector1~0                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Selector0~0                                                                                      ; |LC3|LC3_sim:inst|EX:myex|Selector0~0                                                                                      ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~390                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~390                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~391                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~391                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~392                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~392                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux31~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux31~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux21~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux21~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux21~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux21~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~21                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~21                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~22                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux33~22                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~11                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux22~11                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux22~12                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux22~12                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~3                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux20~3                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux20~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~4                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~4                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux32~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~1                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal0~1                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~2                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal0~2                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~8                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~8                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exZ~9                                                                                            ; |LC3|LC3_sim:inst|EX:myex|exZ~9                                                                                            ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~294                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~294                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~295                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~295                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~296                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~296                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~297                                                                                    ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~297                                                                                    ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~3                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal0~3                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~4                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Equal0~4                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux23~5                                                                                          ; |LC3|LC3_sim:inst|EX:myex|Mux23~5                                                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux30~11                                                                                         ; |LC3|LC3_sim:inst|EX:myex|Mux30~11                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|always0~30                                                                                       ; |LC3|LC3_sim:inst|FD:myfd|always0~30                                                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memPause~0                                                                                     ; |LC3|LC3_sim:inst|MEM:mymem|memPause~0                                                                                     ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exCond~0                                                                                         ; |LC3|LC3_sim:inst|EX:myex|exCond~0                                                                                         ; combout          ;
; |LC3|LC3_sim:inst|flag                                                                                                     ; |LC3|LC3_sim:inst|flag                                                                                                     ; combout          ;
; |LC3|reset                                                                                                                 ; |LC3|reset~corein                                                                                                          ; combout          ;
; |LC3|clk                                                                                                                   ; |LC3|clk~corein                                                                                                            ; combout          ;
; |LC3|irq                                                                                                                   ; |LC3|irq~corein                                                                                                            ; combout          ;
; |LC3|_N                                                                                                                    ; |LC3|_N                                                                                                                    ; padio            ;
; |LC3|_Z                                                                                                                    ; |LC3|_Z                                                                                                                    ; padio            ;
; |LC3|_P                                                                                                                    ; |LC3|_P                                                                                                                    ; padio            ;
; |LC3|_VFp                                                                                                                  ; |LC3|_VFp                                                                                                                  ; padio            ;
; |LC3|we                                                                                                                    ; |LC3|we                                                                                                                    ; padio            ;
; |LC3|rd                                                                                                                    ; |LC3|rd                                                                                                                    ; padio            ;
; |LC3|_int_r                                                                                                                ; |LC3|_int_r                                                                                                                ; padio            ;
; |LC3|_exc                                                                                                                  ; |LC3|_exc                                                                                                                  ; padio            ;
; |LC3|_exCond                                                                                                               ; |LC3|_exCond                                                                                                               ; padio            ;
; |LC3|_memCond                                                                                                              ; |LC3|_memCond                                                                                                              ; padio            ;
; |LC3|_idCond                                                                                                               ; |LC3|_idCond                                                                                                               ; padio            ;
; |LC3|_pause                                                                                                                ; |LC3|_pause                                                                                                                ; padio            ;
; |LC3|_idEXCout                                                                                                             ; |LC3|_idEXCout                                                                                                             ; padio            ;
; |LC3|myint_r                                                                                                               ; |LC3|myint_r                                                                                                               ; padio            ;
; |LC3|_wbINTF                                                                                                               ; |LC3|_wbINTF                                                                                                               ; padio            ;
; |LC3|_exAin[15]                                                                                                            ; |LC3|_exAin[15]                                                                                                            ; padio            ;
; |LC3|_exAin[14]                                                                                                            ; |LC3|_exAin[14]                                                                                                            ; padio            ;
; |LC3|_exAin[13]                                                                                                            ; |LC3|_exAin[13]                                                                                                            ; padio            ;
; |LC3|_exAin[12]                                                                                                            ; |LC3|_exAin[12]                                                                                                            ; padio            ;
; |LC3|_exAin[11]                                                                                                            ; |LC3|_exAin[11]                                                                                                            ; padio            ;
; |LC3|_exAin[10]                                                                                                            ; |LC3|_exAin[10]                                                                                                            ; padio            ;
; |LC3|_exAin[9]                                                                                                             ; |LC3|_exAin[9]                                                                                                             ; padio            ;
; |LC3|_exAin[8]                                                                                                             ; |LC3|_exAin[8]                                                                                                             ; padio            ;
; |LC3|_exAin[7]                                                                                                             ; |LC3|_exAin[7]                                                                                                             ; padio            ;
; |LC3|_exAin[6]                                                                                                             ; |LC3|_exAin[6]                                                                                                             ; padio            ;
; |LC3|_exAin[5]                                                                                                             ; |LC3|_exAin[5]                                                                                                             ; padio            ;
; |LC3|_exAin[4]                                                                                                             ; |LC3|_exAin[4]                                                                                                             ; padio            ;
; |LC3|_exAin[3]                                                                                                             ; |LC3|_exAin[3]                                                                                                             ; padio            ;
; |LC3|_exAin[2]                                                                                                             ; |LC3|_exAin[2]                                                                                                             ; padio            ;
; |LC3|_exAin[1]                                                                                                             ; |LC3|_exAin[1]                                                                                                             ; padio            ;
; |LC3|_exAin[0]                                                                                                             ; |LC3|_exAin[0]                                                                                                             ; padio            ;
; |LC3|_exALUoutput[15]                                                                                                      ; |LC3|_exALUoutput[15]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[14]                                                                                                      ; |LC3|_exALUoutput[14]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[13]                                                                                                      ; |LC3|_exALUoutput[13]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[12]                                                                                                      ; |LC3|_exALUoutput[12]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[11]                                                                                                      ; |LC3|_exALUoutput[11]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[10]                                                                                                      ; |LC3|_exALUoutput[10]                                                                                                      ; padio            ;
; |LC3|_exALUoutput[9]                                                                                                       ; |LC3|_exALUoutput[9]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[8]                                                                                                       ; |LC3|_exALUoutput[8]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[7]                                                                                                       ; |LC3|_exALUoutput[7]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[6]                                                                                                       ; |LC3|_exALUoutput[6]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[5]                                                                                                       ; |LC3|_exALUoutput[5]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[4]                                                                                                       ; |LC3|_exALUoutput[4]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[3]                                                                                                       ; |LC3|_exALUoutput[3]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[2]                                                                                                       ; |LC3|_exALUoutput[2]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[1]                                                                                                       ; |LC3|_exALUoutput[1]                                                                                                       ; padio            ;
; |LC3|_exALUoutput[0]                                                                                                       ; |LC3|_exALUoutput[0]                                                                                                       ; padio            ;
; |LC3|_exBin[15]                                                                                                            ; |LC3|_exBin[15]                                                                                                            ; padio            ;
; |LC3|_exBin[14]                                                                                                            ; |LC3|_exBin[14]                                                                                                            ; padio            ;
; |LC3|_exBin[13]                                                                                                            ; |LC3|_exBin[13]                                                                                                            ; padio            ;
; |LC3|_exBin[12]                                                                                                            ; |LC3|_exBin[12]                                                                                                            ; padio            ;
; |LC3|_exBin[11]                                                                                                            ; |LC3|_exBin[11]                                                                                                            ; padio            ;
; |LC3|_exBin[10]                                                                                                            ; |LC3|_exBin[10]                                                                                                            ; padio            ;
; |LC3|_exBin[9]                                                                                                             ; |LC3|_exBin[9]                                                                                                             ; padio            ;
; |LC3|_exBin[8]                                                                                                             ; |LC3|_exBin[8]                                                                                                             ; padio            ;
; |LC3|_exBin[7]                                                                                                             ; |LC3|_exBin[7]                                                                                                             ; padio            ;
; |LC3|_exBin[6]                                                                                                             ; |LC3|_exBin[6]                                                                                                             ; padio            ;
; |LC3|_exBin[5]                                                                                                             ; |LC3|_exBin[5]                                                                                                             ; padio            ;
; |LC3|_exBin[4]                                                                                                             ; |LC3|_exBin[4]                                                                                                             ; padio            ;
; |LC3|_exBin[3]                                                                                                             ; |LC3|_exBin[3]                                                                                                             ; padio            ;
; |LC3|_exBin[2]                                                                                                             ; |LC3|_exBin[2]                                                                                                             ; padio            ;
; |LC3|_exBin[1]                                                                                                             ; |LC3|_exBin[1]                                                                                                             ; padio            ;
; |LC3|_exBin[0]                                                                                                             ; |LC3|_exBin[0]                                                                                                             ; padio            ;
; |LC3|_exmemIR[15]                                                                                                          ; |LC3|_exmemIR[15]                                                                                                          ; padio            ;
; |LC3|_exmemIR[14]                                                                                                          ; |LC3|_exmemIR[14]                                                                                                          ; padio            ;
; |LC3|_exmemIR[13]                                                                                                          ; |LC3|_exmemIR[13]                                                                                                          ; padio            ;
; |LC3|_exmemIR[12]                                                                                                          ; |LC3|_exmemIR[12]                                                                                                          ; padio            ;
; |LC3|_exmemIR[11]                                                                                                          ; |LC3|_exmemIR[11]                                                                                                          ; padio            ;
; |LC3|_exmemIR[10]                                                                                                          ; |LC3|_exmemIR[10]                                                                                                          ; padio            ;
; |LC3|_exmemIR[9]                                                                                                           ; |LC3|_exmemIR[9]                                                                                                           ; padio            ;
; |LC3|_exmemIR[8]                                                                                                           ; |LC3|_exmemIR[8]                                                                                                           ; padio            ;
; |LC3|_exmemIR[7]                                                                                                           ; |LC3|_exmemIR[7]                                                                                                           ; padio            ;
; |LC3|_exmemIR[6]                                                                                                           ; |LC3|_exmemIR[6]                                                                                                           ; padio            ;
; |LC3|_exmemIR[5]                                                                                                           ; |LC3|_exmemIR[5]                                                                                                           ; padio            ;
; |LC3|_exmemIR[4]                                                                                                           ; |LC3|_exmemIR[4]                                                                                                           ; padio            ;
; |LC3|_exmemIR[3]                                                                                                           ; |LC3|_exmemIR[3]                                                                                                           ; padio            ;
; |LC3|_exmemIR[2]                                                                                                           ; |LC3|_exmemIR[2]                                                                                                           ; padio            ;
; |LC3|_exmemIR[1]                                                                                                           ; |LC3|_exmemIR[1]                                                                                                           ; padio            ;
; |LC3|_exmemIR[0]                                                                                                           ; |LC3|_exmemIR[0]                                                                                                           ; padio            ;
; |LC3|_exPCout[7]                                                                                                           ; |LC3|_exPCout[7]                                                                                                           ; padio            ;
; |LC3|_exPCout[6]                                                                                                           ; |LC3|_exPCout[6]                                                                                                           ; padio            ;
; |LC3|_exPCout[5]                                                                                                           ; |LC3|_exPCout[5]                                                                                                           ; padio            ;
; |LC3|_exPCout[4]                                                                                                           ; |LC3|_exPCout[4]                                                                                                           ; padio            ;
; |LC3|_exPCout[3]                                                                                                           ; |LC3|_exPCout[3]                                                                                                           ; padio            ;
; |LC3|_exPCout[2]                                                                                                           ; |LC3|_exPCout[2]                                                                                                           ; padio            ;
; |LC3|_exPCout[1]                                                                                                           ; |LC3|_exPCout[1]                                                                                                           ; padio            ;
; |LC3|_exPCout[0]                                                                                                           ; |LC3|_exPCout[0]                                                                                                           ; padio            ;
; |LC3|_exPSRout[3]                                                                                                          ; |LC3|_exPSRout[3]                                                                                                          ; padio            ;
; |LC3|_exPSRout[2]                                                                                                          ; |LC3|_exPSRout[2]                                                                                                          ; padio            ;
; |LC3|_exPSRout[1]                                                                                                          ; |LC3|_exPSRout[1]                                                                                                          ; padio            ;
; |LC3|_exPSRout[0]                                                                                                          ; |LC3|_exPSRout[0]                                                                                                          ; padio            ;
; |LC3|_exTMP[15]                                                                                                            ; |LC3|_exTMP[15]                                                                                                            ; padio            ;
; |LC3|_exTMP[14]                                                                                                            ; |LC3|_exTMP[14]                                                                                                            ; padio            ;
; |LC3|_exTMP[13]                                                                                                            ; |LC3|_exTMP[13]                                                                                                            ; padio            ;
; |LC3|_exTMP[12]                                                                                                            ; |LC3|_exTMP[12]                                                                                                            ; padio            ;
; |LC3|_exTMP[11]                                                                                                            ; |LC3|_exTMP[11]                                                                                                            ; padio            ;
; |LC3|_exTMP[10]                                                                                                            ; |LC3|_exTMP[10]                                                                                                            ; padio            ;
; |LC3|_exTMP[9]                                                                                                             ; |LC3|_exTMP[9]                                                                                                             ; padio            ;
; |LC3|_exTMP[8]                                                                                                             ; |LC3|_exTMP[8]                                                                                                             ; padio            ;
; |LC3|_exTMP[7]                                                                                                             ; |LC3|_exTMP[7]                                                                                                             ; padio            ;
; |LC3|_exTMP[6]                                                                                                             ; |LC3|_exTMP[6]                                                                                                             ; padio            ;
; |LC3|_exTMP[5]                                                                                                             ; |LC3|_exTMP[5]                                                                                                             ; padio            ;
; |LC3|_exTMP[4]                                                                                                             ; |LC3|_exTMP[4]                                                                                                             ; padio            ;
; |LC3|_exTMP[3]                                                                                                             ; |LC3|_exTMP[3]                                                                                                             ; padio            ;
; |LC3|_exTMP[2]                                                                                                             ; |LC3|_exTMP[2]                                                                                                             ; padio            ;
; |LC3|_exTMP[1]                                                                                                             ; |LC3|_exTMP[1]                                                                                                             ; padio            ;
; |LC3|_exTMP[0]                                                                                                             ; |LC3|_exTMP[0]                                                                                                             ; padio            ;
; |LC3|_i_q[15]                                                                                                              ; |LC3|_i_q[15]                                                                                                              ; padio            ;
; |LC3|_i_q[14]                                                                                                              ; |LC3|_i_q[14]                                                                                                              ; padio            ;
; |LC3|_i_q[13]                                                                                                              ; |LC3|_i_q[13]                                                                                                              ; padio            ;
; |LC3|_i_q[12]                                                                                                              ; |LC3|_i_q[12]                                                                                                              ; padio            ;
; |LC3|_i_q[11]                                                                                                              ; |LC3|_i_q[11]                                                                                                              ; padio            ;
; |LC3|_i_q[10]                                                                                                              ; |LC3|_i_q[10]                                                                                                              ; padio            ;
; |LC3|_i_q[9]                                                                                                               ; |LC3|_i_q[9]                                                                                                               ; padio            ;
; |LC3|_i_q[8]                                                                                                               ; |LC3|_i_q[8]                                                                                                               ; padio            ;
; |LC3|_i_q[7]                                                                                                               ; |LC3|_i_q[7]                                                                                                               ; padio            ;
; |LC3|_i_q[6]                                                                                                               ; |LC3|_i_q[6]                                                                                                               ; padio            ;
; |LC3|_i_q[5]                                                                                                               ; |LC3|_i_q[5]                                                                                                               ; padio            ;
; |LC3|_i_q[4]                                                                                                               ; |LC3|_i_q[4]                                                                                                               ; padio            ;
; |LC3|_i_q[3]                                                                                                               ; |LC3|_i_q[3]                                                                                                               ; padio            ;
; |LC3|_i_q[2]                                                                                                               ; |LC3|_i_q[2]                                                                                                               ; padio            ;
; |LC3|_i_q[1]                                                                                                               ; |LC3|_i_q[1]                                                                                                               ; padio            ;
; |LC3|_i_q[0]                                                                                                               ; |LC3|_i_q[0]                                                                                                               ; padio            ;
; |LC3|_idexImm[15]                                                                                                          ; |LC3|_idexImm[15]                                                                                                          ; padio            ;
; |LC3|_idexImm[14]                                                                                                          ; |LC3|_idexImm[14]                                                                                                          ; padio            ;
; |LC3|_idexImm[13]                                                                                                          ; |LC3|_idexImm[13]                                                                                                          ; padio            ;
; |LC3|_idexImm[12]                                                                                                          ; |LC3|_idexImm[12]                                                                                                          ; padio            ;
; |LC3|_idexImm[11]                                                                                                          ; |LC3|_idexImm[11]                                                                                                          ; padio            ;
; |LC3|_idexImm[10]                                                                                                          ; |LC3|_idexImm[10]                                                                                                          ; padio            ;
; |LC3|_idexImm[9]                                                                                                           ; |LC3|_idexImm[9]                                                                                                           ; padio            ;
; |LC3|_idexImm[8]                                                                                                           ; |LC3|_idexImm[8]                                                                                                           ; padio            ;
; |LC3|_idexImm[7]                                                                                                           ; |LC3|_idexImm[7]                                                                                                           ; padio            ;
; |LC3|_idexImm[6]                                                                                                           ; |LC3|_idexImm[6]                                                                                                           ; padio            ;
; |LC3|_idexImm[5]                                                                                                           ; |LC3|_idexImm[5]                                                                                                           ; padio            ;
; |LC3|_idexImm[4]                                                                                                           ; |LC3|_idexImm[4]                                                                                                           ; padio            ;
; |LC3|_idexImm[3]                                                                                                           ; |LC3|_idexImm[3]                                                                                                           ; padio            ;
; |LC3|_idexImm[2]                                                                                                           ; |LC3|_idexImm[2]                                                                                                           ; padio            ;
; |LC3|_idexImm[1]                                                                                                           ; |LC3|_idexImm[1]                                                                                                           ; padio            ;
; |LC3|_idexImm[0]                                                                                                           ; |LC3|_idexImm[0]                                                                                                           ; padio            ;
; |LC3|_idexIR[15]                                                                                                           ; |LC3|_idexIR[15]                                                                                                           ; padio            ;
; |LC3|_idexIR[14]                                                                                                           ; |LC3|_idexIR[14]                                                                                                           ; padio            ;
; |LC3|_idexIR[13]                                                                                                           ; |LC3|_idexIR[13]                                                                                                           ; padio            ;
; |LC3|_idexIR[12]                                                                                                           ; |LC3|_idexIR[12]                                                                                                           ; padio            ;
; |LC3|_idexIR[11]                                                                                                           ; |LC3|_idexIR[11]                                                                                                           ; padio            ;
; |LC3|_idexIR[10]                                                                                                           ; |LC3|_idexIR[10]                                                                                                           ; padio            ;
; |LC3|_idexIR[9]                                                                                                            ; |LC3|_idexIR[9]                                                                                                            ; padio            ;
; |LC3|_idexIR[8]                                                                                                            ; |LC3|_idexIR[8]                                                                                                            ; padio            ;
; |LC3|_idexIR[7]                                                                                                            ; |LC3|_idexIR[7]                                                                                                            ; padio            ;
; |LC3|_idexIR[6]                                                                                                            ; |LC3|_idexIR[6]                                                                                                            ; padio            ;
; |LC3|_idexIR[5]                                                                                                            ; |LC3|_idexIR[5]                                                                                                            ; padio            ;
; |LC3|_idexIR[4]                                                                                                            ; |LC3|_idexIR[4]                                                                                                            ; padio            ;
; |LC3|_idexIR[3]                                                                                                            ; |LC3|_idexIR[3]                                                                                                            ; padio            ;
; |LC3|_idexIR[2]                                                                                                            ; |LC3|_idexIR[2]                                                                                                            ; padio            ;
; |LC3|_idexIR[1]                                                                                                            ; |LC3|_idexIR[1]                                                                                                            ; padio            ;
; |LC3|_idexIR[0]                                                                                                            ; |LC3|_idexIR[0]                                                                                                            ; padio            ;
; |LC3|_idexNPC[8]                                                                                                           ; |LC3|_idexNPC[8]                                                                                                           ; padio            ;
; |LC3|_idexNPC[7]                                                                                                           ; |LC3|_idexNPC[7]                                                                                                           ; padio            ;
; |LC3|_idexNPC[6]                                                                                                           ; |LC3|_idexNPC[6]                                                                                                           ; padio            ;
; |LC3|_idexNPC[5]                                                                                                           ; |LC3|_idexNPC[5]                                                                                                           ; padio            ;
; |LC3|_idexNPC[4]                                                                                                           ; |LC3|_idexNPC[4]                                                                                                           ; padio            ;
; |LC3|_idexNPC[3]                                                                                                           ; |LC3|_idexNPC[3]                                                                                                           ; padio            ;
; |LC3|_idexNPC[2]                                                                                                           ; |LC3|_idexNPC[2]                                                                                                           ; padio            ;
; |LC3|_idexNPC[1]                                                                                                           ; |LC3|_idexNPC[1]                                                                                                           ; padio            ;
; |LC3|_idexNPC[0]                                                                                                           ; |LC3|_idexNPC[0]                                                                                                           ; padio            ;
; |LC3|_idPCout[6]                                                                                                           ; |LC3|_idPCout[6]                                                                                                           ; padio            ;
; |LC3|_idPCout[5]                                                                                                           ; |LC3|_idPCout[5]                                                                                                           ; padio            ;
; |LC3|_idPCout[4]                                                                                                           ; |LC3|_idPCout[4]                                                                                                           ; padio            ;
; |LC3|_idPCout[3]                                                                                                           ; |LC3|_idPCout[3]                                                                                                           ; padio            ;
; |LC3|_idPCout[2]                                                                                                           ; |LC3|_idPCout[2]                                                                                                           ; padio            ;
; |LC3|_idPCout[1]                                                                                                           ; |LC3|_idPCout[1]                                                                                                           ; padio            ;
; |LC3|_idPCout[0]                                                                                                           ; |LC3|_idPCout[0]                                                                                                           ; padio            ;
; |LC3|_ifidIR[15]                                                                                                           ; |LC3|_ifidIR[15]                                                                                                           ; padio            ;
; |LC3|_ifidIR[14]                                                                                                           ; |LC3|_ifidIR[14]                                                                                                           ; padio            ;
; |LC3|_ifidIR[13]                                                                                                           ; |LC3|_ifidIR[13]                                                                                                           ; padio            ;
; |LC3|_ifidIR[12]                                                                                                           ; |LC3|_ifidIR[12]                                                                                                           ; padio            ;
; |LC3|_ifidIR[11]                                                                                                           ; |LC3|_ifidIR[11]                                                                                                           ; padio            ;
; |LC3|_ifidIR[10]                                                                                                           ; |LC3|_ifidIR[10]                                                                                                           ; padio            ;
; |LC3|_ifidIR[9]                                                                                                            ; |LC3|_ifidIR[9]                                                                                                            ; padio            ;
; |LC3|_ifidIR[8]                                                                                                            ; |LC3|_ifidIR[8]                                                                                                            ; padio            ;
; |LC3|_ifidIR[7]                                                                                                            ; |LC3|_ifidIR[7]                                                                                                            ; padio            ;
; |LC3|_ifidIR[6]                                                                                                            ; |LC3|_ifidIR[6]                                                                                                            ; padio            ;
; |LC3|_ifidIR[5]                                                                                                            ; |LC3|_ifidIR[5]                                                                                                            ; padio            ;
; |LC3|_ifidIR[4]                                                                                                            ; |LC3|_ifidIR[4]                                                                                                            ; padio            ;
; |LC3|_ifidIR[3]                                                                                                            ; |LC3|_ifidIR[3]                                                                                                            ; padio            ;
; |LC3|_ifidIR[2]                                                                                                            ; |LC3|_ifidIR[2]                                                                                                            ; padio            ;
; |LC3|_ifidIR[1]                                                                                                            ; |LC3|_ifidIR[1]                                                                                                            ; padio            ;
; |LC3|_ifidIR[0]                                                                                                            ; |LC3|_ifidIR[0]                                                                                                            ; padio            ;
; |LC3|_ifidNPC[8]                                                                                                           ; |LC3|_ifidNPC[8]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[7]                                                                                                           ; |LC3|_ifidNPC[7]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[6]                                                                                                           ; |LC3|_ifidNPC[6]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[5]                                                                                                           ; |LC3|_ifidNPC[5]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[4]                                                                                                           ; |LC3|_ifidNPC[4]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[3]                                                                                                           ; |LC3|_ifidNPC[3]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[2]                                                                                                           ; |LC3|_ifidNPC[2]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[1]                                                                                                           ; |LC3|_ifidNPC[1]                                                                                                           ; padio            ;
; |LC3|_ifidNPC[0]                                                                                                           ; |LC3|_ifidNPC[0]                                                                                                           ; padio            ;
; |LC3|_ifMA[8]                                                                                                              ; |LC3|_ifMA[8]                                                                                                              ; padio            ;
; |LC3|_ifMA[7]                                                                                                              ; |LC3|_ifMA[7]                                                                                                              ; padio            ;
; |LC3|_ifMA[6]                                                                                                              ; |LC3|_ifMA[6]                                                                                                              ; padio            ;
; |LC3|_ifMA[5]                                                                                                              ; |LC3|_ifMA[5]                                                                                                              ; padio            ;
; |LC3|_ifMA[4]                                                                                                              ; |LC3|_ifMA[4]                                                                                                              ; padio            ;
; |LC3|_ifMA[3]                                                                                                              ; |LC3|_ifMA[3]                                                                                                              ; padio            ;
; |LC3|_ifMA[2]                                                                                                              ; |LC3|_ifMA[2]                                                                                                              ; padio            ;
; |LC3|_ifMA[1]                                                                                                              ; |LC3|_ifMA[1]                                                                                                              ; padio            ;
; |LC3|_ifMA[0]                                                                                                              ; |LC3|_ifMA[0]                                                                                                              ; padio            ;
; |LC3|_ifPCout[8]                                                                                                           ; |LC3|_ifPCout[8]                                                                                                           ; padio            ;
; |LC3|_ifPCout[7]                                                                                                           ; |LC3|_ifPCout[7]                                                                                                           ; padio            ;
; |LC3|_ifPCout[6]                                                                                                           ; |LC3|_ifPCout[6]                                                                                                           ; padio            ;
; |LC3|_ifPCout[5]                                                                                                           ; |LC3|_ifPCout[5]                                                                                                           ; padio            ;
; |LC3|_ifPCout[4]                                                                                                           ; |LC3|_ifPCout[4]                                                                                                           ; padio            ;
; |LC3|_ifPCout[3]                                                                                                           ; |LC3|_ifPCout[3]                                                                                                           ; padio            ;
; |LC3|_ifPCout[2]                                                                                                           ; |LC3|_ifPCout[2]                                                                                                           ; padio            ;
; |LC3|_ifPCout[1]                                                                                                           ; |LC3|_ifPCout[1]                                                                                                           ; padio            ;
; |LC3|_ifPCout[0]                                                                                                           ; |LC3|_ifPCout[0]                                                                                                           ; padio            ;
; |LC3|_intR6out[8]                                                                                                          ; |LC3|_intR6out[8]                                                                                                          ; padio            ;
; |LC3|_intR6out[6]                                                                                                          ; |LC3|_intR6out[6]                                                                                                          ; padio            ;
; |LC3|_intR6out[3]                                                                                                          ; |LC3|_intR6out[3]                                                                                                          ; padio            ;
; |LC3|_intR6out[2]                                                                                                          ; |LC3|_intR6out[2]                                                                                                          ; padio            ;
; |LC3|_intR6out[1]                                                                                                          ; |LC3|_intR6out[1]                                                                                                          ; padio            ;
; |LC3|_intR6out[0]                                                                                                          ; |LC3|_intR6out[0]                                                                                                          ; padio            ;
; |LC3|_memPCout[8]                                                                                                          ; |LC3|_memPCout[8]                                                                                                          ; padio            ;
; |LC3|_memPCout[4]                                                                                                          ; |LC3|_memPCout[4]                                                                                                          ; padio            ;
; |LC3|_memPCout[3]                                                                                                          ; |LC3|_memPCout[3]                                                                                                          ; padio            ;
; |LC3|_memPCout[2]                                                                                                          ; |LC3|_memPCout[2]                                                                                                          ; padio            ;
; |LC3|_memPCout[0]                                                                                                          ; |LC3|_memPCout[0]                                                                                                          ; padio            ;
; |LC3|_memwbData[15]                                                                                                        ; |LC3|_memwbData[15]                                                                                                        ; padio            ;
; |LC3|_memwbData[14]                                                                                                        ; |LC3|_memwbData[14]                                                                                                        ; padio            ;
; |LC3|_memwbData[13]                                                                                                        ; |LC3|_memwbData[13]                                                                                                        ; padio            ;
; |LC3|_memwbData[12]                                                                                                        ; |LC3|_memwbData[12]                                                                                                        ; padio            ;
; |LC3|_memwbData[11]                                                                                                        ; |LC3|_memwbData[11]                                                                                                        ; padio            ;
; |LC3|_memwbData[10]                                                                                                        ; |LC3|_memwbData[10]                                                                                                        ; padio            ;
; |LC3|_memwbData[9]                                                                                                         ; |LC3|_memwbData[9]                                                                                                         ; padio            ;
; |LC3|_memwbData[8]                                                                                                         ; |LC3|_memwbData[8]                                                                                                         ; padio            ;
; |LC3|_memwbData[7]                                                                                                         ; |LC3|_memwbData[7]                                                                                                         ; padio            ;
; |LC3|_memwbData[6]                                                                                                         ; |LC3|_memwbData[6]                                                                                                         ; padio            ;
; |LC3|_memwbData[5]                                                                                                         ; |LC3|_memwbData[5]                                                                                                         ; padio            ;
; |LC3|_memwbData[4]                                                                                                         ; |LC3|_memwbData[4]                                                                                                         ; padio            ;
; |LC3|_memwbData[3]                                                                                                         ; |LC3|_memwbData[3]                                                                                                         ; padio            ;
; |LC3|_memwbData[2]                                                                                                         ; |LC3|_memwbData[2]                                                                                                         ; padio            ;
; |LC3|_memwbData[1]                                                                                                         ; |LC3|_memwbData[1]                                                                                                         ; padio            ;
; |LC3|_memwbData[0]                                                                                                         ; |LC3|_memwbData[0]                                                                                                         ; padio            ;
; |LC3|_memwbIR[15]                                                                                                          ; |LC3|_memwbIR[15]                                                                                                          ; padio            ;
; |LC3|_memwbIR[14]                                                                                                          ; |LC3|_memwbIR[14]                                                                                                          ; padio            ;
; |LC3|_memwbIR[13]                                                                                                          ; |LC3|_memwbIR[13]                                                                                                          ; padio            ;
; |LC3|_memwbIR[12]                                                                                                          ; |LC3|_memwbIR[12]                                                                                                          ; padio            ;
; |LC3|_memwbIR[11]                                                                                                          ; |LC3|_memwbIR[11]                                                                                                          ; padio            ;
; |LC3|_memwbIR[10]                                                                                                          ; |LC3|_memwbIR[10]                                                                                                          ; padio            ;
; |LC3|_memwbIR[9]                                                                                                           ; |LC3|_memwbIR[9]                                                                                                           ; padio            ;
; |LC3|_memwbIR[8]                                                                                                           ; |LC3|_memwbIR[8]                                                                                                           ; padio            ;
; |LC3|_memwbIR[7]                                                                                                           ; |LC3|_memwbIR[7]                                                                                                           ; padio            ;
; |LC3|_memwbIR[6]                                                                                                           ; |LC3|_memwbIR[6]                                                                                                           ; padio            ;
; |LC3|_memwbIR[5]                                                                                                           ; |LC3|_memwbIR[5]                                                                                                           ; padio            ;
; |LC3|_memwbIR[4]                                                                                                           ; |LC3|_memwbIR[4]                                                                                                           ; padio            ;
; |LC3|_memwbIR[3]                                                                                                           ; |LC3|_memwbIR[3]                                                                                                           ; padio            ;
; |LC3|_memwbIR[2]                                                                                                           ; |LC3|_memwbIR[2]                                                                                                           ; padio            ;
; |LC3|_memwbIR[1]                                                                                                           ; |LC3|_memwbIR[1]                                                                                                           ; padio            ;
; |LC3|_memwbIR[0]                                                                                                           ; |LC3|_memwbIR[0]                                                                                                           ; padio            ;
; |LC3|_pc[8]                                                                                                                ; |LC3|_pc[8]                                                                                                                ; padio            ;
; |LC3|_pc[7]                                                                                                                ; |LC3|_pc[7]                                                                                                                ; padio            ;
; |LC3|_pc[6]                                                                                                                ; |LC3|_pc[6]                                                                                                                ; padio            ;
; |LC3|_pc[5]                                                                                                                ; |LC3|_pc[5]                                                                                                                ; padio            ;
; |LC3|_pc[4]                                                                                                                ; |LC3|_pc[4]                                                                                                                ; padio            ;
; |LC3|_pc[3]                                                                                                                ; |LC3|_pc[3]                                                                                                                ; padio            ;
; |LC3|_pc[2]                                                                                                                ; |LC3|_pc[2]                                                                                                                ; padio            ;
; |LC3|_pc[1]                                                                                                                ; |LC3|_pc[1]                                                                                                                ; padio            ;
; |LC3|_pc[0]                                                                                                                ; |LC3|_pc[0]                                                                                                                ; padio            ;
; |LC3|_PCval[8]                                                                                                             ; |LC3|_PCval[8]                                                                                                             ; padio            ;
; |LC3|_PCval[7]                                                                                                             ; |LC3|_PCval[7]                                                                                                             ; padio            ;
; |LC3|_PCval[6]                                                                                                             ; |LC3|_PCval[6]                                                                                                             ; padio            ;
; |LC3|_PCval[5]                                                                                                             ; |LC3|_PCval[5]                                                                                                             ; padio            ;
; |LC3|_PCval[4]                                                                                                             ; |LC3|_PCval[4]                                                                                                             ; padio            ;
; |LC3|_PCval[3]                                                                                                             ; |LC3|_PCval[3]                                                                                                             ; padio            ;
; |LC3|_PCval[2]                                                                                                             ; |LC3|_PCval[2]                                                                                                             ; padio            ;
; |LC3|_PCval[1]                                                                                                             ; |LC3|_PCval[1]                                                                                                             ; padio            ;
; |LC3|_PCval[0]                                                                                                             ; |LC3|_PCval[0]                                                                                                             ; padio            ;
; |LC3|_r0[15]                                                                                                               ; |LC3|_r0[15]                                                                                                               ; padio            ;
; |LC3|_r0[14]                                                                                                               ; |LC3|_r0[14]                                                                                                               ; padio            ;
; |LC3|_r0[13]                                                                                                               ; |LC3|_r0[13]                                                                                                               ; padio            ;
; |LC3|_r0[12]                                                                                                               ; |LC3|_r0[12]                                                                                                               ; padio            ;
; |LC3|_r0[11]                                                                                                               ; |LC3|_r0[11]                                                                                                               ; padio            ;
; |LC3|_r0[10]                                                                                                               ; |LC3|_r0[10]                                                                                                               ; padio            ;
; |LC3|_r0[9]                                                                                                                ; |LC3|_r0[9]                                                                                                                ; padio            ;
; |LC3|_r0[8]                                                                                                                ; |LC3|_r0[8]                                                                                                                ; padio            ;
; |LC3|_r0[7]                                                                                                                ; |LC3|_r0[7]                                                                                                                ; padio            ;
; |LC3|_r0[6]                                                                                                                ; |LC3|_r0[6]                                                                                                                ; padio            ;
; |LC3|_r0[5]                                                                                                                ; |LC3|_r0[5]                                                                                                                ; padio            ;
; |LC3|_r0[4]                                                                                                                ; |LC3|_r0[4]                                                                                                                ; padio            ;
; |LC3|_r0[3]                                                                                                                ; |LC3|_r0[3]                                                                                                                ; padio            ;
; |LC3|_r0[2]                                                                                                                ; |LC3|_r0[2]                                                                                                                ; padio            ;
; |LC3|_r0[1]                                                                                                                ; |LC3|_r0[1]                                                                                                                ; padio            ;
; |LC3|_r0[0]                                                                                                                ; |LC3|_r0[0]                                                                                                                ; padio            ;
; |LC3|_r1[15]                                                                                                               ; |LC3|_r1[15]                                                                                                               ; padio            ;
; |LC3|_r1[14]                                                                                                               ; |LC3|_r1[14]                                                                                                               ; padio            ;
; |LC3|_r1[13]                                                                                                               ; |LC3|_r1[13]                                                                                                               ; padio            ;
; |LC3|_r1[12]                                                                                                               ; |LC3|_r1[12]                                                                                                               ; padio            ;
; |LC3|_r1[11]                                                                                                               ; |LC3|_r1[11]                                                                                                               ; padio            ;
; |LC3|_r1[10]                                                                                                               ; |LC3|_r1[10]                                                                                                               ; padio            ;
; |LC3|_r1[9]                                                                                                                ; |LC3|_r1[9]                                                                                                                ; padio            ;
; |LC3|_r1[8]                                                                                                                ; |LC3|_r1[8]                                                                                                                ; padio            ;
; |LC3|_r1[7]                                                                                                                ; |LC3|_r1[7]                                                                                                                ; padio            ;
; |LC3|_r1[6]                                                                                                                ; |LC3|_r1[6]                                                                                                                ; padio            ;
; |LC3|_r1[5]                                                                                                                ; |LC3|_r1[5]                                                                                                                ; padio            ;
; |LC3|_r1[4]                                                                                                                ; |LC3|_r1[4]                                                                                                                ; padio            ;
; |LC3|_r1[3]                                                                                                                ; |LC3|_r1[3]                                                                                                                ; padio            ;
; |LC3|_r1[2]                                                                                                                ; |LC3|_r1[2]                                                                                                                ; padio            ;
; |LC3|_r1[1]                                                                                                                ; |LC3|_r1[1]                                                                                                                ; padio            ;
; |LC3|_r1[0]                                                                                                                ; |LC3|_r1[0]                                                                                                                ; padio            ;
; |LC3|_r2[15]                                                                                                               ; |LC3|_r2[15]                                                                                                               ; padio            ;
; |LC3|_r2[14]                                                                                                               ; |LC3|_r2[14]                                                                                                               ; padio            ;
; |LC3|_r2[13]                                                                                                               ; |LC3|_r2[13]                                                                                                               ; padio            ;
; |LC3|_r2[12]                                                                                                               ; |LC3|_r2[12]                                                                                                               ; padio            ;
; |LC3|_r2[11]                                                                                                               ; |LC3|_r2[11]                                                                                                               ; padio            ;
; |LC3|_r2[10]                                                                                                               ; |LC3|_r2[10]                                                                                                               ; padio            ;
; |LC3|_r2[9]                                                                                                                ; |LC3|_r2[9]                                                                                                                ; padio            ;
; |LC3|_r2[8]                                                                                                                ; |LC3|_r2[8]                                                                                                                ; padio            ;
; |LC3|_r2[7]                                                                                                                ; |LC3|_r2[7]                                                                                                                ; padio            ;
; |LC3|_r2[6]                                                                                                                ; |LC3|_r2[6]                                                                                                                ; padio            ;
; |LC3|_r2[5]                                                                                                                ; |LC3|_r2[5]                                                                                                                ; padio            ;
; |LC3|_r2[4]                                                                                                                ; |LC3|_r2[4]                                                                                                                ; padio            ;
; |LC3|_r2[3]                                                                                                                ; |LC3|_r2[3]                                                                                                                ; padio            ;
; |LC3|_r2[1]                                                                                                                ; |LC3|_r2[1]                                                                                                                ; padio            ;
; |LC3|_r2[0]                                                                                                                ; |LC3|_r2[0]                                                                                                                ; padio            ;
; |LC3|_r3[8]                                                                                                                ; |LC3|_r3[8]                                                                                                                ; padio            ;
; |LC3|_r3[5]                                                                                                                ; |LC3|_r3[5]                                                                                                                ; padio            ;
; |LC3|_r3[4]                                                                                                                ; |LC3|_r3[4]                                                                                                                ; padio            ;
; |LC3|_r3[2]                                                                                                                ; |LC3|_r3[2]                                                                                                                ; padio            ;
; |LC3|_r3[0]                                                                                                                ; |LC3|_r3[0]                                                                                                                ; padio            ;
; |LC3|_r5[12]                                                                                                               ; |LC3|_r5[12]                                                                                                               ; padio            ;
; |LC3|_r5[8]                                                                                                                ; |LC3|_r5[8]                                                                                                                ; padio            ;
; |LC3|_r5[4]                                                                                                                ; |LC3|_r5[4]                                                                                                                ; padio            ;
; |LC3|_r5[0]                                                                                                                ; |LC3|_r5[0]                                                                                                                ; padio            ;
; |LC3|_r6[8]                                                                                                                ; |LC3|_r6[8]                                                                                                                ; padio            ;
; |LC3|_r6[6]                                                                                                                ; |LC3|_r6[6]                                                                                                                ; padio            ;
; |LC3|_r6[3]                                                                                                                ; |LC3|_r6[3]                                                                                                                ; padio            ;
; |LC3|_r6[2]                                                                                                                ; |LC3|_r6[2]                                                                                                                ; padio            ;
; |LC3|_r6[1]                                                                                                                ; |LC3|_r6[1]                                                                                                                ; padio            ;
; |LC3|_r6[0]                                                                                                                ; |LC3|_r6[0]                                                                                                                ; padio            ;
; |LC3|_r7[3]                                                                                                                ; |LC3|_r7[3]                                                                                                                ; padio            ;
; |LC3|_r7[2]                                                                                                                ; |LC3|_r7[2]                                                                                                                ; padio            ;
; |LC3|_r7[1]                                                                                                                ; |LC3|_r7[1]                                                                                                                ; padio            ;
; |LC3|_r7[0]                                                                                                                ; |LC3|_r7[0]                                                                                                                ; padio            ;
; |LC3|intMAout_[8]                                                                                                          ; |LC3|intMAout_[8]                                                                                                          ; padio            ;
; |LC3|intMAout_[6]                                                                                                          ; |LC3|intMAout_[6]                                                                                                          ; padio            ;
; |LC3|intMAout_[3]                                                                                                          ; |LC3|intMAout_[3]                                                                                                          ; padio            ;
; |LC3|intMAout_[2]                                                                                                          ; |LC3|intMAout_[2]                                                                                                          ; padio            ;
; |LC3|intMAout_[1]                                                                                                          ; |LC3|intMAout_[1]                                                                                                          ; padio            ;
; |LC3|intMAout_[0]                                                                                                          ; |LC3|intMAout_[0]                                                                                                          ; padio            ;
; |LC3|intMDout[15]                                                                                                          ; |LC3|intMDout[15]                                                                                                          ; padio            ;
; |LC3|intMDout[7]                                                                                                           ; |LC3|intMDout[7]                                                                                                           ; padio            ;
; |LC3|intMDout[5]                                                                                                           ; |LC3|intMDout[5]                                                                                                           ; padio            ;
; |LC3|intMDout[4]                                                                                                           ; |LC3|intMDout[4]                                                                                                           ; padio            ;
; |LC3|intMDout[3]                                                                                                           ; |LC3|intMDout[3]                                                                                                           ; padio            ;
; |LC3|intMDout[2]                                                                                                           ; |LC3|intMDout[2]                                                                                                           ; padio            ;
; |LC3|intMDout[1]                                                                                                           ; |LC3|intMDout[1]                                                                                                           ; padio            ;
; |LC3|intMDout[0]                                                                                                           ; |LC3|intMDout[0]                                                                                                           ; padio            ;
; |LC3|intMDout_[15]                                                                                                         ; |LC3|intMDout_[15]                                                                                                         ; padio            ;
; |LC3|intMDout_[7]                                                                                                          ; |LC3|intMDout_[7]                                                                                                          ; padio            ;
; |LC3|intMDout_[5]                                                                                                          ; |LC3|intMDout_[5]                                                                                                          ; padio            ;
; |LC3|intMDout_[4]                                                                                                          ; |LC3|intMDout_[4]                                                                                                          ; padio            ;
; |LC3|intMDout_[3]                                                                                                          ; |LC3|intMDout_[3]                                                                                                          ; padio            ;
; |LC3|intMDout_[2]                                                                                                          ; |LC3|intMDout_[2]                                                                                                          ; padio            ;
; |LC3|intMDout_[1]                                                                                                          ; |LC3|intMDout_[1]                                                                                                          ; padio            ;
; |LC3|intMDout_[0]                                                                                                          ; |LC3|intMDout_[0]                                                                                                          ; padio            ;
; |LC3|MA[15]                                                                                                                ; |LC3|MA[15]                                                                                                                ; padio            ;
; |LC3|MA[14]                                                                                                                ; |LC3|MA[14]                                                                                                                ; padio            ;
; |LC3|MA[13]                                                                                                                ; |LC3|MA[13]                                                                                                                ; padio            ;
; |LC3|MA[12]                                                                                                                ; |LC3|MA[12]                                                                                                                ; padio            ;
; |LC3|MA[11]                                                                                                                ; |LC3|MA[11]                                                                                                                ; padio            ;
; |LC3|MA[10]                                                                                                                ; |LC3|MA[10]                                                                                                                ; padio            ;
; |LC3|MA[9]                                                                                                                 ; |LC3|MA[9]                                                                                                                 ; padio            ;
; |LC3|MA[8]                                                                                                                 ; |LC3|MA[8]                                                                                                                 ; padio            ;
; |LC3|MA[7]                                                                                                                 ; |LC3|MA[7]                                                                                                                 ; padio            ;
; |LC3|MA[6]                                                                                                                 ; |LC3|MA[6]                                                                                                                 ; padio            ;
; |LC3|MA[5]                                                                                                                 ; |LC3|MA[5]                                                                                                                 ; padio            ;
; |LC3|MA[4]                                                                                                                 ; |LC3|MA[4]                                                                                                                 ; padio            ;
; |LC3|MA[3]                                                                                                                 ; |LC3|MA[3]                                                                                                                 ; padio            ;
; |LC3|MA[2]                                                                                                                 ; |LC3|MA[2]                                                                                                                 ; padio            ;
; |LC3|MA[1]                                                                                                                 ; |LC3|MA[1]                                                                                                                 ; padio            ;
; |LC3|MA[0]                                                                                                                 ; |LC3|MA[0]                                                                                                                 ; padio            ;
; |LC3|q[15]                                                                                                                 ; |LC3|q[15]                                                                                                                 ; padio            ;
; |LC3|q[14]                                                                                                                 ; |LC3|q[14]                                                                                                                 ; padio            ;
; |LC3|q[13]                                                                                                                 ; |LC3|q[13]                                                                                                                 ; padio            ;
; |LC3|q[12]                                                                                                                 ; |LC3|q[12]                                                                                                                 ; padio            ;
; |LC3|q[11]                                                                                                                 ; |LC3|q[11]                                                                                                                 ; padio            ;
; |LC3|q[10]                                                                                                                 ; |LC3|q[10]                                                                                                                 ; padio            ;
; |LC3|q[9]                                                                                                                  ; |LC3|q[9]                                                                                                                  ; padio            ;
; |LC3|q[8]                                                                                                                  ; |LC3|q[8]                                                                                                                  ; padio            ;
; |LC3|q[7]                                                                                                                  ; |LC3|q[7]                                                                                                                  ; padio            ;
; |LC3|q[6]                                                                                                                  ; |LC3|q[6]                                                                                                                  ; padio            ;
; |LC3|q[5]                                                                                                                  ; |LC3|q[5]                                                                                                                  ; padio            ;
; |LC3|q[4]                                                                                                                  ; |LC3|q[4]                                                                                                                  ; padio            ;
; |LC3|q[3]                                                                                                                  ; |LC3|q[3]                                                                                                                  ; padio            ;
; |LC3|q[2]                                                                                                                  ; |LC3|q[2]                                                                                                                  ; padio            ;
; |LC3|q[1]                                                                                                                  ; |LC3|q[1]                                                                                                                  ; padio            ;
; |LC3|q[0]                                                                                                                  ; |LC3|q[0]                                                                                                                  ; padio            ;
; |LC3|MD_out[15]                                                                                                            ; |LC3|MD_out[15]                                                                                                            ; padio            ;
; |LC3|MD_out[14]                                                                                                            ; |LC3|MD_out[14]                                                                                                            ; padio            ;
; |LC3|MD_out[13]                                                                                                            ; |LC3|MD_out[13]                                                                                                            ; padio            ;
; |LC3|MD_out[12]                                                                                                            ; |LC3|MD_out[12]                                                                                                            ; padio            ;
; |LC3|MD_out[11]                                                                                                            ; |LC3|MD_out[11]                                                                                                            ; padio            ;
; |LC3|MD_out[10]                                                                                                            ; |LC3|MD_out[10]                                                                                                            ; padio            ;
; |LC3|MD_out[9]                                                                                                             ; |LC3|MD_out[9]                                                                                                             ; padio            ;
; |LC3|MD_out[8]                                                                                                             ; |LC3|MD_out[8]                                                                                                             ; padio            ;
; |LC3|MD_out[7]                                                                                                             ; |LC3|MD_out[7]                                                                                                             ; padio            ;
; |LC3|MD_out[6]                                                                                                             ; |LC3|MD_out[6]                                                                                                             ; padio            ;
; |LC3|MD_out[5]                                                                                                             ; |LC3|MD_out[5]                                                                                                             ; padio            ;
; |LC3|MD_out[4]                                                                                                             ; |LC3|MD_out[4]                                                                                                             ; padio            ;
; |LC3|MD_out[3]                                                                                                             ; |LC3|MD_out[3]                                                                                                             ; padio            ;
; |LC3|MD_out[2]                                                                                                             ; |LC3|MD_out[2]                                                                                                             ; padio            ;
; |LC3|MD_out[1]                                                                                                             ; |LC3|MD_out[1]                                                                                                             ; padio            ;
; |LC3|MD_out[0]                                                                                                             ; |LC3|MD_out[0]                                                                                                             ; padio            ;
; |LC3|MD[15]                                                                                                                ; |LC3|MD~0                                                                                                                  ; combout          ;
; |LC3|MD[15]                                                                                                                ; |LC3|MD[15]~output                                                                                                         ; padio            ;
; |LC3|MD[14]                                                                                                                ; |LC3|MD~1                                                                                                                  ; combout          ;
; |LC3|MD[14]                                                                                                                ; |LC3|MD[14]~output                                                                                                         ; padio            ;
; |LC3|MD[13]                                                                                                                ; |LC3|MD~2                                                                                                                  ; combout          ;
; |LC3|MD[13]                                                                                                                ; |LC3|MD[13]~output                                                                                                         ; padio            ;
; |LC3|MD[12]                                                                                                                ; |LC3|MD~3                                                                                                                  ; combout          ;
; |LC3|MD[12]                                                                                                                ; |LC3|MD[12]~output                                                                                                         ; padio            ;
; |LC3|MD[11]                                                                                                                ; |LC3|MD~4                                                                                                                  ; combout          ;
; |LC3|MD[11]                                                                                                                ; |LC3|MD[11]~output                                                                                                         ; padio            ;
; |LC3|MD[10]                                                                                                                ; |LC3|MD~5                                                                                                                  ; combout          ;
; |LC3|MD[10]                                                                                                                ; |LC3|MD[10]~output                                                                                                         ; padio            ;
; |LC3|MD[9]                                                                                                                 ; |LC3|MD~6                                                                                                                  ; combout          ;
; |LC3|MD[9]                                                                                                                 ; |LC3|MD[9]~output                                                                                                          ; padio            ;
; |LC3|MD[8]                                                                                                                 ; |LC3|MD~7                                                                                                                  ; combout          ;
; |LC3|MD[8]                                                                                                                 ; |LC3|MD[8]~output                                                                                                          ; padio            ;
; |LC3|MD[7]                                                                                                                 ; |LC3|MD~8                                                                                                                  ; combout          ;
; |LC3|MD[7]                                                                                                                 ; |LC3|MD[7]~output                                                                                                          ; padio            ;
; |LC3|MD[6]                                                                                                                 ; |LC3|MD~9                                                                                                                  ; combout          ;
; |LC3|MD[6]                                                                                                                 ; |LC3|MD[6]~output                                                                                                          ; padio            ;
; |LC3|MD[5]                                                                                                                 ; |LC3|MD~10                                                                                                                 ; combout          ;
; |LC3|MD[5]                                                                                                                 ; |LC3|MD[5]~output                                                                                                          ; padio            ;
; |LC3|MD[4]                                                                                                                 ; |LC3|MD~11                                                                                                                 ; combout          ;
; |LC3|MD[4]                                                                                                                 ; |LC3|MD[4]~output                                                                                                          ; padio            ;
; |LC3|MD[3]                                                                                                                 ; |LC3|MD~12                                                                                                                 ; combout          ;
; |LC3|MD[3]                                                                                                                 ; |LC3|MD[3]~output                                                                                                          ; padio            ;
; |LC3|MD[2]                                                                                                                 ; |LC3|MD~13                                                                                                                 ; combout          ;
; |LC3|MD[2]                                                                                                                 ; |LC3|MD[2]~output                                                                                                          ; padio            ;
; |LC3|MD[1]                                                                                                                 ; |LC3|MD~14                                                                                                                 ; combout          ;
; |LC3|MD[1]                                                                                                                 ; |LC3|MD[1]~output                                                                                                          ; padio            ;
; |LC3|MD[0]                                                                                                                 ; |LC3|MD~15                                                                                                                 ; combout          ;
; |LC3|MD[0]                                                                                                                 ; |LC3|MD[0]~output                                                                                                          ; padio            ;
; |LC3|LC3_sim:inst|MA[12]~32_wirecell                                                                                       ; |LC3|LC3_sim:inst|MA[12]~32_wirecell                                                                                       ; combout          ;
; |LC3|clk~clkctrl                                                                                                           ; |LC3|clk~clkctrl                                                                                                           ; outclk           ;
; |LC3|LC3_sim:inst|INT:myint|int_r_out~clkctrl                                                                              ; |LC3|LC3_sim:inst|INT:myint|int_r_out~clkctrl                                                                              ; outclk           ;
; |LC3|reset~clkctrl                                                                                                         ; |LC3|reset~clkctrl                                                                                                         ; outclk           ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~370DUPLICATE                                                                           ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~370DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~373DUPLICATE                                                                           ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[11]~373DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux19~4DUPLICATE                                                                                 ; |LC3|LC3_sim:inst|EX:myex|Mux19~4DUPLICATE                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux20~2DUPLICATE                                                                                 ; |LC3|LC3_sim:inst|EX:myex|Mux20~2DUPLICATE                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[13]~376DUPLICATE                                                                           ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[13]~376DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[12]~377DUPLICATE                                                                           ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[12]~377DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux32~3DUPLICATE                                                                                 ; |LC3|LC3_sim:inst|EX:myex|Mux32~3DUPLICATE                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux33~20DUPLICATE                                                                                ; |LC3|LC3_sim:inst|EX:myex|Mux33~20DUPLICATE                                                                                ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_A[0]~389DUPLICATE                                                                            ; |LC3|LC3_sim:inst|FD:myfd|_fd_A[0]~389DUPLICATE                                                                            ; combout          ;
; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~277DUPLICATE                                                                           ; |LC3|LC3_sim:inst|FD:myfd|_fd_B[15]~277DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~6DUPLICATE                                                                            ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~6DUPLICATE                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~8DUPLICATE                                                                            ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~8DUPLICATE                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~31DUPLICATE                                                                           ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~31DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~34DUPLICATE                                                                           ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~34DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~35DUPLICATE                                                                           ; |LC3|LC3_sim:inst|EX:myex|ShiftLeft0~35DUPLICATE                                                                           ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~0DUPLICATE                                                                                 ; |LC3|LC3_sim:inst|EX:myex|Mux34~0DUPLICATE                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Mux34~2DUPLICATE                                                                                 ; |LC3|LC3_sim:inst|EX:myex|Mux34~2DUPLICATE                                                                                 ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~0DUPLICATE                                                                                ; |LC3|LC3_sim:inst|EX:myex|Equal0~0DUPLICATE                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|Equal0~1DUPLICATE                                                                                ; |LC3|LC3_sim:inst|EX:myex|Equal0~1DUPLICATE                                                                                ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[12]~feeder                                                                              ; |LC3|LC3_sim:inst|INT:myint|intNPC[12]~feeder                                                                              ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[5]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[5]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[15]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[15]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[13]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[13]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[12]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[12]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[14]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[14]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[11]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[11]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[9]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[9]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[10]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exIRout[10]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[8]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[8]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[7]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[7]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[6]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[6]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[0]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[0]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[1]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[1]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[4]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[4]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[2]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[2]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exIRout[3]~feeder                                                                                ; |LC3|LC3_sim:inst|EX:myex|exIRout[3]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]~feeder                                                                                  ; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]~feeder                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[12]~feeder                                                                                  ; |LC3|LC3_sim:inst|WB:mywb|wbR5[12]~feeder                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[4]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR2[4]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[4]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR3[4]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exTMP[1]~feeder                                                                                  ; |LC3|LC3_sim:inst|EX:myex|exTMP[1]~feeder                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[0]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR4[0]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR1[0]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR1[0]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[7]~feeder                                                                                   ; |LC3|LC3_sim:inst|IF:myif|ifIR[7]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[2]~feeder                                                                                   ; |LC3|LC3_sim:inst|IF:myif|ifIR[2]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifIR[1]~feeder                                                                                   ; |LC3|LC3_sim:inst|IF:myif|ifIR[1]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[7]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exNPCout[7]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[2]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exNPCout[2]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[1]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exNPCout[1]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[0]~feeder                                                                               ; |LC3|LC3_sim:inst|EX:myex|exNPCout[0]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[0]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idNPCout[0]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[2]~feeder                                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifNPC[2]~feeder                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[1]~feeder                                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifNPC[1]~feeder                                                                                  ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[0]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[0]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[5]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[5]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[1]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[1]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[4]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[4]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[0]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[0]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[3]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[3]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[2]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[2]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[9]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[9]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[8]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[8]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[7]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[7]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memIRout[6]~feeder                                                                             ; |LC3|LC3_sim:inst|MEM:mymem|memIRout[6]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[0]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[0]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[1]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[1]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[2]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[2]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[3]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[3]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[4]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[4]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[5]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[5]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[6]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[6]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[7]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[7]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[8]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[8]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[9]~feeder                                                                                ; |LC3|LC3_sim:inst|ID:myid|idPCout[9]~feeder                                                                                ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[10]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[10]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[11]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[11]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[12]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[12]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[13]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[13]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[14]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[14]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[15]~feeder                                                                               ; |LC3|LC3_sim:inst|ID:myid|idPCout[15]~feeder                                                                               ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[1]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[1]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[2]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[2]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[3]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[3]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[4]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[4]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[5]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[5]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[6]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[6]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[7]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[7]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[8]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[8]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[9]~feeder                                                                             ; |LC3|LC3_sim:inst|INT:myint|intR6out[9]~feeder                                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[10]~feeder                                                                            ; |LC3|LC3_sim:inst|INT:myint|intR6out[10]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[11]~feeder                                                                            ; |LC3|LC3_sim:inst|INT:myint|intR6out[11]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[12]~feeder                                                                            ; |LC3|LC3_sim:inst|INT:myint|intR6out[12]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[13]~feeder                                                                            ; |LC3|LC3_sim:inst|INT:myint|intR6out[13]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[14]~feeder                                                                            ; |LC3|LC3_sim:inst|INT:myint|intR6out[14]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[7]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[7]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[4]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[4]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[3]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[3]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[2]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[2]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[1]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[1]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[0]~feeder                                                                                   ; |LC3|LC3_sim:inst|WB:mywb|wbR7[0]~feeder                                                                                   ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[7]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[7]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[5]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[5]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[4]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[4]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[2]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[2]~feeder                                                                            ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[1]~feeder                                                                            ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[1]~feeder                                                                            ; combout          ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |LC3|LC3_sim:inst|MEM:mymem|memZ                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|memZ                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exVFn                                                                        ; |LC3|LC3_sim:inst|EX:myex|exVFn                                                                        ; regout           ;
; |LC3|LC3_sim:inst|_PSR[4]                                                                              ; |LC3|LC3_sim:inst|_PSR[4]                                                                              ; regout           ;
; |LC3|LC3_sim:inst|PSR[4]~55                                                                            ; |LC3|LC3_sim:inst|PSR[4]~55                                                                            ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[15]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[14]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[13]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[12]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[11]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[10]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[9]                                                                   ; |LC3|LC3_sim:inst|EX:myex|exPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[8]                                                                   ; |LC3|LC3_sim:inst|EX:myex|exPCout[8]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[15]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[12]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[11]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[15]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[14]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[13]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[12]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[11]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[10]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[9]                                                                   ; |LC3|LC3_sim:inst|ID:myid|idPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[8]                                                                   ; |LC3|LC3_sim:inst|ID:myid|idPCout[8]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[15]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[15]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[13]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[13]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[11]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[11]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[10]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[10]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[9]                                                                     ; |LC3|LC3_sim:inst|IF:myif|ifNPC[9]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[15]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[14]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[13]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[12]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[11]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[10]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[9]                                                                   ; |LC3|LC3_sim:inst|IF:myif|ifPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[15]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[15]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[14]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[14]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[13]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[13]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[12]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[12]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[11]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[11]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[10]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[10]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[9]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[9]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[7]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[7]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[5]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[5]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[4]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[4]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[13]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[13]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[12]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[12]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[11]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[11]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[9]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[9]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[6]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[6]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[1]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[1]                                                                ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~65                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~65                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~66                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~66                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[15]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~67                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~67                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[15]~16                                                                           ; |LC3|LC3_sim:inst|_pc[15]~16                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~68                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~68                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~69                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~69                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[14]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~70                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~70                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[14]~17                                                                           ; |LC3|LC3_sim:inst|_pc[14]~17                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~71                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~71                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~72                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~72                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[13]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~73                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~73                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[13]~18                                                                           ; |LC3|LC3_sim:inst|_pc[13]~18                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~74                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~74                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~75                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~75                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[12]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~76                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~76                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[12]~19                                                                           ; |LC3|LC3_sim:inst|_pc[12]~19                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~77                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~77                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~78                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~78                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[11]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~79                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~79                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[11]~20                                                                           ; |LC3|LC3_sim:inst|_pc[11]~20                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~80                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~80                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~81                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~81                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[10]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~82                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~82                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[10]~21                                                                           ; |LC3|LC3_sim:inst|_pc[10]~21                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~83                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~83                                                            ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~84                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~84                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[9]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~85                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~85                                                            ; combout          ;
; |LC3|LC3_sim:inst|_pc[9]~22                                                                            ; |LC3|LC3_sim:inst|_pc[9]~22                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[7]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[7]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[6]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[6]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[5]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[5]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[1]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[1]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[1]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[1]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[2]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[2]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[1]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[1]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[2]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[2]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[15]~16                                                                            ; |LC3|LC3_sim:inst|R6[15]~16                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[14]~17                                                                            ; |LC3|LC3_sim:inst|R6[14]~17                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[13]~18                                                                            ; |LC3|LC3_sim:inst|R6[13]~18                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[12]~19                                                                            ; |LC3|LC3_sim:inst|R6[12]~19                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[11]~20                                                                            ; |LC3|LC3_sim:inst|R6[11]~20                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[10]~21                                                                            ; |LC3|LC3_sim:inst|R6[10]~21                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[9]~22                                                                             ; |LC3|LC3_sim:inst|R6[9]~22                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[7]~24                                                                             ; |LC3|LC3_sim:inst|R6[7]~24                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[5]~26                                                                             ; |LC3|LC3_sim:inst|R6[5]~26                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[4]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[4]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[4]~27                                                                             ; |LC3|LC3_sim:inst|R6[4]~27                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[15]~32                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[15]~32                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[14]~33                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[14]~33                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[13]~34                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[13]~34                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[12]~35                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[12]~35                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[11]~36                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[11]~36                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[10]~37                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[10]~37                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[9]~38                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[9]~38                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[7]~40                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[7]~40                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[5]~42                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[5]~42                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[4]~43                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[4]~43                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[14]~33                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[14]~33                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[13]~34                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[13]~34                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[12]~35                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[12]~35                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[11]~36                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[11]~36                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[10]~37                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[10]~37                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[9]~38                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[9]~38                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[8]~39                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[8]~39                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[6]~41                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[6]~41                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~29                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~30                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~33                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~34                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~37                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~38                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~41                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~42                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~45                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~46                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~49                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~50                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~53                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~54                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~57                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~58                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[14]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[13]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[12]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[11]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[10]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[9]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[7]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[7]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[3]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[3]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[1]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[1]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[0]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[0]                                                                  ; regout           ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|address_reg_a[0] ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|address_reg_a[0] ; regout           ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16    ; portadataout0    ;
; |LC3|LC3_sim:inst|EX:myex|Add2~37                                                                      ; |LC3|LC3_sim:inst|EX:myex|Add2~37                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|idA[7]~23                                                                    ; |LC3|LC3_sim:inst|ID:myid|idA[7]~23                                                                    ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~34                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~38                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~42                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~46                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~50                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~54                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~57                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~57                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[15]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[15]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[14]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[14]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[13]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[13]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[11]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[11]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[10]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[10]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]                                                               ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[15]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[14]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[13]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[11]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|int_r~3                                                                              ; |LC3|LC3_sim:inst|int_r~3                                                                              ; combout          ;
; |LC3|LC3_sim:inst|EXC~3                                                                                ; |LC3|LC3_sim:inst|EXC~3                                                                                ; combout          ;
; |LC3|LC3_sim:inst|myint_r~3                                                                            ; |LC3|LC3_sim:inst|myint_r~3                                                                            ; combout          ;
; |LC3|LC3_sim:inst|irq_r~1                                                                              ; |LC3|LC3_sim:inst|irq_r~1                                                                              ; combout          ;
; |LC3|~GND                                                                                              ; |LC3|~GND                                                                                              ; combout          ;
; |LC3|_VFn                                                                                              ; |LC3|_VFn                                                                                              ; padio            ;
; |LC3|_exPCout[15]                                                                                      ; |LC3|_exPCout[15]                                                                                      ; padio            ;
; |LC3|_exPCout[14]                                                                                      ; |LC3|_exPCout[14]                                                                                      ; padio            ;
; |LC3|_exPCout[13]                                                                                      ; |LC3|_exPCout[13]                                                                                      ; padio            ;
; |LC3|_exPCout[12]                                                                                      ; |LC3|_exPCout[12]                                                                                      ; padio            ;
; |LC3|_exPCout[11]                                                                                      ; |LC3|_exPCout[11]                                                                                      ; padio            ;
; |LC3|_exPCout[10]                                                                                      ; |LC3|_exPCout[10]                                                                                      ; padio            ;
; |LC3|_exPCout[9]                                                                                       ; |LC3|_exPCout[9]                                                                                       ; padio            ;
; |LC3|_exPCout[8]                                                                                       ; |LC3|_exPCout[8]                                                                                       ; padio            ;
; |LC3|_exPSRout[15]                                                                                     ; |LC3|_exPSRout[15]                                                                                     ; padio            ;
; |LC3|_exPSRout[14]                                                                                     ; |LC3|_exPSRout[14]                                                                                     ; padio            ;
; |LC3|_exPSRout[13]                                                                                     ; |LC3|_exPSRout[13]                                                                                     ; padio            ;
; |LC3|_exPSRout[12]                                                                                     ; |LC3|_exPSRout[12]                                                                                     ; padio            ;
; |LC3|_exPSRout[11]                                                                                     ; |LC3|_exPSRout[11]                                                                                     ; padio            ;
; |LC3|_exPSRout[10]                                                                                     ; |LC3|_exPSRout[10]                                                                                     ; padio            ;
; |LC3|_exPSRout[9]                                                                                      ; |LC3|_exPSRout[9]                                                                                      ; padio            ;
; |LC3|_exPSRout[8]                                                                                      ; |LC3|_exPSRout[8]                                                                                      ; padio            ;
; |LC3|_exPSRout[7]                                                                                      ; |LC3|_exPSRout[7]                                                                                      ; padio            ;
; |LC3|_exPSRout[6]                                                                                      ; |LC3|_exPSRout[6]                                                                                      ; padio            ;
; |LC3|_exPSRout[5]                                                                                      ; |LC3|_exPSRout[5]                                                                                      ; padio            ;
; |LC3|_exPSRout[4]                                                                                      ; |LC3|_exPSRout[4]                                                                                      ; padio            ;
; |LC3|_idexNPC[15]                                                                                      ; |LC3|_idexNPC[15]                                                                                      ; padio            ;
; |LC3|_idexNPC[14]                                                                                      ; |LC3|_idexNPC[14]                                                                                      ; padio            ;
; |LC3|_idexNPC[13]                                                                                      ; |LC3|_idexNPC[13]                                                                                      ; padio            ;
; |LC3|_idexNPC[12]                                                                                      ; |LC3|_idexNPC[12]                                                                                      ; padio            ;
; |LC3|_idexNPC[11]                                                                                      ; |LC3|_idexNPC[11]                                                                                      ; padio            ;
; |LC3|_idexNPC[10]                                                                                      ; |LC3|_idexNPC[10]                                                                                      ; padio            ;
; |LC3|_idexNPC[9]                                                                                       ; |LC3|_idexNPC[9]                                                                                       ; padio            ;
; |LC3|_idPCout[15]                                                                                      ; |LC3|_idPCout[15]                                                                                      ; padio            ;
; |LC3|_idPCout[14]                                                                                      ; |LC3|_idPCout[14]                                                                                      ; padio            ;
; |LC3|_idPCout[13]                                                                                      ; |LC3|_idPCout[13]                                                                                      ; padio            ;
; |LC3|_idPCout[12]                                                                                      ; |LC3|_idPCout[12]                                                                                      ; padio            ;
; |LC3|_idPCout[11]                                                                                      ; |LC3|_idPCout[11]                                                                                      ; padio            ;
; |LC3|_idPCout[10]                                                                                      ; |LC3|_idPCout[10]                                                                                      ; padio            ;
; |LC3|_idPCout[9]                                                                                       ; |LC3|_idPCout[9]                                                                                       ; padio            ;
; |LC3|_idPCout[8]                                                                                       ; |LC3|_idPCout[8]                                                                                       ; padio            ;
; |LC3|_ifidNPC[15]                                                                                      ; |LC3|_ifidNPC[15]                                                                                      ; padio            ;
; |LC3|_ifidNPC[14]                                                                                      ; |LC3|_ifidNPC[14]                                                                                      ; padio            ;
; |LC3|_ifidNPC[13]                                                                                      ; |LC3|_ifidNPC[13]                                                                                      ; padio            ;
; |LC3|_ifidNPC[12]                                                                                      ; |LC3|_ifidNPC[12]                                                                                      ; padio            ;
; |LC3|_ifidNPC[11]                                                                                      ; |LC3|_ifidNPC[11]                                                                                      ; padio            ;
; |LC3|_ifidNPC[10]                                                                                      ; |LC3|_ifidNPC[10]                                                                                      ; padio            ;
; |LC3|_ifidNPC[9]                                                                                       ; |LC3|_ifidNPC[9]                                                                                       ; padio            ;
; |LC3|_ifMA[15]                                                                                         ; |LC3|_ifMA[15]                                                                                         ; padio            ;
; |LC3|_ifMA[14]                                                                                         ; |LC3|_ifMA[14]                                                                                         ; padio            ;
; |LC3|_ifMA[13]                                                                                         ; |LC3|_ifMA[13]                                                                                         ; padio            ;
; |LC3|_ifMA[12]                                                                                         ; |LC3|_ifMA[12]                                                                                         ; padio            ;
; |LC3|_ifMA[11]                                                                                         ; |LC3|_ifMA[11]                                                                                         ; padio            ;
; |LC3|_ifMA[10]                                                                                         ; |LC3|_ifMA[10]                                                                                         ; padio            ;
; |LC3|_ifMA[9]                                                                                          ; |LC3|_ifMA[9]                                                                                          ; padio            ;
; |LC3|_ifPCout[15]                                                                                      ; |LC3|_ifPCout[15]                                                                                      ; padio            ;
; |LC3|_ifPCout[14]                                                                                      ; |LC3|_ifPCout[14]                                                                                      ; padio            ;
; |LC3|_ifPCout[13]                                                                                      ; |LC3|_ifPCout[13]                                                                                      ; padio            ;
; |LC3|_ifPCout[12]                                                                                      ; |LC3|_ifPCout[12]                                                                                      ; padio            ;
; |LC3|_ifPCout[11]                                                                                      ; |LC3|_ifPCout[11]                                                                                      ; padio            ;
; |LC3|_ifPCout[10]                                                                                      ; |LC3|_ifPCout[10]                                                                                      ; padio            ;
; |LC3|_ifPCout[9]                                                                                       ; |LC3|_ifPCout[9]                                                                                       ; padio            ;
; |LC3|_intR6out[15]                                                                                     ; |LC3|_intR6out[15]                                                                                     ; padio            ;
; |LC3|_intR6out[14]                                                                                     ; |LC3|_intR6out[14]                                                                                     ; padio            ;
; |LC3|_intR6out[13]                                                                                     ; |LC3|_intR6out[13]                                                                                     ; padio            ;
; |LC3|_intR6out[12]                                                                                     ; |LC3|_intR6out[12]                                                                                     ; padio            ;
; |LC3|_intR6out[11]                                                                                     ; |LC3|_intR6out[11]                                                                                     ; padio            ;
; |LC3|_intR6out[10]                                                                                     ; |LC3|_intR6out[10]                                                                                     ; padio            ;
; |LC3|_intR6out[9]                                                                                      ; |LC3|_intR6out[9]                                                                                      ; padio            ;
; |LC3|_intR6out[7]                                                                                      ; |LC3|_intR6out[7]                                                                                      ; padio            ;
; |LC3|_intR6out[5]                                                                                      ; |LC3|_intR6out[5]                                                                                      ; padio            ;
; |LC3|_intR6out[4]                                                                                      ; |LC3|_intR6out[4]                                                                                      ; padio            ;
; |LC3|_memPCout[15]                                                                                     ; |LC3|_memPCout[15]                                                                                     ; padio            ;
; |LC3|_memPCout[14]                                                                                     ; |LC3|_memPCout[14]                                                                                     ; padio            ;
; |LC3|_memPCout[13]                                                                                     ; |LC3|_memPCout[13]                                                                                     ; padio            ;
; |LC3|_memPCout[12]                                                                                     ; |LC3|_memPCout[12]                                                                                     ; padio            ;
; |LC3|_memPCout[11]                                                                                     ; |LC3|_memPCout[11]                                                                                     ; padio            ;
; |LC3|_memPCout[10]                                                                                     ; |LC3|_memPCout[10]                                                                                     ; padio            ;
; |LC3|_memPCout[9]                                                                                      ; |LC3|_memPCout[9]                                                                                      ; padio            ;
; |LC3|_memPCout[6]                                                                                      ; |LC3|_memPCout[6]                                                                                      ; padio            ;
; |LC3|_memPCout[1]                                                                                      ; |LC3|_memPCout[1]                                                                                      ; padio            ;
; |LC3|_pc[15]                                                                                           ; |LC3|_pc[15]                                                                                           ; padio            ;
; |LC3|_pc[14]                                                                                           ; |LC3|_pc[14]                                                                                           ; padio            ;
; |LC3|_pc[13]                                                                                           ; |LC3|_pc[13]                                                                                           ; padio            ;
; |LC3|_pc[12]                                                                                           ; |LC3|_pc[12]                                                                                           ; padio            ;
; |LC3|_pc[11]                                                                                           ; |LC3|_pc[11]                                                                                           ; padio            ;
; |LC3|_pc[10]                                                                                           ; |LC3|_pc[10]                                                                                           ; padio            ;
; |LC3|_pc[9]                                                                                            ; |LC3|_pc[9]                                                                                            ; padio            ;
; |LC3|_PCval[15]                                                                                        ; |LC3|_PCval[15]                                                                                        ; padio            ;
; |LC3|_PCval[14]                                                                                        ; |LC3|_PCval[14]                                                                                        ; padio            ;
; |LC3|_PCval[13]                                                                                        ; |LC3|_PCval[13]                                                                                        ; padio            ;
; |LC3|_PCval[12]                                                                                        ; |LC3|_PCval[12]                                                                                        ; padio            ;
; |LC3|_PCval[11]                                                                                        ; |LC3|_PCval[11]                                                                                        ; padio            ;
; |LC3|_PCval[10]                                                                                        ; |LC3|_PCval[10]                                                                                        ; padio            ;
; |LC3|_PCval[9]                                                                                         ; |LC3|_PCval[9]                                                                                         ; padio            ;
; |LC3|_r3[15]                                                                                           ; |LC3|_r3[15]                                                                                           ; padio            ;
; |LC3|_r3[14]                                                                                           ; |LC3|_r3[14]                                                                                           ; padio            ;
; |LC3|_r3[13]                                                                                           ; |LC3|_r3[13]                                                                                           ; padio            ;
; |LC3|_r3[12]                                                                                           ; |LC3|_r3[12]                                                                                           ; padio            ;
; |LC3|_r3[11]                                                                                           ; |LC3|_r3[11]                                                                                           ; padio            ;
; |LC3|_r3[10]                                                                                           ; |LC3|_r3[10]                                                                                           ; padio            ;
; |LC3|_r3[9]                                                                                            ; |LC3|_r3[9]                                                                                            ; padio            ;
; |LC3|_r3[7]                                                                                            ; |LC3|_r3[7]                                                                                            ; padio            ;
; |LC3|_r3[6]                                                                                            ; |LC3|_r3[6]                                                                                            ; padio            ;
; |LC3|_r3[3]                                                                                            ; |LC3|_r3[3]                                                                                            ; padio            ;
; |LC3|_r3[1]                                                                                            ; |LC3|_r3[1]                                                                                            ; padio            ;
; |LC3|_r4[15]                                                                                           ; |LC3|_r4[15]                                                                                           ; padio            ;
; |LC3|_r4[14]                                                                                           ; |LC3|_r4[14]                                                                                           ; padio            ;
; |LC3|_r4[13]                                                                                           ; |LC3|_r4[13]                                                                                           ; padio            ;
; |LC3|_r4[11]                                                                                           ; |LC3|_r4[11]                                                                                           ; padio            ;
; |LC3|_r4[10]                                                                                           ; |LC3|_r4[10]                                                                                           ; padio            ;
; |LC3|_r4[9]                                                                                            ; |LC3|_r4[9]                                                                                            ; padio            ;
; |LC3|_r4[7]                                                                                            ; |LC3|_r4[7]                                                                                            ; padio            ;
; |LC3|_r4[6]                                                                                            ; |LC3|_r4[6]                                                                                            ; padio            ;
; |LC3|_r4[5]                                                                                            ; |LC3|_r4[5]                                                                                            ; padio            ;
; |LC3|_r4[3]                                                                                            ; |LC3|_r4[3]                                                                                            ; padio            ;
; |LC3|_r4[2]                                                                                            ; |LC3|_r4[2]                                                                                            ; padio            ;
; |LC3|_r4[1]                                                                                            ; |LC3|_r4[1]                                                                                            ; padio            ;
; |LC3|_r5[15]                                                                                           ; |LC3|_r5[15]                                                                                           ; padio            ;
; |LC3|_r5[14]                                                                                           ; |LC3|_r5[14]                                                                                           ; padio            ;
; |LC3|_r5[11]                                                                                           ; |LC3|_r5[11]                                                                                           ; padio            ;
; |LC3|_r5[10]                                                                                           ; |LC3|_r5[10]                                                                                           ; padio            ;
; |LC3|_r5[7]                                                                                            ; |LC3|_r5[7]                                                                                            ; padio            ;
; |LC3|_r5[6]                                                                                            ; |LC3|_r5[6]                                                                                            ; padio            ;
; |LC3|_r5[3]                                                                                            ; |LC3|_r5[3]                                                                                            ; padio            ;
; |LC3|_r5[2]                                                                                            ; |LC3|_r5[2]                                                                                            ; padio            ;
; |LC3|_r6[15]                                                                                           ; |LC3|_r6[15]                                                                                           ; padio            ;
; |LC3|_r6[14]                                                                                           ; |LC3|_r6[14]                                                                                           ; padio            ;
; |LC3|_r6[13]                                                                                           ; |LC3|_r6[13]                                                                                           ; padio            ;
; |LC3|_r6[12]                                                                                           ; |LC3|_r6[12]                                                                                           ; padio            ;
; |LC3|_r6[11]                                                                                           ; |LC3|_r6[11]                                                                                           ; padio            ;
; |LC3|_r6[10]                                                                                           ; |LC3|_r6[10]                                                                                           ; padio            ;
; |LC3|_r6[9]                                                                                            ; |LC3|_r6[9]                                                                                            ; padio            ;
; |LC3|_r6[7]                                                                                            ; |LC3|_r6[7]                                                                                            ; padio            ;
; |LC3|_r6[5]                                                                                            ; |LC3|_r6[5]                                                                                            ; padio            ;
; |LC3|_r6[4]                                                                                            ; |LC3|_r6[4]                                                                                            ; padio            ;
; |LC3|_r7[15]                                                                                           ; |LC3|_r7[15]                                                                                           ; padio            ;
; |LC3|_r7[14]                                                                                           ; |LC3|_r7[14]                                                                                           ; padio            ;
; |LC3|_r7[13]                                                                                           ; |LC3|_r7[13]                                                                                           ; padio            ;
; |LC3|_r7[12]                                                                                           ; |LC3|_r7[12]                                                                                           ; padio            ;
; |LC3|_r7[11]                                                                                           ; |LC3|_r7[11]                                                                                           ; padio            ;
; |LC3|_r7[10]                                                                                           ; |LC3|_r7[10]                                                                                           ; padio            ;
; |LC3|_r7[9]                                                                                            ; |LC3|_r7[9]                                                                                            ; padio            ;
; |LC3|_r7[8]                                                                                            ; |LC3|_r7[8]                                                                                            ; padio            ;
; |LC3|_r7[6]                                                                                            ; |LC3|_r7[6]                                                                                            ; padio            ;
; |LC3|_r7[5]                                                                                            ; |LC3|_r7[5]                                                                                            ; padio            ;
; |LC3|intMAout_[15]                                                                                     ; |LC3|intMAout_[15]                                                                                     ; padio            ;
; |LC3|intMAout_[14]                                                                                     ; |LC3|intMAout_[14]                                                                                     ; padio            ;
; |LC3|intMAout_[13]                                                                                     ; |LC3|intMAout_[13]                                                                                     ; padio            ;
; |LC3|intMAout_[12]                                                                                     ; |LC3|intMAout_[12]                                                                                     ; padio            ;
; |LC3|intMAout_[11]                                                                                     ; |LC3|intMAout_[11]                                                                                     ; padio            ;
; |LC3|intMAout_[10]                                                                                     ; |LC3|intMAout_[10]                                                                                     ; padio            ;
; |LC3|intMAout_[9]                                                                                      ; |LC3|intMAout_[9]                                                                                      ; padio            ;
; |LC3|intMAout_[7]                                                                                      ; |LC3|intMAout_[7]                                                                                      ; padio            ;
; |LC3|intMAout_[5]                                                                                      ; |LC3|intMAout_[5]                                                                                      ; padio            ;
; |LC3|intMAout_[4]                                                                                      ; |LC3|intMAout_[4]                                                                                      ; padio            ;
; |LC3|intMDout[14]                                                                                      ; |LC3|intMDout[14]                                                                                      ; padio            ;
; |LC3|intMDout[13]                                                                                      ; |LC3|intMDout[13]                                                                                      ; padio            ;
; |LC3|intMDout[12]                                                                                      ; |LC3|intMDout[12]                                                                                      ; padio            ;
; |LC3|intMDout[11]                                                                                      ; |LC3|intMDout[11]                                                                                      ; padio            ;
; |LC3|intMDout[10]                                                                                      ; |LC3|intMDout[10]                                                                                      ; padio            ;
; |LC3|intMDout[9]                                                                                       ; |LC3|intMDout[9]                                                                                       ; padio            ;
; |LC3|intMDout[8]                                                                                       ; |LC3|intMDout[8]                                                                                       ; padio            ;
; |LC3|intMDout[6]                                                                                       ; |LC3|intMDout[6]                                                                                       ; padio            ;
; |LC3|intMDout_[14]                                                                                     ; |LC3|intMDout_[14]                                                                                     ; padio            ;
; |LC3|intMDout_[13]                                                                                     ; |LC3|intMDout_[13]                                                                                     ; padio            ;
; |LC3|intMDout_[12]                                                                                     ; |LC3|intMDout_[12]                                                                                     ; padio            ;
; |LC3|intMDout_[11]                                                                                     ; |LC3|intMDout_[11]                                                                                     ; padio            ;
; |LC3|intMDout_[10]                                                                                     ; |LC3|intMDout_[10]                                                                                     ; padio            ;
; |LC3|intMDout_[9]                                                                                      ; |LC3|intMDout_[9]                                                                                      ; padio            ;
; |LC3|intMDout_[8]                                                                                      ; |LC3|intMDout_[8]                                                                                      ; padio            ;
; |LC3|intMDout_[6]                                                                                      ; |LC3|intMDout_[6]                                                                                      ; padio            ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]~feeder                                                          ; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]~feeder                                                          ; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]~feeder                                                           ; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]~feeder                                                           ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]~feeder                                                           ; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]~feeder                                                           ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]~feeder                                                             ; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]~feeder                                                             ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]~feeder                                                             ; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]~feeder                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]~feeder                                                               ; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]~feeder                                                               ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]~feeder                                                       ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]~feeder                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]~feeder                                                        ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]~feeder                                                        ; combout          ;
; |LC3|LC3_sim:inst|int_r~feeder                                                                         ; |LC3|LC3_sim:inst|int_r~feeder                                                                         ; combout          ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |LC3|LC3_sim:inst|MEM:mymem|memZ                                                                       ; |LC3|LC3_sim:inst|MEM:mymem|memZ                                                                       ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exVFn                                                                        ; |LC3|LC3_sim:inst|EX:myex|exVFn                                                                        ; regout           ;
; |LC3|LC3_sim:inst|_PSR[4]                                                                              ; |LC3|LC3_sim:inst|_PSR[4]                                                                              ; regout           ;
; |LC3|LC3_sim:inst|PSR[4]~55                                                                            ; |LC3|LC3_sim:inst|PSR[4]~55                                                                            ; combout          ;
; |LC3|LC3_sim:inst|irq_r                                                                                ; |LC3|LC3_sim:inst|irq_r                                                                                ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[15]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[14]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[13]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[12]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[11]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[10]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[9]                                                                   ; |LC3|LC3_sim:inst|EX:myex|exPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exPCout[8]                                                                   ; |LC3|LC3_sim:inst|EX:myex|exPCout[8]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[15]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[12]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[11]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]                                                                 ; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[15]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[14]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[13]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[12]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[11]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[10]                                                                  ; |LC3|LC3_sim:inst|ID:myid|idPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[9]                                                                   ; |LC3|LC3_sim:inst|ID:myid|idPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[8]                                                                   ; |LC3|LC3_sim:inst|ID:myid|idPCout[8]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|ID:myid|idPCout[7]                                                                   ; |LC3|LC3_sim:inst|ID:myid|idPCout[7]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[15]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[15]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[13]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[13]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[11]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[11]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[10]                                                                    ; |LC3|LC3_sim:inst|IF:myif|ifNPC[10]                                                                    ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[9]                                                                     ; |LC3|LC3_sim:inst|IF:myif|ifNPC[9]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[15]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[15]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[14]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[14]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[13]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[13]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[12]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[12]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[11]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[11]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[10]                                                                  ; |LC3|LC3_sim:inst|IF:myif|ifPCout[10]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|IF:myif|ifPCout[9]                                                                   ; |LC3|LC3_sim:inst|IF:myif|ifPCout[9]                                                                   ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[15]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[15]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[14]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[14]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[13]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[13]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[12]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[12]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[11]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[11]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[10]                                                               ; |LC3|LC3_sim:inst|INT:myint|intR6out[10]                                                               ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[9]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[9]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[7]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[7]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[5]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[5]                                                                ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intR6out[4]                                                                ; |LC3|LC3_sim:inst|INT:myint|intR6out[4]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[15]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[14]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[13]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[13]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[12]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[12]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[11]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[11]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[10]                                                               ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[9]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[9]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[7]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[7]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[6]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[6]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[5]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[5]                                                                ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memPCout[1]                                                                ; |LC3|LC3_sim:inst|MEM:mymem|memPCout[1]                                                                ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~65                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~65                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~66                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~66                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[15]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~67                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[15]~67                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[15]~16                                                                           ; |LC3|LC3_sim:inst|_pc[15]~16                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~68                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~68                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~69                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~69                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[14]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~70                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[14]~70                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[14]~17                                                                           ; |LC3|LC3_sim:inst|_pc[14]~17                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~71                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~71                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~72                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~72                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[13]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~73                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[13]~73                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[13]~18                                                                           ; |LC3|LC3_sim:inst|_pc[13]~18                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~74                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~74                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~75                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~75                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[12]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~76                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[12]~76                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[12]~19                                                                           ; |LC3|LC3_sim:inst|_pc[12]~19                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~77                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~77                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~78                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~78                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[11]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~79                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[11]~79                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[11]~20                                                                           ; |LC3|LC3_sim:inst|_pc[11]~20                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~80                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~80                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~81                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~81                                                           ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[10]                                                                 ; |LC3|LC3_sim:inst|INT:myint|intNPC[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~82                                                           ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[10]~82                                                           ; combout          ;
; |LC3|LC3_sim:inst|_pc[10]~21                                                                           ; |LC3|LC3_sim:inst|_pc[10]~21                                                                           ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~83                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~83                                                            ; combout          ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~84                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~84                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[9]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~85                                                            ; |LC3|LC3_sim:inst|PCMUX:mypcmux|PCval[9]~85                                                            ; combout          ;
; |LC3|LC3_sim:inst|_pc[9]~22                                                                            ; |LC3|LC3_sim:inst|_pc[9]~22                                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[8]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[8]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[7]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[7]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[6]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[6]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[5]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[5]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[4]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[4]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[2]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[2]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[1]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[1]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intNPC[0]                                                                  ; |LC3|LC3_sim:inst|INT:myint|intNPC[0]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR2[2]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR2[2]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR3[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR3[1]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR3[1]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR4[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[8]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[8]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[4]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[4]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[2]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[2]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[1]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[1]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR4[0]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR4[0]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR5[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[3]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[3]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[2]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[2]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR5[1]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR5[1]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[15]~16                                                                            ; |LC3|LC3_sim:inst|R6[15]~16                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[14]~17                                                                            ; |LC3|LC3_sim:inst|R6[14]~17                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[13]~18                                                                            ; |LC3|LC3_sim:inst|R6[13]~18                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[12]~19                                                                            ; |LC3|LC3_sim:inst|R6[12]~19                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[11]~20                                                                            ; |LC3|LC3_sim:inst|R6[11]~20                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR6[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|R6[10]~21                                                                            ; |LC3|LC3_sim:inst|R6[10]~21                                                                            ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[9]~22                                                                             ; |LC3|LC3_sim:inst|R6[9]~22                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[7]~24                                                                             ; |LC3|LC3_sim:inst|R6[7]~24                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[5]~26                                                                             ; |LC3|LC3_sim:inst|R6[5]~26                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR6[4]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR6[4]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|R6[4]~27                                                                             ; |LC3|LC3_sim:inst|R6[4]~27                                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]                                                                     ; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]                                                                     ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[8]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[7]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[7]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[6]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[5]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[4]                                                                      ; |LC3|LC3_sim:inst|WB:mywb|wbR7[4]                                                                      ; regout           ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[15]~32                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[15]~32                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[14]~33                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[14]~33                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[13]~34                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[13]~34                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[12]~35                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[12]~35                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[11]~36                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[11]~36                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[10]~37                                                            ; |LC3|LC3_sim:inst|INT:myint|intMAout[10]~37                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[9]~38                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[9]~38                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[7]~40                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[7]~40                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[5]~42                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[5]~42                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMAout[4]~43                                                             ; |LC3|LC3_sim:inst|INT:myint|intMAout[4]~43                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[14]~33                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[14]~33                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[13]~34                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[13]~34                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[12]~35                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[12]~35                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[11]~36                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[11]~36                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[10]~37                                                            ; |LC3|LC3_sim:inst|INT:myint|intMDout[10]~37                                                            ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[9]~38                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[9]~38                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[8]~39                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[8]~39                                                             ; combout          ;
; |LC3|LC3_sim:inst|INT:myint|intMDout[6]~41                                                             ; |LC3|LC3_sim:inst|INT:myint|intMDout[6]~41                                                             ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~29                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~30                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~33                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~34                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~37                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~38                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~41                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~42                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~45                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~46                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~49                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~50                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~53                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~54                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|Add0~57                                                                    ; |LC3|LC3_sim:inst|MEM:mymem|Add0~58                                                                    ; cout             ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[14]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[13]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[12]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[11]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[10]                                                                 ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[9]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[8]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[8]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[7]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[7]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[5]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[5]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[3]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[3]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[1]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[1]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[0]                                                                  ; |LC3|LC3_sim:inst|MEM:mymem|MA_TMP[0]                                                                  ; regout           ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|address_reg_a[0] ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|address_reg_a[0] ; regout           ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17    ; portadataout0    ;
; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16    ; |LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16    ; portadataout0    ;
; |LC3|LC3_sim:inst|EX:myex|Add2~37                                                                      ; |LC3|LC3_sim:inst|EX:myex|Add2~37                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|ID:myid|idA[7]~23                                                                    ; |LC3|LC3_sim:inst|ID:myid|idA[7]~23                                                                    ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~33                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~34                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~37                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~38                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~41                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~42                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~45                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~46                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~49                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~50                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|IF:myif|Add0~53                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~54                                                                      ; cout             ;
; |LC3|LC3_sim:inst|IF:myif|Add0~57                                                                      ; |LC3|LC3_sim:inst|IF:myif|Add0~57                                                                      ; sumout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[15]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[15]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[14]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[14]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[13]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[13]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[11]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[11]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[10]                                                              ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[10]                                                              ; regout           ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]                                                               ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]                                                               ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[15]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[15]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[14]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[14]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[13]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[13]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[11]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[11]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]                                                                 ; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]                                                                 ; regout           ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]                                                                  ; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]                                                                  ; regout           ;
; |LC3|LC3_sim:inst|int_r~3                                                                              ; |LC3|LC3_sim:inst|int_r~3                                                                              ; combout          ;
; |LC3|LC3_sim:inst|EXC~3                                                                                ; |LC3|LC3_sim:inst|EXC~3                                                                                ; combout          ;
; |LC3|LC3_sim:inst|myint_r~3                                                                            ; |LC3|LC3_sim:inst|myint_r~3                                                                            ; combout          ;
; |LC3|LC3_sim:inst|irq_r~1                                                                              ; |LC3|LC3_sim:inst|irq_r~1                                                                              ; combout          ;
; |LC3|~GND                                                                                              ; |LC3|~GND                                                                                              ; combout          ;
; |LC3|_VFn                                                                                              ; |LC3|_VFn                                                                                              ; padio            ;
; |LC3|irq_r                                                                                             ; |LC3|irq_r                                                                                             ; padio            ;
; |LC3|_exPCout[15]                                                                                      ; |LC3|_exPCout[15]                                                                                      ; padio            ;
; |LC3|_exPCout[14]                                                                                      ; |LC3|_exPCout[14]                                                                                      ; padio            ;
; |LC3|_exPCout[13]                                                                                      ; |LC3|_exPCout[13]                                                                                      ; padio            ;
; |LC3|_exPCout[12]                                                                                      ; |LC3|_exPCout[12]                                                                                      ; padio            ;
; |LC3|_exPCout[11]                                                                                      ; |LC3|_exPCout[11]                                                                                      ; padio            ;
; |LC3|_exPCout[10]                                                                                      ; |LC3|_exPCout[10]                                                                                      ; padio            ;
; |LC3|_exPCout[9]                                                                                       ; |LC3|_exPCout[9]                                                                                       ; padio            ;
; |LC3|_exPCout[8]                                                                                       ; |LC3|_exPCout[8]                                                                                       ; padio            ;
; |LC3|_exPSRout[15]                                                                                     ; |LC3|_exPSRout[15]                                                                                     ; padio            ;
; |LC3|_exPSRout[14]                                                                                     ; |LC3|_exPSRout[14]                                                                                     ; padio            ;
; |LC3|_exPSRout[13]                                                                                     ; |LC3|_exPSRout[13]                                                                                     ; padio            ;
; |LC3|_exPSRout[12]                                                                                     ; |LC3|_exPSRout[12]                                                                                     ; padio            ;
; |LC3|_exPSRout[11]                                                                                     ; |LC3|_exPSRout[11]                                                                                     ; padio            ;
; |LC3|_exPSRout[10]                                                                                     ; |LC3|_exPSRout[10]                                                                                     ; padio            ;
; |LC3|_exPSRout[9]                                                                                      ; |LC3|_exPSRout[9]                                                                                      ; padio            ;
; |LC3|_exPSRout[8]                                                                                      ; |LC3|_exPSRout[8]                                                                                      ; padio            ;
; |LC3|_exPSRout[7]                                                                                      ; |LC3|_exPSRout[7]                                                                                      ; padio            ;
; |LC3|_exPSRout[6]                                                                                      ; |LC3|_exPSRout[6]                                                                                      ; padio            ;
; |LC3|_exPSRout[5]                                                                                      ; |LC3|_exPSRout[5]                                                                                      ; padio            ;
; |LC3|_exPSRout[4]                                                                                      ; |LC3|_exPSRout[4]                                                                                      ; padio            ;
; |LC3|_idexNPC[15]                                                                                      ; |LC3|_idexNPC[15]                                                                                      ; padio            ;
; |LC3|_idexNPC[14]                                                                                      ; |LC3|_idexNPC[14]                                                                                      ; padio            ;
; |LC3|_idexNPC[13]                                                                                      ; |LC3|_idexNPC[13]                                                                                      ; padio            ;
; |LC3|_idexNPC[12]                                                                                      ; |LC3|_idexNPC[12]                                                                                      ; padio            ;
; |LC3|_idexNPC[11]                                                                                      ; |LC3|_idexNPC[11]                                                                                      ; padio            ;
; |LC3|_idexNPC[10]                                                                                      ; |LC3|_idexNPC[10]                                                                                      ; padio            ;
; |LC3|_idexNPC[9]                                                                                       ; |LC3|_idexNPC[9]                                                                                       ; padio            ;
; |LC3|_idPCout[15]                                                                                      ; |LC3|_idPCout[15]                                                                                      ; padio            ;
; |LC3|_idPCout[14]                                                                                      ; |LC3|_idPCout[14]                                                                                      ; padio            ;
; |LC3|_idPCout[13]                                                                                      ; |LC3|_idPCout[13]                                                                                      ; padio            ;
; |LC3|_idPCout[12]                                                                                      ; |LC3|_idPCout[12]                                                                                      ; padio            ;
; |LC3|_idPCout[11]                                                                                      ; |LC3|_idPCout[11]                                                                                      ; padio            ;
; |LC3|_idPCout[10]                                                                                      ; |LC3|_idPCout[10]                                                                                      ; padio            ;
; |LC3|_idPCout[9]                                                                                       ; |LC3|_idPCout[9]                                                                                       ; padio            ;
; |LC3|_idPCout[8]                                                                                       ; |LC3|_idPCout[8]                                                                                       ; padio            ;
; |LC3|_idPCout[7]                                                                                       ; |LC3|_idPCout[7]                                                                                       ; padio            ;
; |LC3|_ifidNPC[15]                                                                                      ; |LC3|_ifidNPC[15]                                                                                      ; padio            ;
; |LC3|_ifidNPC[14]                                                                                      ; |LC3|_ifidNPC[14]                                                                                      ; padio            ;
; |LC3|_ifidNPC[13]                                                                                      ; |LC3|_ifidNPC[13]                                                                                      ; padio            ;
; |LC3|_ifidNPC[12]                                                                                      ; |LC3|_ifidNPC[12]                                                                                      ; padio            ;
; |LC3|_ifidNPC[11]                                                                                      ; |LC3|_ifidNPC[11]                                                                                      ; padio            ;
; |LC3|_ifidNPC[10]                                                                                      ; |LC3|_ifidNPC[10]                                                                                      ; padio            ;
; |LC3|_ifidNPC[9]                                                                                       ; |LC3|_ifidNPC[9]                                                                                       ; padio            ;
; |LC3|_ifMA[15]                                                                                         ; |LC3|_ifMA[15]                                                                                         ; padio            ;
; |LC3|_ifMA[14]                                                                                         ; |LC3|_ifMA[14]                                                                                         ; padio            ;
; |LC3|_ifMA[13]                                                                                         ; |LC3|_ifMA[13]                                                                                         ; padio            ;
; |LC3|_ifMA[12]                                                                                         ; |LC3|_ifMA[12]                                                                                         ; padio            ;
; |LC3|_ifMA[11]                                                                                         ; |LC3|_ifMA[11]                                                                                         ; padio            ;
; |LC3|_ifMA[10]                                                                                         ; |LC3|_ifMA[10]                                                                                         ; padio            ;
; |LC3|_ifMA[9]                                                                                          ; |LC3|_ifMA[9]                                                                                          ; padio            ;
; |LC3|_ifPCout[15]                                                                                      ; |LC3|_ifPCout[15]                                                                                      ; padio            ;
; |LC3|_ifPCout[14]                                                                                      ; |LC3|_ifPCout[14]                                                                                      ; padio            ;
; |LC3|_ifPCout[13]                                                                                      ; |LC3|_ifPCout[13]                                                                                      ; padio            ;
; |LC3|_ifPCout[12]                                                                                      ; |LC3|_ifPCout[12]                                                                                      ; padio            ;
; |LC3|_ifPCout[11]                                                                                      ; |LC3|_ifPCout[11]                                                                                      ; padio            ;
; |LC3|_ifPCout[10]                                                                                      ; |LC3|_ifPCout[10]                                                                                      ; padio            ;
; |LC3|_ifPCout[9]                                                                                       ; |LC3|_ifPCout[9]                                                                                       ; padio            ;
; |LC3|_intR6out[15]                                                                                     ; |LC3|_intR6out[15]                                                                                     ; padio            ;
; |LC3|_intR6out[14]                                                                                     ; |LC3|_intR6out[14]                                                                                     ; padio            ;
; |LC3|_intR6out[13]                                                                                     ; |LC3|_intR6out[13]                                                                                     ; padio            ;
; |LC3|_intR6out[12]                                                                                     ; |LC3|_intR6out[12]                                                                                     ; padio            ;
; |LC3|_intR6out[11]                                                                                     ; |LC3|_intR6out[11]                                                                                     ; padio            ;
; |LC3|_intR6out[10]                                                                                     ; |LC3|_intR6out[10]                                                                                     ; padio            ;
; |LC3|_intR6out[9]                                                                                      ; |LC3|_intR6out[9]                                                                                      ; padio            ;
; |LC3|_intR6out[7]                                                                                      ; |LC3|_intR6out[7]                                                                                      ; padio            ;
; |LC3|_intR6out[5]                                                                                      ; |LC3|_intR6out[5]                                                                                      ; padio            ;
; |LC3|_intR6out[4]                                                                                      ; |LC3|_intR6out[4]                                                                                      ; padio            ;
; |LC3|_memPCout[15]                                                                                     ; |LC3|_memPCout[15]                                                                                     ; padio            ;
; |LC3|_memPCout[14]                                                                                     ; |LC3|_memPCout[14]                                                                                     ; padio            ;
; |LC3|_memPCout[13]                                                                                     ; |LC3|_memPCout[13]                                                                                     ; padio            ;
; |LC3|_memPCout[12]                                                                                     ; |LC3|_memPCout[12]                                                                                     ; padio            ;
; |LC3|_memPCout[11]                                                                                     ; |LC3|_memPCout[11]                                                                                     ; padio            ;
; |LC3|_memPCout[10]                                                                                     ; |LC3|_memPCout[10]                                                                                     ; padio            ;
; |LC3|_memPCout[9]                                                                                      ; |LC3|_memPCout[9]                                                                                      ; padio            ;
; |LC3|_memPCout[7]                                                                                      ; |LC3|_memPCout[7]                                                                                      ; padio            ;
; |LC3|_memPCout[6]                                                                                      ; |LC3|_memPCout[6]                                                                                      ; padio            ;
; |LC3|_memPCout[5]                                                                                      ; |LC3|_memPCout[5]                                                                                      ; padio            ;
; |LC3|_memPCout[1]                                                                                      ; |LC3|_memPCout[1]                                                                                      ; padio            ;
; |LC3|_pc[15]                                                                                           ; |LC3|_pc[15]                                                                                           ; padio            ;
; |LC3|_pc[14]                                                                                           ; |LC3|_pc[14]                                                                                           ; padio            ;
; |LC3|_pc[13]                                                                                           ; |LC3|_pc[13]                                                                                           ; padio            ;
; |LC3|_pc[12]                                                                                           ; |LC3|_pc[12]                                                                                           ; padio            ;
; |LC3|_pc[11]                                                                                           ; |LC3|_pc[11]                                                                                           ; padio            ;
; |LC3|_pc[10]                                                                                           ; |LC3|_pc[10]                                                                                           ; padio            ;
; |LC3|_pc[9]                                                                                            ; |LC3|_pc[9]                                                                                            ; padio            ;
; |LC3|_PCval[15]                                                                                        ; |LC3|_PCval[15]                                                                                        ; padio            ;
; |LC3|_PCval[14]                                                                                        ; |LC3|_PCval[14]                                                                                        ; padio            ;
; |LC3|_PCval[13]                                                                                        ; |LC3|_PCval[13]                                                                                        ; padio            ;
; |LC3|_PCval[12]                                                                                        ; |LC3|_PCval[12]                                                                                        ; padio            ;
; |LC3|_PCval[11]                                                                                        ; |LC3|_PCval[11]                                                                                        ; padio            ;
; |LC3|_PCval[10]                                                                                        ; |LC3|_PCval[10]                                                                                        ; padio            ;
; |LC3|_PCval[9]                                                                                         ; |LC3|_PCval[9]                                                                                         ; padio            ;
; |LC3|_r2[2]                                                                                            ; |LC3|_r2[2]                                                                                            ; padio            ;
; |LC3|_r3[15]                                                                                           ; |LC3|_r3[15]                                                                                           ; padio            ;
; |LC3|_r3[14]                                                                                           ; |LC3|_r3[14]                                                                                           ; padio            ;
; |LC3|_r3[13]                                                                                           ; |LC3|_r3[13]                                                                                           ; padio            ;
; |LC3|_r3[12]                                                                                           ; |LC3|_r3[12]                                                                                           ; padio            ;
; |LC3|_r3[11]                                                                                           ; |LC3|_r3[11]                                                                                           ; padio            ;
; |LC3|_r3[10]                                                                                           ; |LC3|_r3[10]                                                                                           ; padio            ;
; |LC3|_r3[9]                                                                                            ; |LC3|_r3[9]                                                                                            ; padio            ;
; |LC3|_r3[7]                                                                                            ; |LC3|_r3[7]                                                                                            ; padio            ;
; |LC3|_r3[6]                                                                                            ; |LC3|_r3[6]                                                                                            ; padio            ;
; |LC3|_r3[3]                                                                                            ; |LC3|_r3[3]                                                                                            ; padio            ;
; |LC3|_r3[1]                                                                                            ; |LC3|_r3[1]                                                                                            ; padio            ;
; |LC3|_r4[15]                                                                                           ; |LC3|_r4[15]                                                                                           ; padio            ;
; |LC3|_r4[14]                                                                                           ; |LC3|_r4[14]                                                                                           ; padio            ;
; |LC3|_r4[13]                                                                                           ; |LC3|_r4[13]                                                                                           ; padio            ;
; |LC3|_r4[12]                                                                                           ; |LC3|_r4[12]                                                                                           ; padio            ;
; |LC3|_r4[11]                                                                                           ; |LC3|_r4[11]                                                                                           ; padio            ;
; |LC3|_r4[10]                                                                                           ; |LC3|_r4[10]                                                                                           ; padio            ;
; |LC3|_r4[9]                                                                                            ; |LC3|_r4[9]                                                                                            ; padio            ;
; |LC3|_r4[8]                                                                                            ; |LC3|_r4[8]                                                                                            ; padio            ;
; |LC3|_r4[7]                                                                                            ; |LC3|_r4[7]                                                                                            ; padio            ;
; |LC3|_r4[6]                                                                                            ; |LC3|_r4[6]                                                                                            ; padio            ;
; |LC3|_r4[5]                                                                                            ; |LC3|_r4[5]                                                                                            ; padio            ;
; |LC3|_r4[4]                                                                                            ; |LC3|_r4[4]                                                                                            ; padio            ;
; |LC3|_r4[3]                                                                                            ; |LC3|_r4[3]                                                                                            ; padio            ;
; |LC3|_r4[2]                                                                                            ; |LC3|_r4[2]                                                                                            ; padio            ;
; |LC3|_r4[1]                                                                                            ; |LC3|_r4[1]                                                                                            ; padio            ;
; |LC3|_r4[0]                                                                                            ; |LC3|_r4[0]                                                                                            ; padio            ;
; |LC3|_r5[15]                                                                                           ; |LC3|_r5[15]                                                                                           ; padio            ;
; |LC3|_r5[14]                                                                                           ; |LC3|_r5[14]                                                                                           ; padio            ;
; |LC3|_r5[13]                                                                                           ; |LC3|_r5[13]                                                                                           ; padio            ;
; |LC3|_r5[11]                                                                                           ; |LC3|_r5[11]                                                                                           ; padio            ;
; |LC3|_r5[10]                                                                                           ; |LC3|_r5[10]                                                                                           ; padio            ;
; |LC3|_r5[9]                                                                                            ; |LC3|_r5[9]                                                                                            ; padio            ;
; |LC3|_r5[7]                                                                                            ; |LC3|_r5[7]                                                                                            ; padio            ;
; |LC3|_r5[6]                                                                                            ; |LC3|_r5[6]                                                                                            ; padio            ;
; |LC3|_r5[5]                                                                                            ; |LC3|_r5[5]                                                                                            ; padio            ;
; |LC3|_r5[3]                                                                                            ; |LC3|_r5[3]                                                                                            ; padio            ;
; |LC3|_r5[2]                                                                                            ; |LC3|_r5[2]                                                                                            ; padio            ;
; |LC3|_r5[1]                                                                                            ; |LC3|_r5[1]                                                                                            ; padio            ;
; |LC3|_r6[15]                                                                                           ; |LC3|_r6[15]                                                                                           ; padio            ;
; |LC3|_r6[14]                                                                                           ; |LC3|_r6[14]                                                                                           ; padio            ;
; |LC3|_r6[13]                                                                                           ; |LC3|_r6[13]                                                                                           ; padio            ;
; |LC3|_r6[12]                                                                                           ; |LC3|_r6[12]                                                                                           ; padio            ;
; |LC3|_r6[11]                                                                                           ; |LC3|_r6[11]                                                                                           ; padio            ;
; |LC3|_r6[10]                                                                                           ; |LC3|_r6[10]                                                                                           ; padio            ;
; |LC3|_r6[9]                                                                                            ; |LC3|_r6[9]                                                                                            ; padio            ;
; |LC3|_r6[7]                                                                                            ; |LC3|_r6[7]                                                                                            ; padio            ;
; |LC3|_r6[5]                                                                                            ; |LC3|_r6[5]                                                                                            ; padio            ;
; |LC3|_r6[4]                                                                                            ; |LC3|_r6[4]                                                                                            ; padio            ;
; |LC3|_r7[15]                                                                                           ; |LC3|_r7[15]                                                                                           ; padio            ;
; |LC3|_r7[14]                                                                                           ; |LC3|_r7[14]                                                                                           ; padio            ;
; |LC3|_r7[13]                                                                                           ; |LC3|_r7[13]                                                                                           ; padio            ;
; |LC3|_r7[12]                                                                                           ; |LC3|_r7[12]                                                                                           ; padio            ;
; |LC3|_r7[11]                                                                                           ; |LC3|_r7[11]                                                                                           ; padio            ;
; |LC3|_r7[10]                                                                                           ; |LC3|_r7[10]                                                                                           ; padio            ;
; |LC3|_r7[9]                                                                                            ; |LC3|_r7[9]                                                                                            ; padio            ;
; |LC3|_r7[8]                                                                                            ; |LC3|_r7[8]                                                                                            ; padio            ;
; |LC3|_r7[7]                                                                                            ; |LC3|_r7[7]                                                                                            ; padio            ;
; |LC3|_r7[6]                                                                                            ; |LC3|_r7[6]                                                                                            ; padio            ;
; |LC3|_r7[5]                                                                                            ; |LC3|_r7[5]                                                                                            ; padio            ;
; |LC3|_r7[4]                                                                                            ; |LC3|_r7[4]                                                                                            ; padio            ;
; |LC3|intMAout_[15]                                                                                     ; |LC3|intMAout_[15]                                                                                     ; padio            ;
; |LC3|intMAout_[14]                                                                                     ; |LC3|intMAout_[14]                                                                                     ; padio            ;
; |LC3|intMAout_[13]                                                                                     ; |LC3|intMAout_[13]                                                                                     ; padio            ;
; |LC3|intMAout_[12]                                                                                     ; |LC3|intMAout_[12]                                                                                     ; padio            ;
; |LC3|intMAout_[11]                                                                                     ; |LC3|intMAout_[11]                                                                                     ; padio            ;
; |LC3|intMAout_[10]                                                                                     ; |LC3|intMAout_[10]                                                                                     ; padio            ;
; |LC3|intMAout_[9]                                                                                      ; |LC3|intMAout_[9]                                                                                      ; padio            ;
; |LC3|intMAout_[7]                                                                                      ; |LC3|intMAout_[7]                                                                                      ; padio            ;
; |LC3|intMAout_[5]                                                                                      ; |LC3|intMAout_[5]                                                                                      ; padio            ;
; |LC3|intMAout_[4]                                                                                      ; |LC3|intMAout_[4]                                                                                      ; padio            ;
; |LC3|intMDout[14]                                                                                      ; |LC3|intMDout[14]                                                                                      ; padio            ;
; |LC3|intMDout[13]                                                                                      ; |LC3|intMDout[13]                                                                                      ; padio            ;
; |LC3|intMDout[12]                                                                                      ; |LC3|intMDout[12]                                                                                      ; padio            ;
; |LC3|intMDout[11]                                                                                      ; |LC3|intMDout[11]                                                                                      ; padio            ;
; |LC3|intMDout[10]                                                                                      ; |LC3|intMDout[10]                                                                                      ; padio            ;
; |LC3|intMDout[9]                                                                                       ; |LC3|intMDout[9]                                                                                       ; padio            ;
; |LC3|intMDout[8]                                                                                       ; |LC3|intMDout[8]                                                                                       ; padio            ;
; |LC3|intMDout[6]                                                                                       ; |LC3|intMDout[6]                                                                                       ; padio            ;
; |LC3|intMDout_[14]                                                                                     ; |LC3|intMDout_[14]                                                                                     ; padio            ;
; |LC3|intMDout_[13]                                                                                     ; |LC3|intMDout_[13]                                                                                     ; padio            ;
; |LC3|intMDout_[12]                                                                                     ; |LC3|intMDout_[12]                                                                                     ; padio            ;
; |LC3|intMDout_[11]                                                                                     ; |LC3|intMDout_[11]                                                                                     ; padio            ;
; |LC3|intMDout_[10]                                                                                     ; |LC3|intMDout_[10]                                                                                     ; padio            ;
; |LC3|intMDout_[9]                                                                                      ; |LC3|intMDout_[9]                                                                                      ; padio            ;
; |LC3|intMDout_[8]                                                                                      ; |LC3|intMDout_[8]                                                                                      ; padio            ;
; |LC3|intMDout_[6]                                                                                      ; |LC3|intMDout_[6]                                                                                      ; padio            ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]~feeder                                                          ; |LC3|LC3_sim:inst|EX:myex|exNPCout[12]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]~feeder                                                          ; |LC3|LC3_sim:inst|EX:myex|exNPCout[10]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]~feeder                                                           ; |LC3|LC3_sim:inst|EX:myex|exNPCout[9]~feeder                                                           ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[14]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[13]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]~feeder                                                          ; |LC3|LC3_sim:inst|ID:myid|idNPCout[10]~feeder                                                          ; combout          ;
; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]~feeder                                                           ; |LC3|LC3_sim:inst|ID:myid|idNPCout[9]~feeder                                                           ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]~feeder                                                             ; |LC3|LC3_sim:inst|IF:myif|ifNPC[14]~feeder                                                             ; combout          ;
; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]~feeder                                                             ; |LC3|LC3_sim:inst|IF:myif|ifNPC[12]~feeder                                                             ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[15]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[14]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[13]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[12]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[11]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]~feeder                                                              ; |LC3|LC3_sim:inst|WB:mywb|wbR7[10]~feeder                                                              ; combout          ;
; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]~feeder                                                               ; |LC3|LC3_sim:inst|WB:mywb|wbR7[9]~feeder                                                               ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]~feeder                                                       ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[12]~feeder                                                       ; combout          ;
; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]~feeder                                                        ; |LC3|LC3_sim:inst|MEM:mymem|memNPCout[9]~feeder                                                        ; combout          ;
; |LC3|LC3_sim:inst|int_r~feeder                                                                         ; |LC3|LC3_sim:inst|int_r~feeder                                                                         ; combout          ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 24 19:06:05 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LC3 -c LC3
Info: Using vector source file "E://LC3_pipe/LC3.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      80.75 %
Info: Number of transitions in simulation is 508779
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Fri May 24 19:06:10 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


