<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="da/ddf/common__bit__delay_8vhd" kind="file" language="VHDL">
    <compoundname>common_bit_delay.vhd</compoundname>
    <innerclass refid="d5/dd7/classcommon__bit__delay" prot="public">common_bit_delay</innerclass>
    <innerclass refid="db/db5/classcommon__bit__delay_1_1rtl" prot="private">common_bit_delay::rtl</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21"><highlight class="comment">--<sp/><sp/><sp/>Purpose:<sp/>Shift<sp/>register<sp/>for<sp/>control<sp/>data<sp/>bit</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--<sp/><sp/><sp/>Description:</highlight></codeline>
<codeline lineno="23"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>Delays<sp/>input<sp/>data<sp/>by<sp/>g_depth.<sp/>The<sp/>delay<sp/>line<sp/>shifts<sp/>when<sp/>in_val<sp/>is</highlight></codeline>
<codeline lineno="24"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>indicates<sp/>an<sp/>active<sp/>clock<sp/>cycle.</highlight></codeline>
<codeline lineno="25"><highlight class="comment">--<sp/><sp/><sp/>Remark:</highlight></codeline>
<codeline lineno="26"><highlight class="comment">--<sp/><sp/><sp/>.<sp/>This<sp/>common_bit_delay<sp/>can<sp/>not<sp/>use<sp/>common_delay.vhd<sp/>because<sp/>it<sp/>needs<sp/>a<sp/>reset.</highlight></codeline>
<codeline lineno="27"><highlight class="comment">--<sp/><sp/><sp/>.<sp/>Typically<sp/>rst<sp/>may<sp/>be<sp/>left<sp/>not<sp/>connected,<sp/>because<sp/>the<sp/>internal<sp/>power<sp/>up</highlight></codeline>
<codeline lineno="28"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>state<sp/>of<sp/>the<sp/>shift_reg<sp/>is<sp/>0.</highlight></codeline>
<codeline lineno="29"><highlight class="comment">--<sp/><sp/><sp/>.<sp/>If<sp/>dynamic<sp/>restart<sp/>control<sp/>is<sp/>needed<sp/>then<sp/>use<sp/>in_clr<sp/>for<sp/>that.<sp/>Otherwise</highlight></codeline>
<codeline lineno="30"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>leave<sp/>in_clr<sp/>also<sp/>not<sp/>connected.</highlight></codeline>
<codeline lineno="31"><highlight class="comment">--<sp/><sp/><sp/>.<sp/>For<sp/>large<sp/>g_depth<sp/>Quartus<sp/>infers<sp/>a<sp/>RAM<sp/>block<sp/>for<sp/>this<sp/>bitDelay<sp/>even<sp/>if</highlight></codeline>
<codeline lineno="32"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>the<sp/>same<sp/>signal<sp/>is<sp/>applied<sp/>to<sp/>both<sp/>in_bit<sp/>and<sp/>in_val.<sp/>It<sp/>does<sp/>not<sp/>help</highlight></codeline>
<codeline lineno="33"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>to<sp/>remove<sp/>in_clr<sp/>or<sp/>to<sp/>not<sp/>use<sp/>shift_reg(0)<sp/>combinatorially.</highlight></codeline>
<codeline lineno="34"></codeline>
<codeline lineno="35" refid="d5/dd7/classcommon__bit__delay_1ae4f03c286607f3181e16b9aa12d0c6d4" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">IEEE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36" refid="d5/dd7/classcommon__bit__delay_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="db/d85/classcommon__async_1ac14da77d3d5ded18977de50569862ad6" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37"></codeline>
<codeline lineno="38" refid="d5/dd7/classcommon__bit__delay" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d5/dd7/classcommon__bit__delay" kindref="compound">common_bit_delay</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="40"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">16</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--Quartus<sp/>infers<sp/>fifo<sp/>for<sp/>4<sp/>to<sp/>4096<sp/>g_depth,<sp/>8<sp/>Bits.</highlight></codeline>
<codeline lineno="41" refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="43" refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44" refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>asynchronous<sp/>reset<sp/>for<sp/>initial<sp/>start</highlight></codeline>
<codeline lineno="45" refid="d5/dd7/classcommon__bit__delay_1aa42d87caaed7cf76d96659c79fd08320" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1aa42d87caaed7cf76d96659c79fd08320" kindref="member">in_clr</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>synchronous<sp/>reset<sp/>for<sp/>control<sp/>of<sp/>dynamic<sp/>restart(s)</highlight></codeline>
<codeline lineno="46" refid="d5/dd7/classcommon__bit__delay_1aa70978d49f341a8de33c7e341882f41e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1aa70978d49f341a8de33c7e341882f41e" kindref="member">in_bit</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="d5/dd7/classcommon__bit__delay_1a97aa1e13903f3136639f5e372d290144" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1af3182dc9f8bd091d2c696849a37bcec3" kindref="member">out_bit</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight></codeline>
<codeline lineno="49" refid="d5/dd7/classcommon__bit__delay_1af3182dc9f8bd091d2c696849a37bcec3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="d5/dd7/classcommon__bit__delay" kindref="compound">common_bit_delay</ref>;</highlight></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52" refid="db/db5/classcommon__bit__delay_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="db/db5/classcommon__bit__delay_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d5/dd7/classcommon__bit__delay" kindref="compound">common_bit_delay</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="53"></codeline>
<codeline lineno="54"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Use<sp/>index<sp/>(0)<sp/>as<sp/>combinatorial<sp/>input<sp/>and<sp/>index(1:g_depth)<sp/>for<sp/>the<sp/>shift</highlight></codeline>
<codeline lineno="55"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>delay,<sp/>in<sp/>this<sp/>way<sp/>the<sp/>shift_reg<sp/>type<sp/>can<sp/>support<sp/>all<sp/>g_depth<sp/>&gt;=<sp/>0</highlight></codeline>
<codeline lineno="56" refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57"></codeline>
<codeline lineno="58"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="59"></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1aa70978d49f341a8de33c7e341882f41e" kindref="member">in_bit</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1af3182dc9f8bd091d2c696849a37bcec3" kindref="member">out_bit</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>p_clk<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,<sp/><ref refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref>)</highlight></codeline>
<codeline lineno="66"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1aa42d87caaed7cf76d96659c79fd08320" kindref="member">in_clr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77" refid="db/db5/classcommon__bit__delay_1_1rtl_1ae94cd510f6b79c3cac0ccd7465a4d412" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78"></codeline>
<codeline lineno="79"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd"/>
  </compounddef>
</doxygen>
