Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 30 14:50:57 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shifter_timing_summary_routed.rpt -pb shifter_timing_summary_routed.pb -rpx shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : shifter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            outVal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.728ns  (logic 5.210ns (40.933%)  route 7.518ns (59.067%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  control_IBUF[0]_inst/O
                         net (fo=13, routed)          4.474     5.939    control_IBUF[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.063 r  outVal_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.101     7.164    outVal_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     7.288 r  outVal_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.942     9.231    outVal_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         3.497    12.728 r  outVal_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.728    outVal[2]
    P17                                                               r  outVal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            outVal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 5.480ns (43.386%)  route 7.151ns (56.614%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  control_IBUF[0]_inst/O
                         net (fo=13, routed)          4.680     6.145    control_IBUF[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.124     6.269 r  outVal_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.796     7.065    outVal_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.152     7.217 r  outVal_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.675     8.892    outVal_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.739    12.631 r  outVal_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.631    outVal[0]
    L17                                                               r  outVal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            outVal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 5.214ns (41.652%)  route 7.303ns (58.348%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  control_IBUF[0]_inst/O
                         net (fo=13, routed)          4.730     6.195    control_IBUF[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.319 r  outVal_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     6.988    outVal_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.112 r  outVal_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.016    outVal_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.500    12.517 r  outVal_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.517    outVal[3]
    R18                                                               r  outVal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            outVal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.832ns  (logic 5.232ns (44.220%)  route 6.600ns (55.780%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  control_IBUF[0]_inst/O
                         net (fo=13, routed)          4.263     5.728    control_IBUF[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  outVal_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.669     6.521    outVal_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     6.645 r  outVal_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.313    outVal_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         3.519    11.832 r  outVal_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.832    outVal[1]
    M19                                                               r  outVal[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inVal[1]
                            (input port)
  Destination:            outVal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.486ns (65.415%)  route 0.786ns (34.585%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  inVal[1] (IN)
                         net (fo=0)                   0.000     0.000    inVal[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  inVal_IBUF[1]_inst/O
                         net (fo=4, routed)           0.453     0.674    inVal_IBUF[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  outVal_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.052    outVal_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.272 r  outVal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.272    outVal[1]
    M19                                                               r  outVal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inVal[2]
                            (input port)
  Destination:            outVal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.449ns (60.661%)  route 0.940ns (39.339%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inVal[2] (IN)
                         net (fo=0)                   0.000     0.000    inVal[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  inVal_IBUF[2]_inst/O
                         net (fo=4, routed)           0.484     0.690    inVal_IBUF[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.735 r  outVal_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.455     1.190    outVal_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         1.198     2.388 r  outVal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.388    outVal[2]
    P17                                                               r  outVal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inVal[0]
                            (input port)
  Destination:            outVal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.592ns (66.062%)  route 0.818ns (33.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  inVal[0] (IN)
                         net (fo=0)                   0.000     0.000    inVal[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inVal_IBUF[0]_inst/O
                         net (fo=4, routed)           0.475     0.725    inVal_IBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.043     0.768 r  outVal_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.343     1.111    outVal_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.299     2.409 r  outVal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.409    outVal[0]
    L17                                                               r  outVal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inVal[0]
                            (input port)
  Destination:            outVal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.541ns (62.433%)  route 0.928ns (37.567%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  inVal[0] (IN)
                         net (fo=0)                   0.000     0.000    inVal[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inVal_IBUF[0]_inst/O
                         net (fo=4, routed)           0.415     0.665    inVal_IBUF[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.045     0.710 r  outVal_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.058     0.768    outVal_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.045     0.813 r  outVal_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     1.267    outVal_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.202     2.469 r  outVal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.469    outVal[3]
    R18                                                               r  outVal[3] (OUT)
  -------------------------------------------------------------------    -------------------





