# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 51
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  wire $auto$process.cpp:32:create_temp_wire$13
  wire $auto$process.cpp:32:create_temp_wire$15
  wire $auto$process.cpp:32:create_temp_wire$23
  wire $auto$process.cpp:32:create_temp_wire$27
  wire $auto$process.cpp:32:create_temp_wire$29
  wire $auto$process.cpp:32:create_temp_wire$3
  wire $auto$process.cpp:32:create_temp_wire$33
  wire $auto$process.cpp:32:create_temp_wire$35
  wire $auto$process.cpp:32:create_temp_wire$7
  wire $auto$process.cpp:32:create_temp_wire$9
  wire $auto$process.cpp:4638:import_case_stmt_sync$19
  wire $auto$process.cpp:4638:import_case_stmt_sync$39
  wire $auto$rtlil.cc:3008:Xor$48
  wire $auto$rtlil.cc:3013:Eq$44
  wire $auto$rtlil.cc:3013:Eq$46
  wire width 32 $auto$rtlil.cc:3094:Mux$12
  wire width 32 $auto$rtlil.cc:3094:Mux$18
  wire width 32 $auto$rtlil.cc:3094:Mux$22
  wire width 2 $auto$rtlil.cc:3094:Mux$26
  wire width 2 $auto$rtlil.cc:3094:Mux$32
  wire width 2 $auto$rtlil.cc:3094:Mux$38
  wire width 2 $auto$rtlil.cc:3094:Mux$42
  wire width 32 $auto$rtlil.cc:3094:Mux$6
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \another_attribute 1
  attribute \init 2'11
  attribute \src "dut.sv:24.13-24.18"
  wire width 2 \state
  attribute \init 0
  attribute \src "dut.sv:11.18-11.28"
  wire width 32 \wide_state
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  attribute \always_ff 1
  attribute \src "dut.sv:26.5-33.8"
  cell $dff $procdff$49
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D 2'00
    connect \Q 2'11
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-20.8"
  cell $dff $procdff$50
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D 1
    connect \Q 0
  end
  connect \z $auto$rtlil.cc:3008:Xor$48
  connect \state 2'11
  connect \wide_state 0
  connect $auto$process.cpp:32:create_temp_wire$23 1'1
  connect $auto$rtlil.cc:3094:Mux$26 2'00
  connect $auto$process.cpp:32:create_temp_wire$29 1'1
  connect $auto$process.cpp:32:create_temp_wire$33 1'0
  connect $auto$process.cpp:32:create_temp_wire$35 1'1
  connect $auto$rtlil.cc:3094:Mux$38 $auto$rtlil.cc:3094:Mux$32
  connect $auto$process.cpp:4638:import_case_stmt_sync$39 1'0
  connect $auto$rtlil.cc:3094:Mux$42 $auto$rtlil.cc:3094:Mux$38
  connect $auto$process.cpp:32:create_temp_wire$3 1'1
  connect $auto$rtlil.cc:3094:Mux$6 1
  connect $auto$process.cpp:32:create_temp_wire$7 1'0
  connect $auto$process.cpp:32:create_temp_wire$9 1'1
  connect $auto$rtlil.cc:3094:Mux$12 1
  connect $auto$process.cpp:32:create_temp_wire$13 1'0
  connect $auto$process.cpp:32:create_temp_wire$15 1'1
  connect $auto$rtlil.cc:3094:Mux$18 1
  connect $auto$process.cpp:4638:import_case_stmt_sync$19 1'0
  connect $auto$rtlil.cc:3094:Mux$22 1
  connect $auto$process.cpp:32:create_temp_wire$27 1'0
  connect $auto$rtlil.cc:3094:Mux$32 2'00
  connect $auto$rtlil.cc:3013:Eq$44 1'0
  connect $auto$rtlil.cc:3013:Eq$46 1'0
  connect $auto$rtlil.cc:3008:Xor$48 1'0
end
