{"vcs1":{"timestamp_begin":1746535792.280611974, "rt":5.72, "ut":5.45, "st":0.22}}
{"vcselab":{"timestamp_begin":1746535798.082342025, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746535798.427172431, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746535791.969516295}
{"VCS_COMP_START_TIME": 1746535791.969516295}
{"VCS_COMP_END_TIME": 1746535798.788621899}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379136}}
{"vcselab": {"peak_mem": 174920}}
