// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_pp0_stage0 = 24'd16;
parameter    ap_ST_fsm_state7 = 24'd32;
parameter    ap_ST_fsm_state8 = 24'd64;
parameter    ap_ST_fsm_state9 = 24'd128;
parameter    ap_ST_fsm_state10 = 24'd256;
parameter    ap_ST_fsm_state11 = 24'd512;
parameter    ap_ST_fsm_state12 = 24'd1024;
parameter    ap_ST_fsm_state13 = 24'd2048;
parameter    ap_ST_fsm_state14 = 24'd4096;
parameter    ap_ST_fsm_state15 = 24'd8192;
parameter    ap_ST_fsm_state16 = 24'd16384;
parameter    ap_ST_fsm_state17 = 24'd32768;
parameter    ap_ST_fsm_state18 = 24'd65536;
parameter    ap_ST_fsm_state19 = 24'd131072;
parameter    ap_ST_fsm_state20 = 24'd262144;
parameter    ap_ST_fsm_state21 = 24'd524288;
parameter    ap_ST_fsm_state22 = 24'd1048576;
parameter    ap_ST_fsm_state23 = 24'd2097152;
parameter    ap_ST_fsm_state24 = 24'd4194304;
parameter    ap_ST_fsm_state25 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_6_address0;
reg    layer_in_V_6_ce0;
reg    layer_in_V_6_we0;
wire  signed [15:0] layer_in_V_6_q0;
reg   [31:0] sX_1;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire   [253:0] w5_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_1105_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state24;
reg   [23:0] acc_V_31_0_reg_667;
reg   [23:0] acc_V_30_0_reg_679;
reg   [23:0] acc_V_29_0_reg_691;
reg   [23:0] acc_V_28_0_reg_703;
reg   [23:0] acc_V_27_0_reg_715;
reg   [23:0] acc_V_26_0_reg_727;
reg   [23:0] acc_V_25_0_reg_739;
reg   [23:0] acc_V_24_0_reg_751;
reg   [23:0] acc_V_23_0_reg_763;
reg   [23:0] acc_V_22_0_reg_775;
reg   [23:0] acc_V_21_0_reg_787;
reg   [23:0] acc_V_20_0_reg_799;
reg   [23:0] acc_V_19_0_reg_811;
reg   [23:0] acc_V_18_0_reg_823;
reg   [23:0] acc_V_17_0_reg_835;
reg   [23:0] acc_V_16_0_reg_847;
reg   [23:0] acc_V_15_0_reg_859;
reg   [23:0] acc_V_14_0_reg_871;
reg   [23:0] acc_V_13_0_reg_883;
reg   [23:0] acc_V_12_0_reg_895;
reg   [23:0] acc_V_11_0_reg_907;
reg   [23:0] acc_V_10_0_reg_919;
reg   [23:0] acc_V_9_0_reg_931;
reg   [23:0] acc_V_8_0_reg_943;
reg   [23:0] acc_V_7_0_reg_955;
reg   [23:0] acc_V_6_0_reg_967;
reg   [23:0] acc_V_5_0_reg_979;
reg   [23:0] acc_V_4_0_reg_991;
reg   [23:0] acc_V_3_0_reg_1003;
reg   [23:0] acc_V_2_0_reg_1015;
reg   [23:0] acc_V_1_0_reg_1027;
reg   [23:0] acc_V_0_0_reg_1039;
reg   [8:0] in_index_reg_1051;
reg    ap_block_state1;
wire   [12:0] i_fu_1099_p2;
reg   [12:0] i_reg_2512;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1111_p2;
reg    ap_block_state3;
reg   [31:0] sX_1_load_reg_2525;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done;
wire   [0:0] icmp_ln326_fu_1126_p2;
reg   [0:0] icmp_ln326_reg_2530;
reg   [31:0] sY_1_load_reg_2535;
wire   [0:0] icmp_ln326_4_fu_1136_p2;
reg   [0:0] icmp_ln326_4_reg_2540;
reg   [31:0] pY_1_load_reg_2545;
reg   [31:0] pX_1_load_reg_2551;
wire   [0:0] and_ln326_4_fu_1194_p2;
reg   [0:0] and_ln326_4_reg_2557;
wire   [0:0] icmp_ln324_fu_1200_p2;
reg   [0:0] icmp_ln324_reg_2561;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_1206_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [23:0] grp_fu_2093_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [23:0] grp_fu_2101_p3;
wire  signed [23:0] grp_fu_2109_p3;
wire  signed [23:0] grp_fu_2117_p3;
wire  signed [23:0] grp_fu_2125_p3;
wire  signed [23:0] grp_fu_2133_p3;
wire  signed [23:0] grp_fu_2141_p3;
wire  signed [23:0] grp_fu_2149_p3;
wire  signed [23:0] grp_fu_2157_p3;
wire  signed [23:0] grp_fu_2165_p3;
wire  signed [23:0] grp_fu_2173_p3;
wire  signed [23:0] grp_fu_2181_p3;
wire  signed [23:0] grp_fu_2189_p3;
wire  signed [23:0] grp_fu_2197_p3;
wire  signed [23:0] grp_fu_2205_p3;
wire  signed [23:0] grp_fu_2213_p3;
wire  signed [23:0] grp_fu_2221_p3;
wire  signed [23:0] grp_fu_2229_p3;
wire  signed [23:0] grp_fu_2237_p3;
wire  signed [23:0] grp_fu_2245_p3;
wire  signed [23:0] grp_fu_2253_p3;
wire  signed [23:0] grp_fu_2261_p3;
wire  signed [23:0] grp_fu_2269_p3;
wire  signed [23:0] grp_fu_2277_p3;
wire  signed [23:0] grp_fu_2285_p3;
wire  signed [23:0] grp_fu_2293_p3;
wire  signed [23:0] grp_fu_2301_p3;
wire  signed [23:0] grp_fu_2309_p3;
wire  signed [23:0] grp_fu_2317_p3;
wire  signed [23:0] grp_fu_2325_p3;
wire  signed [23:0] grp_fu_2333_p3;
wire  signed [23:0] grp_fu_2341_p3;
reg   [15:0] trunc_ln708_47_reg_2740;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln708_48_reg_2745;
reg   [15:0] trunc_ln708_49_reg_2750;
reg   [15:0] trunc_ln708_50_reg_2755;
reg   [15:0] trunc_ln708_51_reg_2760;
reg   [15:0] trunc_ln708_52_reg_2765;
reg   [15:0] trunc_ln708_53_reg_2770;
reg   [15:0] trunc_ln708_54_reg_2775;
reg   [15:0] trunc_ln708_55_reg_2780;
reg   [15:0] trunc_ln708_56_reg_2785;
reg   [15:0] trunc_ln708_57_reg_2790;
reg   [15:0] trunc_ln708_58_reg_2795;
reg   [15:0] trunc_ln708_59_reg_2800;
reg   [15:0] trunc_ln708_60_reg_2805;
reg   [15:0] trunc_ln708_61_reg_2810;
reg   [15:0] trunc_ln708_62_reg_2815;
reg   [15:0] trunc_ln708_63_reg_2820;
reg   [15:0] trunc_ln708_64_reg_2825;
reg   [15:0] trunc_ln708_65_reg_2830;
reg   [15:0] trunc_ln708_66_reg_2835;
reg   [15:0] trunc_ln708_67_reg_2840;
reg   [15:0] trunc_ln708_68_reg_2845;
reg   [15:0] trunc_ln708_69_reg_2850;
reg   [15:0] trunc_ln708_70_reg_2855;
reg   [15:0] trunc_ln708_71_reg_2860;
reg   [15:0] trunc_ln708_72_reg_2865;
reg   [15:0] trunc_ln708_73_reg_2870;
reg   [15:0] trunc_ln708_74_reg_2875;
reg   [15:0] trunc_ln708_75_reg_2880;
reg   [15:0] trunc_ln708_76_reg_2885;
wire   [5:0] i_ic_fu_1996_p2;
reg   [5:0] i_ic_reg_2893;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln338_fu_1990_p2;
wire   [0:0] icmp_ln346_fu_2007_p2;
reg   [0:0] icmp_ln346_reg_2903;
wire   [31:0] select_ln356_fu_2074_p3;
wire   [0:0] icmp_ln350_fu_2053_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [4:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [4:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_d0;
reg   [12:0] i_0_i_reg_645;
wire    ap_CS_fsm_state25;
reg   [5:0] i1_0_i_reg_656;
wire   [0:0] icmp_ln313_fu_1093_p2;
wire    ap_block_pp0_stage0;
reg   [5:0] i_ic_0_i_reg_1062;
wire    ap_CS_fsm_state22;
reg   [31:0] storemerge_i_reg_1073;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_1117_p1;
wire   [63:0] zext_ln332_fu_1212_p1;
wire   [63:0] zext_ln340_fu_2002_p1;
wire   [31:0] select_ln361_fu_2028_p3;
wire   [31:0] add_ln354_fu_2058_p2;
wire   [31:0] add_ln359_fu_2012_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [30:0] tmp_5_fu_1146_p4;
wire   [30:0] tmp_6_fu_1166_p4;
wire   [0:0] icmp_ln326_5_fu_1156_p2;
wire   [0:0] icmp_ln326_6_fu_1176_p2;
wire   [0:0] and_ln326_3_fu_1188_p2;
wire   [0:0] and_ln326_fu_1182_p2;
wire  signed [15:0] sext_ln1116_fu_1222_p0;
wire  signed [7:0] trunc_ln332_fu_1218_p1;
wire  signed [7:0] tmp_95_fu_1234_p4;
wire  signed [7:0] tmp_96_fu_1248_p4;
wire  signed [7:0] tmp_97_fu_1262_p4;
wire  signed [7:0] tmp_98_fu_1276_p4;
wire  signed [7:0] tmp_99_fu_1290_p4;
wire  signed [7:0] tmp_100_fu_1304_p4;
wire  signed [7:0] tmp_101_fu_1318_p4;
wire  signed [7:0] tmp_102_fu_1332_p4;
wire  signed [7:0] tmp_103_fu_1346_p4;
wire  signed [7:0] tmp_104_fu_1360_p4;
wire  signed [7:0] tmp_105_fu_1374_p4;
wire  signed [7:0] tmp_106_fu_1388_p4;
wire  signed [7:0] tmp_107_fu_1402_p4;
wire  signed [7:0] tmp_108_fu_1416_p4;
wire  signed [7:0] tmp_109_fu_1430_p4;
wire  signed [7:0] tmp_110_fu_1444_p4;
wire  signed [7:0] tmp_111_fu_1458_p4;
wire  signed [7:0] tmp_112_fu_1472_p4;
wire  signed [7:0] tmp_113_fu_1486_p4;
wire  signed [7:0] tmp_114_fu_1500_p4;
wire  signed [7:0] tmp_115_fu_1514_p4;
wire  signed [7:0] tmp_116_fu_1528_p4;
wire  signed [7:0] tmp_117_fu_1542_p4;
wire  signed [7:0] tmp_118_fu_1556_p4;
wire  signed [7:0] tmp_119_fu_1570_p4;
wire  signed [7:0] tmp_120_fu_1584_p4;
wire  signed [7:0] tmp_121_fu_1598_p4;
wire  signed [7:0] tmp_122_fu_1612_p4;
wire  signed [7:0] tmp_123_fu_1626_p4;
wire  signed [7:0] tmp_124_fu_1640_p4;
wire  signed [5:0] tmp_3_fu_1654_p4;
wire   [31:0] add_ln361_fu_2023_p2;
wire   [31:0] add_ln356_fu_2069_p2;
wire  signed [15:0] grp_fu_2093_p1;
wire  signed [23:0] sext_ln1116_fu_1222_p1;
wire  signed [15:0] grp_fu_2101_p1;
wire  signed [15:0] grp_fu_2109_p1;
wire  signed [15:0] grp_fu_2117_p1;
wire  signed [15:0] grp_fu_2125_p1;
wire  signed [15:0] grp_fu_2133_p1;
wire  signed [15:0] grp_fu_2141_p1;
wire  signed [15:0] grp_fu_2149_p1;
wire  signed [15:0] grp_fu_2157_p1;
wire  signed [15:0] grp_fu_2165_p1;
wire  signed [15:0] grp_fu_2173_p1;
wire  signed [15:0] grp_fu_2181_p1;
wire  signed [15:0] grp_fu_2189_p1;
wire  signed [15:0] grp_fu_2197_p1;
wire  signed [15:0] grp_fu_2205_p1;
wire  signed [15:0] grp_fu_2213_p1;
wire  signed [15:0] grp_fu_2221_p1;
wire  signed [15:0] grp_fu_2229_p1;
wire  signed [15:0] grp_fu_2237_p1;
wire  signed [15:0] grp_fu_2245_p1;
wire  signed [15:0] grp_fu_2253_p1;
wire  signed [15:0] grp_fu_2261_p1;
wire  signed [15:0] grp_fu_2269_p1;
wire  signed [15:0] grp_fu_2277_p1;
wire  signed [15:0] grp_fu_2285_p1;
wire  signed [15:0] grp_fu_2293_p1;
wire  signed [15:0] grp_fu_2301_p1;
wire  signed [15:0] grp_fu_2309_p1;
wire  signed [15:0] grp_fu_2317_p1;
wire  signed [15:0] grp_fu_2325_p1;
wire  signed [15:0] grp_fu_2333_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_653;
reg    ap_condition_655;
reg    ap_condition_470;
reg    ap_condition_591;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 sX_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layeibs #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_6_address0),
    .ce0(layer_in_V_6_ce0),
    .we0(layer_in_V_6_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_d0),
    .q0(layer_in_V_6_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V #(
    .DataWidth( 254 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdjbC #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layefYi #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_d0),
    .output_V_q0(layer_in_V_6_q0)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U56(
    .din0(trunc_ln332_fu_1218_p1),
    .din1(grp_fu_2093_p1),
    .din2(acc_V_0_0_reg_1039),
    .dout(grp_fu_2093_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U57(
    .din0(tmp_95_fu_1234_p4),
    .din1(grp_fu_2101_p1),
    .din2(acc_V_1_0_reg_1027),
    .dout(grp_fu_2101_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U58(
    .din0(tmp_96_fu_1248_p4),
    .din1(grp_fu_2109_p1),
    .din2(acc_V_2_0_reg_1015),
    .dout(grp_fu_2109_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U59(
    .din0(tmp_97_fu_1262_p4),
    .din1(grp_fu_2117_p1),
    .din2(acc_V_3_0_reg_1003),
    .dout(grp_fu_2117_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U60(
    .din0(tmp_98_fu_1276_p4),
    .din1(grp_fu_2125_p1),
    .din2(acc_V_4_0_reg_991),
    .dout(grp_fu_2125_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U61(
    .din0(tmp_99_fu_1290_p4),
    .din1(grp_fu_2133_p1),
    .din2(acc_V_5_0_reg_979),
    .dout(grp_fu_2133_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U62(
    .din0(tmp_100_fu_1304_p4),
    .din1(grp_fu_2141_p1),
    .din2(acc_V_6_0_reg_967),
    .dout(grp_fu_2141_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U63(
    .din0(tmp_101_fu_1318_p4),
    .din1(grp_fu_2149_p1),
    .din2(acc_V_7_0_reg_955),
    .dout(grp_fu_2149_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U64(
    .din0(tmp_102_fu_1332_p4),
    .din1(grp_fu_2157_p1),
    .din2(acc_V_8_0_reg_943),
    .dout(grp_fu_2157_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U65(
    .din0(tmp_103_fu_1346_p4),
    .din1(grp_fu_2165_p1),
    .din2(acc_V_9_0_reg_931),
    .dout(grp_fu_2165_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U66(
    .din0(tmp_104_fu_1360_p4),
    .din1(grp_fu_2173_p1),
    .din2(acc_V_10_0_reg_919),
    .dout(grp_fu_2173_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U67(
    .din0(tmp_105_fu_1374_p4),
    .din1(grp_fu_2181_p1),
    .din2(acc_V_11_0_reg_907),
    .dout(grp_fu_2181_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U68(
    .din0(tmp_106_fu_1388_p4),
    .din1(grp_fu_2189_p1),
    .din2(acc_V_12_0_reg_895),
    .dout(grp_fu_2189_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U69(
    .din0(tmp_107_fu_1402_p4),
    .din1(grp_fu_2197_p1),
    .din2(acc_V_13_0_reg_883),
    .dout(grp_fu_2197_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U70(
    .din0(tmp_108_fu_1416_p4),
    .din1(grp_fu_2205_p1),
    .din2(acc_V_14_0_reg_871),
    .dout(grp_fu_2205_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U71(
    .din0(tmp_109_fu_1430_p4),
    .din1(grp_fu_2213_p1),
    .din2(acc_V_15_0_reg_859),
    .dout(grp_fu_2213_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U72(
    .din0(tmp_110_fu_1444_p4),
    .din1(grp_fu_2221_p1),
    .din2(acc_V_16_0_reg_847),
    .dout(grp_fu_2221_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U73(
    .din0(tmp_111_fu_1458_p4),
    .din1(grp_fu_2229_p1),
    .din2(acc_V_17_0_reg_835),
    .dout(grp_fu_2229_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U74(
    .din0(tmp_112_fu_1472_p4),
    .din1(grp_fu_2237_p1),
    .din2(acc_V_18_0_reg_823),
    .dout(grp_fu_2237_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U75(
    .din0(tmp_113_fu_1486_p4),
    .din1(grp_fu_2245_p1),
    .din2(acc_V_19_0_reg_811),
    .dout(grp_fu_2245_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U76(
    .din0(tmp_114_fu_1500_p4),
    .din1(grp_fu_2253_p1),
    .din2(acc_V_20_0_reg_799),
    .dout(grp_fu_2253_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U77(
    .din0(tmp_115_fu_1514_p4),
    .din1(grp_fu_2261_p1),
    .din2(acc_V_21_0_reg_787),
    .dout(grp_fu_2261_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U78(
    .din0(tmp_116_fu_1528_p4),
    .din1(grp_fu_2269_p1),
    .din2(acc_V_22_0_reg_775),
    .dout(grp_fu_2269_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U79(
    .din0(tmp_117_fu_1542_p4),
    .din1(grp_fu_2277_p1),
    .din2(acc_V_23_0_reg_763),
    .dout(grp_fu_2277_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U80(
    .din0(tmp_118_fu_1556_p4),
    .din1(grp_fu_2285_p1),
    .din2(acc_V_24_0_reg_751),
    .dout(grp_fu_2285_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U81(
    .din0(tmp_119_fu_1570_p4),
    .din1(grp_fu_2293_p1),
    .din2(acc_V_25_0_reg_739),
    .dout(grp_fu_2293_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U82(
    .din0(tmp_120_fu_1584_p4),
    .din1(grp_fu_2301_p1),
    .din2(acc_V_26_0_reg_727),
    .dout(grp_fu_2301_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U83(
    .din0(tmp_121_fu_1598_p4),
    .din1(grp_fu_2309_p1),
    .din2(acc_V_27_0_reg_715),
    .dout(grp_fu_2309_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U84(
    .din0(tmp_122_fu_1612_p4),
    .din1(grp_fu_2317_p1),
    .din2(acc_V_28_0_reg_703),
    .dout(grp_fu_2317_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U85(
    .din0(tmp_123_fu_1626_p4),
    .din1(grp_fu_2325_p1),
    .din2(acc_V_29_0_reg_691),
    .dout(grp_fu_2325_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U86(
    .din0(tmp_124_fu_1640_p4),
    .din1(grp_fu_2333_p1),
    .din2(acc_V_30_0_reg_679),
    .dout(grp_fu_2333_p3)
);

myproject_mac_muladd_6s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_6s_16s_24ns_24_1_1_U87(
    .din0(tmp_3_fu_1654_p4),
    .din1(layer_in_V_6_q0),
    .din2(acc_V_31_0_reg_667),
    .dout(grp_fu_2341_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_0_0_reg_1039 <= grp_fu_2093_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1039 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_10_0_reg_919 <= grp_fu_2173_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_919 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_11_0_reg_907 <= grp_fu_2181_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_907 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_12_0_reg_895 <= grp_fu_2189_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_895 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_13_0_reg_883 <= grp_fu_2197_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_883 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_14_0_reg_871 <= grp_fu_2205_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_871 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_15_0_reg_859 <= grp_fu_2213_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_859 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_16_0_reg_847 <= grp_fu_2221_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_847 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_17_0_reg_835 <= grp_fu_2229_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_835 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_18_0_reg_823 <= grp_fu_2237_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_823 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_19_0_reg_811 <= grp_fu_2245_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_811 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_1_0_reg_1027 <= grp_fu_2101_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1027 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_20_0_reg_799 <= grp_fu_2253_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_799 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_21_0_reg_787 <= grp_fu_2261_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_787 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_22_0_reg_775 <= grp_fu_2269_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_775 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_23_0_reg_763 <= grp_fu_2277_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_763 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_24_0_reg_751 <= grp_fu_2285_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_751 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_25_0_reg_739 <= grp_fu_2293_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_739 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_26_0_reg_727 <= grp_fu_2301_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_727 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_27_0_reg_715 <= grp_fu_2309_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_715 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_28_0_reg_703 <= grp_fu_2317_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_703 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_29_0_reg_691 <= grp_fu_2325_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_691 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_2_0_reg_1015 <= grp_fu_2109_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1015 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_30_0_reg_679 <= grp_fu_2333_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_679 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_31_0_reg_667 <= grp_fu_2341_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_667 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_3_0_reg_1003 <= grp_fu_2117_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1003 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_4_0_reg_991 <= grp_fu_2125_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_991 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_5_0_reg_979 <= grp_fu_2133_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_979 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_6_0_reg_967 <= grp_fu_2141_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_967 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_7_0_reg_955 <= grp_fu_2149_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_955 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_8_0_reg_943 <= grp_fu_2157_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_943 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2561 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_9_0_reg_931 <= grp_fu_2165_p3;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_931 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_0_i_reg_656 <= i1_fu_1111_p2;
    end else if (((icmp_ln313_fu_1093_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_0_i_reg_656 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_0_i_reg_645 <= i_reg_2512;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_645 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        i_ic_0_i_reg_1062 <= i_ic_reg_2893;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_ic_0_i_reg_1062 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1200_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1051 <= ir_fu_1206_p2;
    end else if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1051 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_655)) begin
            pX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_653)) begin
            pX_1 <= add_ln359_fu_2012_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_591)) begin
            pY_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_470)) begin
            pY_1 <= add_ln354_fu_2058_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_655)) begin
            sX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_653)) begin
            sX_1 <= select_ln361_fu_2028_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_591)) begin
            storemerge_i_reg_1073 <= 32'd0;
        end else if ((1'b1 == ap_condition_470)) begin
            storemerge_i_reg_1073 <= select_ln356_fu_2074_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_4_reg_2557 <= and_ln326_4_fu_1194_p2;
        icmp_ln326_4_reg_2540 <= icmp_ln326_4_fu_1136_p2;
        icmp_ln326_reg_2530 <= icmp_ln326_fu_1126_p2;
        pX_1_load_reg_2551 <= pX_1;
        pY_1_load_reg_2545 <= pY_1;
        sX_1_load_reg_2525 <= sX_1;
        sY_1_load_reg_2535 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_4_reg_2557) & (1'b1 == ap_CS_fsm_state23))) begin
        i_ic_reg_2893 <= i_ic_fu_1996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2512 <= i_fu_1099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_2561 <= icmp_ln324_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((1'd0 == and_ln326_4_reg_2557) | (icmp_ln338_fu_1990_p2 == 1'd1)))) begin
        icmp_ln346_reg_2903 <= icmp_ln346_fu_2007_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_2903 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        sY_1 <= storemerge_i_reg_1073;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln708_47_reg_2740 <= {{acc_V_2_0_reg_1015[22:7]}};
        trunc_ln708_48_reg_2745 <= {{acc_V_3_0_reg_1003[22:7]}};
        trunc_ln708_49_reg_2750 <= {{acc_V_4_0_reg_991[22:7]}};
        trunc_ln708_50_reg_2755 <= {{acc_V_5_0_reg_979[22:7]}};
        trunc_ln708_51_reg_2760 <= {{acc_V_6_0_reg_967[22:7]}};
        trunc_ln708_52_reg_2765 <= {{acc_V_7_0_reg_955[22:7]}};
        trunc_ln708_53_reg_2770 <= {{acc_V_8_0_reg_943[22:7]}};
        trunc_ln708_54_reg_2775 <= {{acc_V_9_0_reg_931[22:7]}};
        trunc_ln708_55_reg_2780 <= {{acc_V_10_0_reg_919[22:7]}};
        trunc_ln708_56_reg_2785 <= {{acc_V_11_0_reg_907[22:7]}};
        trunc_ln708_57_reg_2790 <= {{acc_V_12_0_reg_895[22:7]}};
        trunc_ln708_58_reg_2795 <= {{acc_V_13_0_reg_883[22:7]}};
        trunc_ln708_59_reg_2800 <= {{acc_V_14_0_reg_871[22:7]}};
        trunc_ln708_60_reg_2805 <= {{acc_V_15_0_reg_859[22:7]}};
        trunc_ln708_61_reg_2810 <= {{acc_V_16_0_reg_847[22:7]}};
        trunc_ln708_62_reg_2815 <= {{acc_V_17_0_reg_835[22:7]}};
        trunc_ln708_63_reg_2820 <= {{acc_V_18_0_reg_823[22:7]}};
        trunc_ln708_64_reg_2825 <= {{acc_V_19_0_reg_811[22:7]}};
        trunc_ln708_65_reg_2830 <= {{acc_V_20_0_reg_799[22:7]}};
        trunc_ln708_66_reg_2835 <= {{acc_V_21_0_reg_787[22:7]}};
        trunc_ln708_67_reg_2840 <= {{acc_V_22_0_reg_775[22:7]}};
        trunc_ln708_68_reg_2845 <= {{acc_V_23_0_reg_763[22:7]}};
        trunc_ln708_69_reg_2850 <= {{acc_V_24_0_reg_751[22:7]}};
        trunc_ln708_70_reg_2855 <= {{acc_V_25_0_reg_739[22:7]}};
        trunc_ln708_71_reg_2860 <= {{acc_V_26_0_reg_727[22:7]}};
        trunc_ln708_72_reg_2865 <= {{acc_V_27_0_reg_715[22:7]}};
        trunc_ln708_73_reg_2870 <= {{acc_V_28_0_reg_703[22:7]}};
        trunc_ln708_74_reg_2875 <= {{acc_V_29_0_reg_691[22:7]}};
        trunc_ln708_75_reg_2880 <= {{acc_V_30_0_reg_679[22:7]}};
        trunc_ln708_76_reg_2885 <= {{acc_V_31_0_reg_667[22:7]}};
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_1200_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_6_address0 = zext_ln332_fu_1212_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_6_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_address0;
    end else begin
        layer_in_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_6_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_ce0;
    end else begin
        layer_in_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_6_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_output_V_we0;
    end else begin
        layer_in_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = zext_ln340_fu_2002_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = trunc_ln708_75_reg_2880;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = trunc_ln708_73_reg_2870;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = trunc_ln708_71_reg_2860;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = trunc_ln708_69_reg_2850;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = trunc_ln708_67_reg_2840;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = trunc_ln708_65_reg_2830;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = trunc_ln708_63_reg_2820;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = trunc_ln708_61_reg_2810;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = trunc_ln708_59_reg_2800;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = trunc_ln708_57_reg_2790;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = trunc_ln708_55_reg_2780;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = trunc_ln708_53_reg_2770;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = trunc_ln708_51_reg_2760;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = trunc_ln708_49_reg_2750;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = trunc_ln708_47_reg_2740;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = {{acc_V_0_0_reg_1039[22:7]}};
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = trunc_ln708_76_reg_2885;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = trunc_ln708_74_reg_2875;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = trunc_ln708_72_reg_2865;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = trunc_ln708_70_reg_2855;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = trunc_ln708_68_reg_2845;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = trunc_ln708_66_reg_2835;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = trunc_ln708_64_reg_2825;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = trunc_ln708_62_reg_2815;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = trunc_ln708_60_reg_2805;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = trunc_ln708_58_reg_2795;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = trunc_ln708_56_reg_2785;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = trunc_ln708_54_reg_2775;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = trunc_ln708_52_reg_2765;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = trunc_ln708_50_reg_2755;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = trunc_ln708_48_reg_2745;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = {{acc_V_1_0_reg_1027[22:7]}};
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_address0 = zext_ln317_fu_1117_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln315_fu_1105_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln326_4_fu_1194_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1200_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1200_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & ((1'd0 == and_ln326_4_reg_2557) | (icmp_ln338_fu_1990_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln354_fu_2058_p2 = (pY_1_load_reg_2545 + 32'd1);

assign add_ln356_fu_2069_p2 = (sY_1_load_reg_2535 + 32'd1);

assign add_ln359_fu_2012_p2 = (pX_1_load_reg_2551 + 32'd1);

assign add_ln361_fu_2023_p2 = (sX_1_load_reg_2525 + 32'd1);

assign and_ln326_3_fu_1188_p2 = (icmp_ln326_6_fu_1176_p2 & icmp_ln326_5_fu_1156_p2);

assign and_ln326_4_fu_1194_p2 = (and_ln326_fu_1182_p2 & and_ln326_3_fu_1188_p2);

assign and_ln326_fu_1182_p2 = (icmp_ln326_fu_1126_p2 & icmp_ln326_4_fu_1136_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((icmp_ln315_fu_1105_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_470 = (((icmp_ln350_fu_2053_p2 == 1'd0) & (1'd0 == and_ln326_4_reg_2557) & (icmp_ln346_fu_2007_p2 == 1'd1)) | ((icmp_ln350_fu_2053_p2 == 1'd0) & (icmp_ln346_fu_2007_p2 == 1'd1) & (icmp_ln338_fu_1990_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_591 = (((1'd0 == and_ln326_4_reg_2557) & (icmp_ln350_fu_2053_p2 == 1'd1) & (icmp_ln346_fu_2007_p2 == 1'd1)) | ((icmp_ln350_fu_2053_p2 == 1'd1) & (icmp_ln346_fu_2007_p2 == 1'd1) & (icmp_ln338_fu_1990_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_653 = (((icmp_ln346_fu_2007_p2 == 1'd0) & (1'd0 == and_ln326_4_reg_2557)) | ((icmp_ln346_fu_2007_p2 == 1'd0) & (icmp_ln338_fu_1990_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_655 = (((1'd0 == and_ln326_4_reg_2557) & (icmp_ln346_fu_2007_p2 == 1'd1)) | ((icmp_ln346_fu_2007_p2 == 1'd1) & (icmp_ln338_fu_1990_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1084_ap_start_reg;

assign grp_fu_2093_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2101_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2109_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2117_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2125_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2133_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2141_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2149_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2157_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2165_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2173_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2181_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2189_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2197_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2205_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2213_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2221_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2229_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2237_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2245_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2253_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2261_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2269_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2277_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2285_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2293_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2301_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2309_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2317_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2325_p1 = sext_ln1116_fu_1222_p1;

assign grp_fu_2333_p1 = sext_ln1116_fu_1222_p1;

assign i1_fu_1111_p2 = (i1_0_i_reg_656 + 6'd1);

assign i_fu_1099_p2 = (i_0_i_reg_645 + 13'd1);

assign i_ic_fu_1996_p2 = (i_ic_0_i_reg_1062 + 6'd1);

assign icmp_ln313_fu_1093_p2 = ((i_0_i_reg_645 == 13'd4356) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1105_p2 = ((i1_0_i_reg_656 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1200_p2 = ((in_index_reg_1051 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln326_4_fu_1136_p2 = ((sY_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_5_fu_1156_p2 = (($signed(tmp_5_fu_1146_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_6_fu_1176_p2 = (($signed(tmp_6_fu_1166_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1126_p2 = ((sX_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_1990_p2 = ((i_ic_0_i_reg_1062 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_2007_p2 = ((pX_1_load_reg_2551 == 32'd65) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_2053_p2 = ((pY_1_load_reg_2545 == 32'd65) ? 1'b1 : 1'b0);

assign ir_fu_1206_p2 = (in_index_reg_1051 + 9'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_2074_p3 = ((icmp_ln326_4_reg_2540[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_2069_p2);

assign select_ln361_fu_2028_p3 = ((icmp_ln326_reg_2530[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_2023_p2);

assign sext_ln1116_fu_1222_p0 = layer_in_V_6_q0;

assign sext_ln1116_fu_1222_p1 = sext_ln1116_fu_1222_p0;

assign start_out = real_start;

assign tmp_100_fu_1304_p4 = {{w5_V_q0[55:48]}};

assign tmp_101_fu_1318_p4 = {{w5_V_q0[63:56]}};

assign tmp_102_fu_1332_p4 = {{w5_V_q0[71:64]}};

assign tmp_103_fu_1346_p4 = {{w5_V_q0[79:72]}};

assign tmp_104_fu_1360_p4 = {{w5_V_q0[87:80]}};

assign tmp_105_fu_1374_p4 = {{w5_V_q0[95:88]}};

assign tmp_106_fu_1388_p4 = {{w5_V_q0[103:96]}};

assign tmp_107_fu_1402_p4 = {{w5_V_q0[111:104]}};

assign tmp_108_fu_1416_p4 = {{w5_V_q0[119:112]}};

assign tmp_109_fu_1430_p4 = {{w5_V_q0[127:120]}};

assign tmp_110_fu_1444_p4 = {{w5_V_q0[135:128]}};

assign tmp_111_fu_1458_p4 = {{w5_V_q0[143:136]}};

assign tmp_112_fu_1472_p4 = {{w5_V_q0[151:144]}};

assign tmp_113_fu_1486_p4 = {{w5_V_q0[159:152]}};

assign tmp_114_fu_1500_p4 = {{w5_V_q0[167:160]}};

assign tmp_115_fu_1514_p4 = {{w5_V_q0[175:168]}};

assign tmp_116_fu_1528_p4 = {{w5_V_q0[183:176]}};

assign tmp_117_fu_1542_p4 = {{w5_V_q0[191:184]}};

assign tmp_118_fu_1556_p4 = {{w5_V_q0[199:192]}};

assign tmp_119_fu_1570_p4 = {{w5_V_q0[207:200]}};

assign tmp_120_fu_1584_p4 = {{w5_V_q0[215:208]}};

assign tmp_121_fu_1598_p4 = {{w5_V_q0[223:216]}};

assign tmp_122_fu_1612_p4 = {{w5_V_q0[231:224]}};

assign tmp_123_fu_1626_p4 = {{w5_V_q0[239:232]}};

assign tmp_124_fu_1640_p4 = {{w5_V_q0[247:240]}};

assign tmp_3_fu_1654_p4 = {{w5_V_q0[253:248]}};

assign tmp_5_fu_1146_p4 = {{pY_1[31:1]}};

assign tmp_6_fu_1166_p4 = {{pX_1[31:1]}};

assign tmp_95_fu_1234_p4 = {{w5_V_q0[15:8]}};

assign tmp_96_fu_1248_p4 = {{w5_V_q0[23:16]}};

assign tmp_97_fu_1262_p4 = {{w5_V_q0[31:24]}};

assign tmp_98_fu_1276_p4 = {{w5_V_q0[39:32]}};

assign tmp_99_fu_1290_p4 = {{w5_V_q0[47:40]}};

assign trunc_ln332_fu_1218_p1 = w5_V_q0[7:0];

assign w5_V_address0 = zext_ln332_fu_1212_p1;

assign zext_ln317_fu_1117_p1 = i1_0_i_reg_656;

assign zext_ln332_fu_1212_p1 = in_index_reg_1051;

assign zext_ln340_fu_2002_p1 = i_ic_0_i_reg_1062;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
