;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -71, <-20
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	ADD #12, @30
	SPL 12, #10
	SPL 12, #10
	SPL 12, #10
	SUB 12, @10
	ADD 510, 60
	JMP <627, 512
	JMP <627, 512
	SUB @200, @-2
	ADD #-207, <425
	ADD #-207, <425
	ADD 72, 0
	ADD 130, 9
	ADD #-207, <425
	SUB @0, @2
	ADD #-207, <425
	SUB 720, -0
	SPL 12, #10
	SUB 720, -0
	CMP <700, @2
	SUB 2, @0
	SUB #12, @0
	JMP <627, 512
	SUB #12, @30
	SUB #0, -0
	SPL 0, <-2
	JMZ @-207, @425
	JMZ @-207, @425
	ADD 72, 0
	SLT 130, 9
	ADD 210, -30
	SPL 0, @-82
	SUB #72, @200
	MOV 600, 90
	SPL 0, @-82
	CMP -7, <-420
	CMP -7, <-420
	SUB <700, @2
	ADD 160, 9
	SUB #0, 8
	SUB 160, 9
	CMP -7, <-420
	MOV -1, <-20
	SPL 0, <-2
