

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Fri Dec 13 13:11:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |       42|       42|         8|          5|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bank_V = alloca i32 1"   --->   Operation 11 'alloca' 'bank_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last_wrd"   --->   Operation 12 'read' 'last_wrd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln114_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln114"   --->   Operation 13 'read' 'add_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125"   --->   Operation 14 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset"   --->   Operation 15 'read' 'word_buffer_m_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln125_cast2 = zext i4 %zext_ln125_read"   --->   Operation 17 'zext' 'zext_ln125_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i4 %zext_ln125_read"   --->   Operation 18 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %bank_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bank_V_2 = load i4 %bank_V"   --->   Operation 21 'load' 'bank_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %bank_V_2, i4 8"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln840 = add i4 %bank_V_2, i4 1"   --->   Operation 25 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln1027, void %for.body.split, void %VITIS_LOOP_83_2.i.preheader.exitStub" [Accel.cpp:113]   --->   Operation 26 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bank_V_cast = zext i4 %bank_V_2"   --->   Operation 27 'zext' 'bank_V_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i4 %bank_V_2" [Accel.cpp:127]   --->   Operation 28 'zext' 'zext_ln127' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln127 = add i5 %zext_ln125_cast, i5 %zext_ln127" [Accel.cpp:127]   --->   Operation 29 'add' 'add_ln127' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs = trunc i4 %bank_V_2"   --->   Operation 30 'trunc' 'lhs' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %lhs"   --->   Operation 31 'zext' 'zext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%s_idx_V = add i6 %add_ln114_read, i6 %zext_ln186" [Accel.cpp:114]   --->   Operation 32 'add' 's_idx_V' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %s_idx_V, i32 5"   --->   Operation 33 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %tmp_24, void %VITIS_LOOP_124_3, void %VITIS_LOOP_117_2_ifconv" [Accel.cpp:115]   --->   Operation 34 'br' 'br_ln115' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln125 = add i6 %zext_ln125_cast2, i6 %s_idx_V" [Accel.cpp:125]   --->   Operation 35 'add' 'add_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i6 %add_ln125" [Accel.cpp:125]   --->   Operation 36 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln125, i3 0" [Accel.cpp:125]   --->   Operation 37 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln125, i1 0" [Accel.cpp:125]   --->   Operation 38 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i7 %tmp_25" [Accel.cpp:125]   --->   Operation 39 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln125_1 = add i8 %p_shl4, i8 %zext_ln125_1" [Accel.cpp:125]   --->   Operation 40 'add' 'add_ln125_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln125 = or i8 %add_ln125_1, i8 1" [Accel.cpp:125]   --->   Operation 41 'or' 'or_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i8 %or_ln125" [Accel.cpp:125]   --->   Operation 42 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_3" [Accel.cpp:125]   --->   Operation 43 'getelementptr' 'word_buffer_m_addr' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln125_2 = add i8 %add_ln125_1, i8 2" [Accel.cpp:125]   --->   Operation 44 'add' 'add_ln125_2' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i8 %add_ln125_2" [Accel.cpp:125]   --->   Operation 45 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_4" [Accel.cpp:125]   --->   Operation 46 'getelementptr' 'word_buffer_m_addr_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.0, void %for.inc63.1.critedge" [Accel.cpp:125]   --->   Operation 47 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr" [Accel.cpp:125]   --->   Operation 48 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 49 [2/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1" [Accel.cpp:125]   --->   Operation 49 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr i1 %rb, i64 0, i64 %bank_V_cast" [Accel.cpp:128]   --->   Operation 50 'getelementptr' 'rb_addr_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.63ns)   --->   "%rb_load_1 = load i3 %rb_addr_1" [Accel.cpp:128]   --->   Operation 51 'load' 'rb_load_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%s_idx_V_cast = add i3 %trunc_ln_read, i3 %lhs"   --->   Operation 52 'add' 's_idx_V_cast' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i3 0" [Accel.cpp:118]   --->   Operation 53 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i7 %tmp_9" [Accel.cpp:118]   --->   Operation 54 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i1 0" [Accel.cpp:118]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i5 %tmp_s" [Accel.cpp:118]   --->   Operation 56 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln118_7 = add i8 %zext_ln118_8, i8 %zext_ln118_9" [Accel.cpp:118]   --->   Operation 57 'add' 'add_ln118_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln118_1 = or i8 %add_ln118_7, i8 1" [Accel.cpp:118]   --->   Operation 58 'or' 'or_ln118_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln118_11 = zext i8 %or_ln118_1" [Accel.cpp:118]   --->   Operation 59 'zext' 'zext_ln118_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_11" [Accel.cpp:118]   --->   Operation 60 'getelementptr' 'old_word_buffer_m_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln118_8 = add i8 %add_ln118_7, i8 2" [Accel.cpp:118]   --->   Operation 61 'add' 'add_ln118_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln118_12 = zext i8 %add_ln118_8" [Accel.cpp:118]   --->   Operation 62 'zext' 'zext_ln118_12' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_12" [Accel.cpp:118]   --->   Operation 63 'getelementptr' 'old_word_buffer_m_addr_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:118]   --->   Operation 64 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 65 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:118]   --->   Operation 65 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_cast" [Accel.cpp:121]   --->   Operation 66 'getelementptr' 'rb_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:121]   --->   Operation 67 'load' 'rb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln113 = store i4 %add_ln840, i4 %bank_V" [Accel.cpp:113]   --->   Operation 68 'store' 'store_ln113' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127, i3 0" [Accel.cpp:127]   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln127, i1 0" [Accel.cpp:127]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %tmp" [Accel.cpp:127]   --->   Operation 71 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln127_1 = add i8 %p_shl, i8 %zext_ln127_1" [Accel.cpp:127]   --->   Operation 72 'add' 'add_ln127_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln118 = or i8 %add_ln127_1, i8 1" [Accel.cpp:118]   --->   Operation 73 'or' 'or_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %or_ln118" [Accel.cpp:118]   --->   Operation 74 'zext' 'zext_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118" [Accel.cpp:118]   --->   Operation 75 'getelementptr' 'line_buffer_m_2_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln125_3 = add i8 %add_ln125_1, i8 3" [Accel.cpp:125]   --->   Operation 76 'add' 'add_ln125_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i8 %add_ln125_3" [Accel.cpp:125]   --->   Operation 77 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_5" [Accel.cpp:125]   --->   Operation 78 'getelementptr' 'word_buffer_m_addr_10' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln125_4 = add i8 %add_ln125_1, i8 4" [Accel.cpp:125]   --->   Operation 79 'add' 'add_ln125_4' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i8 %add_ln125_4" [Accel.cpp:125]   --->   Operation 80 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_6" [Accel.cpp:125]   --->   Operation 81 'getelementptr' 'word_buffer_m_addr_11' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr" [Accel.cpp:125]   --->   Operation 82 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 83 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load, i8 %line_buffer_m_2_addr_2" [Accel.cpp:125]   --->   Operation 83 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 84 [1/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1" [Accel.cpp:125]   --->   Operation 84 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.1" [Accel.cpp:125]   --->   Operation 85 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_2 : Operation 86 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_2" [Accel.cpp:125]   --->   Operation 86 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.1"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_2 : Operation 88 [2/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10" [Accel.cpp:125]   --->   Operation 88 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 89 [2/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11" [Accel.cpp:125]   --->   Operation 89 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 90 [1/2] (0.63ns)   --->   "%rb_load_1 = load i3 %rb_addr_1" [Accel.cpp:128]   --->   Operation 90 'load' 'rb_load_1' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %rb_load_1, void %cond.false84, void %cond.true83" [Accel.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.41ns)   --->   "%br_ln128 = br void %for.inc93" [Accel.cpp:128]   --->   Operation 92 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & rb_load_1) | (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.41>
ST_2 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln118_9 = add i8 %add_ln118_7, i8 3" [Accel.cpp:118]   --->   Operation 93 'add' 'add_ln118_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln118_13 = zext i8 %add_ln118_9" [Accel.cpp:118]   --->   Operation 94 'zext' 'zext_ln118_13' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_13" [Accel.cpp:118]   --->   Operation 95 'getelementptr' 'old_word_buffer_m_addr_2' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln118_10 = add i8 %add_ln118_7, i8 4" [Accel.cpp:118]   --->   Operation 96 'add' 'add_ln118_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i8 %add_ln118_10" [Accel.cpp:118]   --->   Operation 97 'zext' 'zext_ln118_14' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_14" [Accel.cpp:118]   --->   Operation 98 'getelementptr' 'old_word_buffer_m_addr_3' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:118]   --->   Operation 99 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 100 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_2_addr_2" [Accel.cpp:118]   --->   Operation 100 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 101 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:118]   --->   Operation 101 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 102 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:118]   --->   Operation 102 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 103 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:118]   --->   Operation 103 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 104 [1/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:121]   --->   Operation 104 'load' 'rb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/1] (0.41ns)   --->   "%br_ln121 = br i1 %rb_load, void %cond.false35, void %for.inc93" [Accel.cpp:121]   --->   Operation 105 'br' 'br_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.41>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln118 = add i8 %add_ln127_1, i8 2" [Accel.cpp:118]   --->   Operation 106 'add' 'add_ln118' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118" [Accel.cpp:118]   --->   Operation 107 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_3 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_1" [Accel.cpp:118]   --->   Operation 108 'getelementptr' 'line_buffer_m_2_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln118_1 = add i8 %add_ln127_1, i8 3" [Accel.cpp:118]   --->   Operation 109 'add' 'add_ln118_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %add_ln118_1" [Accel.cpp:118]   --->   Operation 110 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_4 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_2" [Accel.cpp:118]   --->   Operation 111 'getelementptr' 'line_buffer_m_2_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln125_5 = add i8 %add_ln125_1, i8 5" [Accel.cpp:125]   --->   Operation 112 'add' 'add_ln125_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i8 %add_ln125_5" [Accel.cpp:125]   --->   Operation 113 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_7" [Accel.cpp:125]   --->   Operation 114 'getelementptr' 'word_buffer_m_addr_13' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln125_6 = add i8 %add_ln125_1, i8 6" [Accel.cpp:125]   --->   Operation 115 'add' 'add_ln125_6' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln125_8 = zext i8 %add_ln125_6" [Accel.cpp:125]   --->   Operation 116 'zext' 'zext_ln125_8' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_8" [Accel.cpp:125]   --->   Operation 117 'getelementptr' 'word_buffer_m_addr_14' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10" [Accel.cpp:125]   --->   Operation 118 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 119 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_2_addr_4" [Accel.cpp:125]   --->   Operation 119 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 120 [1/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11" [Accel.cpp:125]   --->   Operation 120 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.3" [Accel.cpp:125]   --->   Operation 121 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_3 : Operation 122 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_4" [Accel.cpp:125]   --->   Operation 122 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 123 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.3"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_3 : Operation 124 [2/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13" [Accel.cpp:125]   --->   Operation 124 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 125 [2/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14" [Accel.cpp:125]   --->   Operation 125 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln118_11 = add i8 %add_ln118_7, i8 5" [Accel.cpp:118]   --->   Operation 126 'add' 'add_ln118_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i8 %add_ln118_11" [Accel.cpp:118]   --->   Operation 127 'zext' 'zext_ln118_15' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_15" [Accel.cpp:118]   --->   Operation 128 'getelementptr' 'old_word_buffer_m_addr_4' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln118_12 = add i8 %add_ln118_7, i8 6" [Accel.cpp:118]   --->   Operation 129 'add' 'add_ln118_12' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i8 %add_ln118_12" [Accel.cpp:118]   --->   Operation 130 'zext' 'zext_ln118_16' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_16" [Accel.cpp:118]   --->   Operation 131 'getelementptr' 'old_word_buffer_m_addr_5' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_4, i8 %line_buffer_m_2_addr_3" [Accel.cpp:118]   --->   Operation 132 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 133 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:118]   --->   Operation 133 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 134 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:118]   --->   Operation 134 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 135 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:118]   --->   Operation 135 'load' 'old_word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 136 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:118]   --->   Operation 136 'load' 'old_word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln118_2 = add i8 %add_ln127_1, i8 4" [Accel.cpp:118]   --->   Operation 137 'add' 'add_ln118_2' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %add_ln118_2" [Accel.cpp:118]   --->   Operation 138 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_5 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_3" [Accel.cpp:118]   --->   Operation 139 'getelementptr' 'line_buffer_m_2_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln118_3 = add i8 %add_ln127_1, i8 5" [Accel.cpp:118]   --->   Operation 140 'add' 'add_ln118_3' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i8 %add_ln118_3" [Accel.cpp:118]   --->   Operation 141 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_6 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_4" [Accel.cpp:118]   --->   Operation 142 'getelementptr' 'line_buffer_m_2_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln118_4 = add i8 %add_ln127_1, i8 6" [Accel.cpp:118]   --->   Operation 143 'add' 'add_ln118_4' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i8 %add_ln118_4" [Accel.cpp:118]   --->   Operation 144 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_7 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_5" [Accel.cpp:118]   --->   Operation 145 'getelementptr' 'line_buffer_m_2_addr_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln125_7 = add i8 %add_ln125_1, i8 7" [Accel.cpp:125]   --->   Operation 146 'add' 'add_ln125_7' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln125_9 = zext i8 %add_ln125_7" [Accel.cpp:125]   --->   Operation 147 'zext' 'zext_ln125_9' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_9" [Accel.cpp:125]   --->   Operation 148 'getelementptr' 'word_buffer_m_addr_16' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln125_8 = add i8 %add_ln125_1, i8 8" [Accel.cpp:125]   --->   Operation 149 'add' 'add_ln125_8' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln125_10 = zext i8 %add_ln125_8" [Accel.cpp:125]   --->   Operation 150 'zext' 'zext_ln125_10' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_10" [Accel.cpp:125]   --->   Operation 151 'getelementptr' 'word_buffer_m_addr_17' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ref_tmp50_0_1 = phi i2 %word_buffer_m_load_2, void %cond.false52.0, i2 0, void %for.inc63.1.critedge" [Accel.cpp:125]   --->   Operation 152 'phi' 'ref_tmp50_0_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_1, i8 %line_buffer_m_2_addr_3" [Accel.cpp:125]   --->   Operation 153 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.2, void %for.inc63.3.critedge" [Accel.cpp:125]   --->   Operation 154 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%ref_tmp50_0_3 = phi i2 %word_buffer_m_load_17, void %cond.false52.2, i2 0, void %for.inc63.3.critedge" [Accel.cpp:125]   --->   Operation 155 'phi' 'ref_tmp50_0_3' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_3, i8 %line_buffer_m_2_addr_5" [Accel.cpp:125]   --->   Operation 156 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.4, void %for.inc63.5.critedge" [Accel.cpp:125]   --->   Operation 157 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13" [Accel.cpp:125]   --->   Operation 158 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 159 [1/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14" [Accel.cpp:125]   --->   Operation 159 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.5" [Accel.cpp:125]   --->   Operation 160 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_4 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.5"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_4 : Operation 162 [2/2] (0.59ns)   --->   "%word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16" [Accel.cpp:125]   --->   Operation 162 'load' 'word_buffer_m_load_20' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 163 [2/2] (0.59ns)   --->   "%word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17" [Accel.cpp:125]   --->   Operation 163 'load' 'word_buffer_m_load_21' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln118_13 = add i8 %add_ln118_7, i8 7" [Accel.cpp:118]   --->   Operation 164 'add' 'add_ln118_13' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln118_17 = zext i8 %add_ln118_13" [Accel.cpp:118]   --->   Operation 165 'zext' 'zext_ln118_17' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_17" [Accel.cpp:118]   --->   Operation 166 'getelementptr' 'old_word_buffer_m_addr_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln118_14 = add i8 %add_ln118_7, i8 8" [Accel.cpp:118]   --->   Operation 167 'add' 'add_ln118_14' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln118_18 = zext i8 %add_ln118_14" [Accel.cpp:118]   --->   Operation 168 'zext' 'zext_ln118_18' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_18" [Accel.cpp:118]   --->   Operation 169 'getelementptr' 'old_word_buffer_m_addr_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:118]   --->   Operation 170 'load' 'old_word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 171 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_10, i8 %line_buffer_m_2_addr_6" [Accel.cpp:118]   --->   Operation 171 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 172 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:118]   --->   Operation 172 'load' 'old_word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 173 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_11, i8 %line_buffer_m_2_addr_7" [Accel.cpp:118]   --->   Operation 173 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 174 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:118]   --->   Operation 174 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 175 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:118]   --->   Operation 175 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 176 [1/1] (0.70ns)   --->   "%add_ln118_5 = add i8 %add_ln127_1, i8 7" [Accel.cpp:118]   --->   Operation 176 'add' 'add_ln118_5' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %add_ln118_5" [Accel.cpp:118]   --->   Operation 177 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_8 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_6" [Accel.cpp:118]   --->   Operation 178 'getelementptr' 'line_buffer_m_2_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i8 %add_ln125_1" [Accel.cpp:125]   --->   Operation 179 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_2" [Accel.cpp:127]   --->   Operation 180 'getelementptr' 'word_buffer_m_addr_18' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.70ns)   --->   "%add_ln128_1 = add i8 %add_ln125_1, i8 9" [Accel.cpp:128]   --->   Operation 181 'add' 'add_ln128_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i8 %add_ln128_1" [Accel.cpp:128]   --->   Operation 182 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln128_1" [Accel.cpp:128]   --->   Operation 183 'getelementptr' 'word_buffer_m_addr_19' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_2_addr_6" [Accel.cpp:125]   --->   Operation 184 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 185 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_6" [Accel.cpp:125]   --->   Operation 185 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%ref_tmp50_0_5 = phi i2 %word_buffer_m_load_19, void %cond.false52.4, i2 0, void %for.inc63.5.critedge" [Accel.cpp:125]   --->   Operation 186 'phi' 'ref_tmp50_0_5' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_5, i8 %line_buffer_m_2_addr_7" [Accel.cpp:125]   --->   Operation 187 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %last_wrd_read, void %cond.false52.6, void %for.inc63.7.critedge" [Accel.cpp:125]   --->   Operation 188 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 189 [1/2] (0.59ns)   --->   "%word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16" [Accel.cpp:125]   --->   Operation 189 'load' 'word_buffer_m_load_20' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 190 [1/2] (0.59ns)   --->   "%word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17" [Accel.cpp:125]   --->   Operation 190 'load' 'word_buffer_m_load_21' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 191 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc63.7_ifconv" [Accel.cpp:125]   --->   Operation 191 'br' 'br_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.38>
ST_5 : Operation 192 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc63.7_ifconv"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.38>
ST_5 : Operation 193 [2/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18" [Accel.cpp:127]   --->   Operation 193 'load' 'word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %last_wrd_read, void %lor.lhs.false80, void %cond.true83" [Accel.cpp:128]   --->   Operation 194 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19" [Accel.cpp:128]   --->   Operation 195 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i8 %add_ln118_7" [Accel.cpp:118]   --->   Operation 196 'zext' 'zext_ln118_10' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_10" [Accel.cpp:120]   --->   Operation 197 'getelementptr' 'old_word_buffer_m_addr_8' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln121 = add i8 %add_ln118_7, i8 9" [Accel.cpp:121]   --->   Operation 198 'add' 'add_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [Accel.cpp:121]   --->   Operation 199 'zext' 'zext_ln121' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln121" [Accel.cpp:121]   --->   Operation 200 'getelementptr' 'old_word_buffer_m_addr_9' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_2_addr_4" [Accel.cpp:118]   --->   Operation 201 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 202 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:118]   --->   Operation 202 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 203 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_2_addr_8" [Accel.cpp:118]   --->   Operation 203 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 204 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:118]   --->   Operation 204 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 205 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:120]   --->   Operation 205 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 206 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:121]   --->   Operation 206 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln118_6 = add i8 %add_ln127_1, i8 8" [Accel.cpp:118]   --->   Operation 207 'add' 'add_ln118_6' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i8 %add_ln118_6" [Accel.cpp:118]   --->   Operation 208 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_9 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_7" [Accel.cpp:118]   --->   Operation 209 'getelementptr' 'line_buffer_m_2_addr_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %word_buffer_m_load_20, i8 %line_buffer_m_2_addr_8" [Accel.cpp:125]   --->   Operation 210 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 211 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_8" [Accel.cpp:125]   --->   Operation 211 'store' 'store_ln125' <Predicate = (!icmp_ln1027 & !tmp_24 & last_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%ref_tmp50_0_7 = phi i2 %word_buffer_m_load_21, void %cond.false52.6, i2 0, void %for.inc63.7.critedge" [Accel.cpp:125]   --->   Operation 212 'phi' 'ref_tmp50_0_7' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.59ns)   --->   "%store_ln125 = store i2 %ref_tmp50_0_7, i8 %line_buffer_m_2_addr_9" [Accel.cpp:125]   --->   Operation 213 'store' 'store_ln125' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr i1 %lb, i64 0, i64 %bank_V_cast" [Accel.cpp:127]   --->   Operation 214 'getelementptr' 'lb_addr_1' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (0.63ns)   --->   "%lb_load_1 = load i3 %lb_addr_1" [Accel.cpp:127]   --->   Operation 215 'load' 'lb_load_1' <Predicate = (!tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 216 [1/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18" [Accel.cpp:127]   --->   Operation 216 'load' 'word_buffer_m_load_1' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 217 [1/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19" [Accel.cpp:128]   --->   Operation 217 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 218 [1/1] (0.41ns)   --->   "%br_ln128 = br void %for.inc93" [Accel.cpp:128]   --->   Operation 218 'br' 'br_ln128' <Predicate = (!icmp_ln1027 & !tmp_24 & !last_wrd_read & !rb_load_1)> <Delay = 0.41>
ST_6 : Operation 219 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_9, i8 %line_buffer_m_2_addr_5" [Accel.cpp:118]   --->   Operation 219 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 220 [1/1] (0.59ns)   --->   "%store_ln118 = store i2 %old_word_buffer_m_load_7, i8 %line_buffer_m_2_addr_9" [Accel.cpp:118]   --->   Operation 220 'store' 'store_ln118' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_cast" [Accel.cpp:120]   --->   Operation 221 'getelementptr' 'lb_addr' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 222 [2/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:120]   --->   Operation 222 'load' 'lb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 223 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:120]   --->   Operation 223 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 224 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:121]   --->   Operation 224 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 225 [1/1] (0.41ns)   --->   "%br_ln121 = br void %for.inc93" [Accel.cpp:121]   --->   Operation 225 'br' 'br_ln121' <Predicate = (!icmp_ln1027 & tmp_24 & !rb_load)> <Delay = 0.41>

State 7 <SV = 6> <Delay = 1.51>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i8 %add_ln127_1" [Accel.cpp:127]   --->   Operation 226 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln127_2" [Accel.cpp:127]   --->   Operation 227 'getelementptr' 'line_buffer_m_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.70ns)   --->   "%add_ln128 = add i8 %add_ln127_1, i8 9" [Accel.cpp:128]   --->   Operation 228 'add' 'add_ln128' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i8 %add_ln128" [Accel.cpp:128]   --->   Operation 229 'zext' 'zext_ln128' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln128" [Accel.cpp:128]   --->   Operation 230 'getelementptr' 'line_buffer_m_2_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [Accel.cpp:113]   --->   Operation 231 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_7 : Operation 232 [1/2] (0.63ns)   --->   "%lb_load_1 = load i3 %lb_addr_1" [Accel.cpp:127]   --->   Operation 232 'load' 'lb_load_1' <Predicate = (!tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln127)   --->   "%or_ln127 = or i1 %lb_load_1, i1 %last_wrd_read" [Accel.cpp:127]   --->   Operation 233 'or' 'or_ln127' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_load_1" [Accel.cpp:127]   --->   Operation 234 'select' 'select_ln127' <Predicate = (!tmp_24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.59ns)   --->   "%store_ln127 = store i2 %select_ln127, i8 %line_buffer_m_2_addr" [Accel.cpp:127]   --->   Operation 235 'store' 'store_ln127' <Predicate = (!tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 236 [1/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:120]   --->   Operation 236 'load' 'lb_load' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 237 [1/1] (0.27ns)   --->   "%select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_load_1" [Accel.cpp:120]   --->   Operation 237 'select' 'select_ln120' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.59ns)   --->   "%store_ln120 = store i2 %select_ln120, i8 %line_buffer_m_2_addr" [Accel.cpp:120]   --->   Operation 238 'store' 'store_ln120' <Predicate = (!icmp_ln1027 & tmp_24)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%storemerge6 = phi i2 %old_word_buffer_m_load_2, void %cond.false35, i2 0, void %cond.true83, i2 %word_buffer_m_load_4, void %cond.false84, i2 0, void %VITIS_LOOP_117_2_ifconv" [Accel.cpp:121]   --->   Operation 239 'phi' 'storemerge6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 240 [1/1] (0.59ns)   --->   "%store_ln121 = store i2 %storemerge6, i8 %line_buffer_m_2_addr_1" [Accel.cpp:121]   --->   Operation 240 'store' 'store_ln121' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [Accel.cpp:113]   --->   Operation 241 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.42ns
The critical path consists of the following:
	'alloca' operation ('bank.V') [11]  (0 ns)
	'load' operation ('bank.V') on local variable 'bank.V' [22]  (0 ns)
	'add' operation ('s_idx.V', Accel.cpp:114) [68]  (0.706 ns)
	'add' operation ('add_ln125', Accel.cpp:125) [72]  (0.706 ns)
	'add' operation ('add_ln125_1', Accel.cpp:125) [77]  (0.705 ns)
	'add' operation ('add_ln125_2', Accel.cpp:125) [82]  (0.705 ns)
	'getelementptr' operation ('word_buffer_m_addr_1', Accel.cpp:125) [84]  (0 ns)
	'load' operation ('word_buffer_m_load_2', Accel.cpp:125) on array 'word_buffer_m' [111]  (0.594 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln125_3', Accel.cpp:125) [85]  (0.705 ns)
	'getelementptr' operation ('word_buffer_m_addr_10', Accel.cpp:125) [87]  (0 ns)
	'load' operation ('word_buffer_m_load_16', Accel.cpp:125) on array 'word_buffer_m' [121]  (0.594 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln118_1', Accel.cpp:118) [47]  (0.705 ns)
	'getelementptr' operation ('line_buffer_m_2_addr_4', Accel.cpp:118) [49]  (0 ns)
	'store' operation ('store_ln125', Accel.cpp:125) of constant 0 on array 'line_buffer_m_2' [126]  (0.594 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln125_7', Accel.cpp:125) [97]  (0.705 ns)
	'getelementptr' operation ('word_buffer_m_addr_16', Accel.cpp:125) [99]  (0 ns)
	'load' operation ('word_buffer_m_load_20', Accel.cpp:125) on array 'word_buffer_m' [145]  (0.594 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln121', Accel.cpp:121) [204]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_9', Accel.cpp:121) [206]  (0 ns)
	'load' operation ('old_word_buffer_m_load_2', Accel.cpp:121) on array 'old_word_buffer_m' [232]  (0.594 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln118_6', Accel.cpp:118) [62]  (0.705 ns)
	'getelementptr' operation ('line_buffer_m_2_addr_9', Accel.cpp:118) [64]  (0 ns)
	'store' operation ('store_ln125', Accel.cpp:125) of variable 'ref_tmp50_0_7', Accel.cpp:125 on array 'line_buffer_m_2' [154]  (0.594 ns)

 <State 7>: 1.51ns
The critical path consists of the following:
	'load' operation ('lb_load_1', Accel.cpp:127) on array 'lb' [156]  (0.639 ns)
	'or' operation ('or_ln127', Accel.cpp:127) [158]  (0 ns)
	'select' operation ('select_ln127', Accel.cpp:127) [159]  (0.278 ns)
	'store' operation ('store_ln127', Accel.cpp:127) of variable 'select_ln127', Accel.cpp:127 on array 'line_buffer_m_2' [160]  (0.594 ns)

 <State 8>: 0.594ns
The critical path consists of the following:
	'store' operation ('store_ln121', Accel.cpp:121) of variable 'storemerge6', Accel.cpp:121 on array 'line_buffer_m_2' [236]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
