{
  "Top": "vadd",
  "RtlTop": "vadd_vadd",
  "RtlPrefix": "vadd_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=0",
      "config_sdx -target=xocc",
      "config_export -vivado_phys_opt=none",
      "config_export -format=ip_catalog",
      "config_export -ipname=vadd",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=1",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=256",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=1",
      "config_interface -m_axi_addr64=1",
      "config_dataflow -strict_mode=warning"
    ]},
  "Args": {
    "in1": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmem"
      }
    },
    "in2": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmem"
      }
    },
    "out_r": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmem"
      }
    },
    "size": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["size"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "16502",
    "Uncertainty": "0.9"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "vadd",
    "Version": "1.0",
    "DisplayName": "Vadd",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/proj\/xhdhdstaff3\/rsarkari\/scout\/ScoutExamples\/101_hello_world\/src\/vadd.cpp"],
    "Vhdl": [
      "impl\/vhdl\/vadd_vadd_control_s_axi.vhd",
      "impl\/vhdl\/vadd_vadd_gmem_m_axi.vhd",
      "impl\/vhdl\/vadd_vadd_v1_buffer.vhd",
      "impl\/vhdl\/vadd_vadd.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/vadd_vadd_control_s_axi.v",
      "impl\/verilog\/vadd_vadd_gmem_m_axi.v",
      "impl\/verilog\/vadd_vadd_v1_buffer.v",
      "impl\/verilog\/vadd_vadd.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/data\/vadd_vadd.mdd",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/data\/vadd_vadd.tcl",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/xvadd_vadd.c",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/xvadd_vadd.h",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/xvadd_vadd_hw.h",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/xvadd_vadd_linux.c",
      "impl\/misc\/drivers\/vadd_vadd_v1_0\/src\/xvadd_vadd_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/proj\/xhdhdstaff3\/rsarkari\/scout\/ScoutExamples\/101_hello_world\/_x.sw_emu.xilinx_u200_xdma_201830_1\/vadd\/vadd\/vadd\/solution\/.autopilot\/db\/vadd.design.xml",
    "DebugDir": "\/proj\/xhdhdstaff3\/rsarkari\/scout\/ScoutExamples\/101_hello_world\/_x.sw_emu.xilinx_u200_xdma_201830_1\/vadd\/vadd\/vadd\/solution\/.debug",
    "ProtoInst": ["\/proj\/xhdhdstaff3\/rsarkari\/scout\/ScoutExamples\/101_hello_world\/_x.sw_emu.xilinx_u200_xdma_201830_1\/vadd\/vadd\/vadd\/solution\/.debug\/vadd.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in1_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in1"
            }]
        },
        {
          "offset": "0x14",
          "name": "in1_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of in1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in2_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in2"
            }]
        },
        {
          "offset": "0x20",
          "name": "in2_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of out_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "size",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of size"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "vadd"},
    "Info": {"vadd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"vadd": {
        "Latency": {
          "LatencyBest": "16502",
          "LatencyAvg": "16510",
          "LatencyWorst": "16514",
          "PipelineIIMin": "16503",
          "PipelineIIMax": "16515",
          "PipelineII": "16503 ~ 16515",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "LatencyMin": "16500",
            "LatencyMax": "16512",
            "Latency": "16500 ~ 16512",
            "PipelineII": "",
            "PipelineDepthMin": "4125",
            "PipelineDepthMax": "4128",
            "PipelineDepth": "4125 ~ 4128",
            "Loops": [
              {
                "Name": "read1",
                "TripCount": "1024",
                "Latency": "1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "read2",
                "TripCount": "1024",
                "Latency": "1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "vadd",
                "TripCount": "1024",
                "Latency": "1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "write",
                "TripCount": "1024",
                "Latency": "1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "8",
          "FF": "2066",
          "LUT": "2193",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "vadd",
    "EnableXoSwEmu": "1",
    "KernelData": {
      "preferredWorkGroupSizeMultiple": "1",
      "workGroupSize": "1",
      "interrupt": "true",
      "debug": "false",
      "compileOptions": "-I \/proj\/xhdhdstaff3\/rsarkari\/scout\/ScoutExamples\/101_hello_world\/src",
      "name": "vadd",
      "vlnv": "xilinx.com:hls:vadd:1.0"
    },
    "compileWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "maxWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "Args": [
      {
        "id": "0",
        "name": "in1",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x10",
        "size": "0x8",
        "type": "unsigned int const *"
      },
      {
        "id": "1",
        "name": "in2",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x1C",
        "size": "0x8",
        "type": "unsigned int const *"
      },
      {
        "id": "2",
        "name": "out_r",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x28",
        "size": "0x8",
        "type": "unsigned int*"
      },
      {
        "id": "3",
        "name": "size",
        "addressQualifier": "0",
        "port": "S_AXI_CONTROL",
        "hostOffset": "0x0",
        "hostSize": "0x4",
        "offset": "0x34",
        "size": "0x4",
        "type": "int"
      }
    ],
    "Ports": [
      {
        "name": "M_AXI_GMEM",
        "portType": "addressable",
        "mode": "master",
        "base": "0x0",
        "range": "0xFFFFFFFF",
        "dataWidth": "32"
      },
      {
        "name": "S_AXI_CONTROL",
        "portType": "addressable",
        "mode": "slave",
        "base": "0x0",
        "range": "0x1000",
        "dataWidth": "32"
      }
    ]
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-04-19 12:11:41 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
