// Seed: 2819596352
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3
    , id_26,
    input uwire id_4,
    input wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wand id_18,
    input tri0 id_19,
    output tri0 id_20,
    output tri0 id_21,
    output wor id_22,
    input tri id_23,
    input tri0 id_24
);
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    inout tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output supply0 id_6
);
  assign id_0 = id_1;
  module_0(
      id_3,
      id_5,
      id_6,
      id_3,
      id_5,
      id_3,
      id_6,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_1
  );
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
