$date
	Sun Oct 23 03:50:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#872844
b10 !
1"
#872846
b10 &
b10 %
1$
#872847
0"
#872850
b1 &
b1 %
1#
#872854
b0 &
0#
b0 %
0$
#1958223
b1010 !
1"
#1958226
b1010 &
b1010 %
1$
#1958227
0"
#1958230
b101 &
b101 %
#1958234
b10000 &
b10000 %
#1958238
b1000 &
b1000 %
#1958242
b100 &
b100 %
#1958246
b10 &
b10 %
#1958250
b1 &
b1 %
1#
#1958254
b0 &
0#
b0 %
0$
#2951715
b100 !
1"
#2951718
b100 &
b100 %
1$
#2951719
0"
#2951722
b10 &
b10 %
#2951726
b1 &
1#
b1 %
#2951730
b0 &
b0 %
0#
0$
#4500012
