

================================================================
== Vivado HLS Report for 'demodulationFM'
================================================================
* Date:           Sat Mar 28 17:54:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulation_FM1
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.566 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4533024|  4533024| 45.330 ms | 45.330 ms |  4533024|  4533024|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    10000|    10000|         2|          -|          -|  5000|    no    |
        |- Loop 2  |    10000|    10000|         2|          -|          -|  5000|    no    |
        |- Loop 3  |   514897|   514897|       103|          -|          -|  4999|    no    |
        |- Loop 4  |     1000|     1000|         2|          -|          -|   500|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 113
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 
9 --> 10 112 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 9 
112 --> 113 
113 --> 112 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%y_I_s_V = alloca [40000 x i32], align 4" [demodulation_FM.cpp:211]   --->   Operation 114 'alloca' 'y_I_s_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%y_Q_s_V = alloca [40000 x i32], align 4" [demodulation_FM.cpp:212]   --->   Operation 115 'alloca' 'y_Q_s_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%y_I_fpb_V = alloca [40000 x i32], align 4" [demodulation_FM.cpp:241]   --->   Operation 116 'alloca' 'y_I_fpb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%y_Q_fpb_V = alloca [40000 x i32], align 4" [demodulation_FM.cpp:242]   --->   Operation 117 'alloca' 'y_Q_fpb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%y_I_d_V = alloca [5000 x i32], align 4" [demodulation_FM.cpp:273]   --->   Operation 118 'alloca' 'y_I_d_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%y_Q_d_V = alloca [5000 x i32], align 4" [demodulation_FM.cpp:274]   --->   Operation 119 'alloca' 'y_Q_d_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%y_demod_nd_V = alloca [5000 x i32], align 4" [demodulation_FM.cpp:303]   --->   Operation 120 'alloca' 'y_demod_nd_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 121 [2/2] (0.00ns)   --->   "call fastcc void @shift([40000 x i32]* %y_I_V, [40000 x i32]* %y_Q_V, [40000 x i32]* %y_I_s_V, [40000 x i32]* %y_Q_s_V)" [demodulation_FM.cpp:214]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.00ns)   --->   "call fastcc void @shift([40000 x i32]* %y_I_V, [40000 x i32]* %y_Q_V, [40000 x i32]* %y_I_s_V, [40000 x i32]* %y_Q_s_V)" [demodulation_FM.cpp:214]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 123 [2/2] (1.06ns)   --->   "call fastcc void @fir([40000 x i32]* %y_I_s_V, [40000 x i32]* %y_I_fpb_V)" [demodulation_FM.cpp:244]   --->   Operation 123 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [2/2] (1.06ns)   --->   "call fastcc void @fir([40000 x i32]* %y_Q_s_V, [40000 x i32]* %y_Q_fpb_V)" [demodulation_FM.cpp:245]   --->   Operation 124 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([40000 x i32]* %y_I_V), !map !101"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([40000 x i32]* %y_Q_V), !map !107"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([40000 x i32]* %y_demod_d_V), !map !111"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !115"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind"   --->   Operation 129 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @fir([40000 x i32]* %y_I_s_V, [40000 x i32]* %y_I_fpb_V)" [demodulation_FM.cpp:244]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @fir([40000 x i32]* %y_Q_s_V, [40000 x i32]* %y_Q_fpb_V)" [demodulation_FM.cpp:245]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:148->demodulation_FM.cpp:275]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%n_0_i = phi i13 [ 0, %arrayctor.loop1.preheader ], [ %n, %1 ]"   --->   Operation 133 'phi' 'n_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.39ns)   --->   "%icmp_ln148 = icmp eq i13 %n_0_i, -3192" [demodulation_FM.cpp:148->demodulation_FM.cpp:275]   --->   Operation 134 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.45ns)   --->   "%n = add i13 %n_0_i, 1" [demodulation_FM.cpp:148->demodulation_FM.cpp:275]   --->   Operation 136 'add' 'n' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %decimation1.exit.preheader, label %1" [demodulation_FM.cpp:148->demodulation_FM.cpp:275]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %n_0_i, i3 0)" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 138 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i16 %shl_ln to i64" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 139 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%y_I_fpb_V_addr = getelementptr [40000 x i32]* %y_I_fpb_V, i64 0, i64 %zext_ln150_1" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 140 'getelementptr' 'y_I_fpb_V_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (2.66ns)   --->   "%y_I_fpb_V_load = load i32* %y_I_fpb_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 141 'load' 'y_I_fpb_V_load' <Predicate = (!icmp_ln148)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_5 : Operation 142 [1/1] (1.06ns)   --->   "br label %decimation1.exit" [demodulation_FM.cpp:148->demodulation_FM.cpp:276]   --->   Operation 142 'br' <Predicate = (icmp_ln148)> <Delay = 1.06>

State 6 <SV = 5> <Delay = 5.32>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i13 %n_0_i to i64" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 143 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/2] (2.66ns)   --->   "%y_I_fpb_V_load = load i32* %y_I_fpb_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 144 'load' 'y_I_fpb_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%y_I_d_V_addr = getelementptr [5000 x i32]* %y_I_d_V, i64 0, i64 %zext_ln150" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 145 'getelementptr' 'y_I_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (2.66ns)   --->   "store i32 %y_I_fpb_V_load, i32* %y_I_d_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:275]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:148->demodulation_FM.cpp:275]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%n_0_i3 = phi i13 [ %n_1, %2 ], [ 0, %decimation1.exit.preheader ]"   --->   Operation 148 'phi' 'n_0_i3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (1.39ns)   --->   "%icmp_ln148_1 = icmp eq i13 %n_0_i3, -3192" [demodulation_FM.cpp:148->demodulation_FM.cpp:276]   --->   Operation 149 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)"   --->   Operation 150 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.45ns)   --->   "%n_1 = add i13 %n_0_i3, 1" [demodulation_FM.cpp:148->demodulation_FM.cpp:276]   --->   Operation 151 'add' 'n_1' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_1, label %decimation1.exit12, label %2" [demodulation_FM.cpp:148->demodulation_FM.cpp:276]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln150_1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %n_0_i3, i3 0)" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 153 'bitconcatenate' 'shl_ln150_1' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i16 %shl_ln150_1 to i64" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 154 'zext' 'zext_ln150_3' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%y_Q_fpb_V_addr = getelementptr [40000 x i32]* %y_Q_fpb_V, i64 0, i64 %zext_ln150_3" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 155 'getelementptr' 'y_Q_fpb_V_addr' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (2.66ns)   --->   "%y_Q_fpb_V_load = load i32* %y_Q_fpb_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 156 'load' 'y_Q_fpb_V_load' <Predicate = (!icmp_ln148_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%y_demod_nd_V_addr = getelementptr [5000 x i32]* %y_demod_nd_V, i64 0, i64 0" [demodulation_FM.cpp:164->demodulation_FM.cpp:304]   --->   Operation 157 'getelementptr' 'y_demod_nd_V_addr' <Predicate = (icmp_ln148_1)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.66ns)   --->   "store i32 0, i32* %y_demod_nd_V_addr, align 4" [demodulation_FM.cpp:168->demodulation_FM.cpp:304]   --->   Operation 158 'store' <Predicate = (icmp_ln148_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 159 [1/1] (1.06ns)   --->   "br label %3" [demodulation_FM.cpp:169->demodulation_FM.cpp:304]   --->   Operation 159 'br' <Predicate = (icmp_ln148_1)> <Delay = 1.06>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i13 %n_0_i3 to i64" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 160 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (2.66ns)   --->   "%y_Q_fpb_V_load = load i32* %y_Q_fpb_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 161 'load' 'y_Q_fpb_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%y_Q_d_V_addr = getelementptr [5000 x i32]* %y_Q_d_V, i64 0, i64 %zext_ln150_2" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 162 'getelementptr' 'y_Q_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (2.66ns)   --->   "store i32 %y_Q_fpb_V_load, i32* %y_Q_d_V_addr, align 4" [demodulation_FM.cpp:150->demodulation_FM.cpp:276]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "br label %decimation1.exit" [demodulation_FM.cpp:148->demodulation_FM.cpp:276]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.11>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%q_0_i = phi i13 [ 1, %decimation1.exit12 ], [ %q, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i ]"   --->   Operation 165 'phi' 'q_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.39ns)   --->   "%icmp_ln169 = icmp eq i13 %q_0_i, -3192" [demodulation_FM.cpp:169->demodulation_FM.cpp:304]   --->   Operation 166 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4999, i64 4999, i64 4999)"   --->   Operation 167 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %demodulation.exit.preheader, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i" [demodulation_FM.cpp:169->demodulation_FM.cpp:304]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i13 %q_0_i to i64" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 169 'zext' 'zext_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.45ns)   --->   "%add_ln171 = add i13 %q_0_i, -1" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 170 'add' 'add_ln171' <Predicate = (!icmp_ln169)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i13 %add_ln171 to i64" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 171 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%y_I_d_V_addr_1 = getelementptr [5000 x i32]* %y_I_d_V, i64 0, i64 %zext_ln171" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 172 'getelementptr' 'y_I_d_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 173 [2/2] (2.66ns)   --->   "%p_Val2_s = load i32* %y_I_d_V_addr_1, align 4" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 173 'load' 'p_Val2_s' <Predicate = (!icmp_ln169)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%y_I_d_V_addr_2 = getelementptr [5000 x i32]* %y_I_d_V, i64 0, i64 %zext_ln171_1" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 174 'getelementptr' 'y_I_d_V_addr_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (2.66ns)   --->   "%p_Val2_10 = load i32* %y_I_d_V_addr_2, align 4" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 175 'load' 'p_Val2_10' <Predicate = (!icmp_ln169)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%y_Q_d_V_addr_1 = getelementptr [5000 x i32]* %y_Q_d_V, i64 0, i64 %zext_ln171" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 176 'getelementptr' 'y_Q_d_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 177 [2/2] (2.66ns)   --->   "%p_Val2_11 = load i32* %y_Q_d_V_addr_1, align 4" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 177 'load' 'p_Val2_11' <Predicate = (!icmp_ln169)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%y_Q_d_V_addr_2 = getelementptr [5000 x i32]* %y_Q_d_V, i64 0, i64 %zext_ln171_1" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 178 'getelementptr' 'y_Q_d_V_addr_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 179 [2/2] (2.66ns)   --->   "%p_Val2_12 = load i32* %y_Q_d_V_addr_2, align 4" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 179 'load' 'p_Val2_12' <Predicate = (!icmp_ln169)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_9 : Operation 180 [1/1] (1.45ns)   --->   "%q = add i13 %q_0_i, 1" [demodulation_FM.cpp:169->demodulation_FM.cpp:304]   --->   Operation 180 'add' 'q' <Predicate = (!icmp_ln169)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.06ns)   --->   "br label %demodulation.exit" [demodulation_FM.cpp:156->demodulation_FM.cpp:326]   --->   Operation 181 'br' <Predicate = (icmp_ln169)> <Delay = 1.06>

State 10 <SV = 7> <Delay = 4.44>
ST_10 : Operation 182 [1/2] (2.66ns)   --->   "%p_Val2_s = load i32* %y_I_d_V_addr_1, align 4" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 182 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_10 : Operation 183 [1/2] (2.66ns)   --->   "%p_Val2_10 = load i32* %y_I_d_V_addr_2, align 4" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 183 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_10 : Operation 184 [1/1] (1.78ns)   --->   "%dii_V = sub i32 %p_Val2_s, %p_Val2_10" [demodulation_FM.cpp:171->demodulation_FM.cpp:304]   --->   Operation 184 'sub' 'dii_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/2] (2.66ns)   --->   "%p_Val2_11 = load i32* %y_Q_d_V_addr_1, align 4" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 185 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_10 : Operation 186 [1/2] (2.66ns)   --->   "%p_Val2_12 = load i32* %y_Q_d_V_addr_2, align 4" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 186 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_10 : Operation 187 [1/1] (1.78ns)   --->   "%dqq_V = sub i32 %p_Val2_11, %p_Val2_12" [demodulation_FM.cpp:172->demodulation_FM.cpp:304]   --->   Operation 187 'sub' 'dqq_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 8.56>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%r_V = sext i32 %p_Val2_s to i64" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 188 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %dqq_V to i64" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 189 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (6.58ns)   --->   "%r_V_6 = mul nsw i64 %sext_ln1118, %r_V" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 190 'mul' 'r_V_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_2 = sext i32 %p_Val2_11 to i64" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 191 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %dii_V to i64" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 192 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (6.58ns)   --->   "%r_V_7 = mul nsw i64 %r_V_2, %sext_ln1118_2" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 193 'mul' 'r_V_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (1.98ns)   --->   "%ret_V = sub i64 %r_V_6, %r_V_7" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 194 'sub' 'ret_V' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (6.58ns)   --->   "%r_V_8 = mul nsw i64 %r_V, %r_V" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 195 'mul' 'r_V_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (6.58ns)   --->   "%r_V_9 = mul nsw i64 %r_V_2, %r_V_2" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 196 'mul' 'r_V_9' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_V = sext i64 %r_V_8 to i65" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 197 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%rhs_V = sext i64 %r_V_9 to i65" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 198 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (1.98ns)   --->   "%ret_V_2 = add nsw i65 %rhs_V, %lhs_V" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 199 'add' 'ret_V_2' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 3.04>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %ret_V, i32 0)" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 200 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i65 %ret_V_2 to i96" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 201 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [100/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 3.04>
ST_13 : Operation 203 [99/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 3.04>
ST_14 : Operation 204 [98/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 3.04>
ST_15 : Operation 205 [97/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 3.04>
ST_16 : Operation 206 [96/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 3.04>
ST_17 : Operation 207 [95/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 3.04>
ST_18 : Operation 208 [94/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.04>
ST_19 : Operation 209 [93/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 3.04>
ST_20 : Operation 210 [92/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 3.04>
ST_21 : Operation 211 [91/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 3.04>
ST_22 : Operation 212 [90/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 3.04>
ST_23 : Operation 213 [89/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 3.04>
ST_24 : Operation 214 [88/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 3.04>
ST_25 : Operation 215 [87/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 3.04>
ST_26 : Operation 216 [86/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 3.04>
ST_27 : Operation 217 [85/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 3.04>
ST_28 : Operation 218 [84/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 3.04>
ST_29 : Operation 219 [83/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 3.04>
ST_30 : Operation 220 [82/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 3.04>
ST_31 : Operation 221 [81/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 3.04>
ST_32 : Operation 222 [80/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 3.04>
ST_33 : Operation 223 [79/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 3.04>
ST_34 : Operation 224 [78/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 3.04>
ST_35 : Operation 225 [77/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 3.04>
ST_36 : Operation 226 [76/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 3.04>
ST_37 : Operation 227 [75/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 3.04>
ST_38 : Operation 228 [74/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 3.04>
ST_39 : Operation 229 [73/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 3.04>
ST_40 : Operation 230 [72/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 3.04>
ST_41 : Operation 231 [71/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 3.04>
ST_42 : Operation 232 [70/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 3.04>
ST_43 : Operation 233 [69/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 3.04>
ST_44 : Operation 234 [68/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 3.04>
ST_45 : Operation 235 [67/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 3.04>
ST_46 : Operation 236 [66/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 3.04>
ST_47 : Operation 237 [65/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 3.04>
ST_48 : Operation 238 [64/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 3.04>
ST_49 : Operation 239 [63/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 3.04>
ST_50 : Operation 240 [62/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 3.04>
ST_51 : Operation 241 [61/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 3.04>
ST_52 : Operation 242 [60/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 3.04>
ST_53 : Operation 243 [59/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 3.04>
ST_54 : Operation 244 [58/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 3.04>
ST_55 : Operation 245 [57/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 3.04>
ST_56 : Operation 246 [56/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 3.04>
ST_57 : Operation 247 [55/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 3.04>
ST_58 : Operation 248 [54/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 3.04>
ST_59 : Operation 249 [53/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 3.04>
ST_60 : Operation 250 [52/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 3.04>
ST_61 : Operation 251 [51/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 3.04>
ST_62 : Operation 252 [50/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 3.04>
ST_63 : Operation 253 [49/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 3.04>
ST_64 : Operation 254 [48/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 254 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 3.04>
ST_65 : Operation 255 [47/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 255 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 3.04>
ST_66 : Operation 256 [46/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 3.04>
ST_67 : Operation 257 [45/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 257 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 3.04>
ST_68 : Operation 258 [44/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 258 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 3.04>
ST_69 : Operation 259 [43/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 3.04>
ST_70 : Operation 260 [42/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 260 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 3.04>
ST_71 : Operation 261 [41/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 3.04>
ST_72 : Operation 262 [40/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 3.04>
ST_73 : Operation 263 [39/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 263 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 3.04>
ST_74 : Operation 264 [38/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 264 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 72> <Delay = 3.04>
ST_75 : Operation 265 [37/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 73> <Delay = 3.04>
ST_76 : Operation 266 [36/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 3.04>
ST_77 : Operation 267 [35/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 267 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 3.04>
ST_78 : Operation 268 [34/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 76> <Delay = 3.04>
ST_79 : Operation 269 [33/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 269 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 3.04>
ST_80 : Operation 270 [32/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 270 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 3.04>
ST_81 : Operation 271 [31/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 3.04>
ST_82 : Operation 272 [30/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 3.04>
ST_83 : Operation 273 [29/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 3.04>
ST_84 : Operation 274 [28/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 3.04>
ST_85 : Operation 275 [27/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 83> <Delay = 3.04>
ST_86 : Operation 276 [26/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 3.04>
ST_87 : Operation 277 [25/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 3.04>
ST_88 : Operation 278 [24/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 86> <Delay = 3.04>
ST_89 : Operation 279 [23/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 87> <Delay = 3.04>
ST_90 : Operation 280 [22/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 88> <Delay = 3.04>
ST_91 : Operation 281 [21/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 281 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 89> <Delay = 3.04>
ST_92 : Operation 282 [20/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 3.04>
ST_93 : Operation 283 [19/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 3.04>
ST_94 : Operation 284 [18/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 284 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 92> <Delay = 3.04>
ST_95 : Operation 285 [17/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 285 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 93> <Delay = 3.04>
ST_96 : Operation 286 [16/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 94> <Delay = 3.04>
ST_97 : Operation 287 [15/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 3.04>
ST_98 : Operation 288 [14/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 288 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 3.04>
ST_99 : Operation 289 [13/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 3.04>
ST_100 : Operation 290 [12/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 98> <Delay = 3.04>
ST_101 : Operation 291 [11/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 291 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 99> <Delay = 3.04>
ST_102 : Operation 292 [10/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 3.04>
ST_103 : Operation 293 [9/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 293 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 3.04>
ST_104 : Operation 294 [8/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 294 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 3.04>
ST_105 : Operation 295 [7/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 295 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 3.04>
ST_106 : Operation 296 [6/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 296 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 3.04>
ST_107 : Operation 297 [5/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 297 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 3.04>
ST_108 : Operation 298 [4/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 3.04>
ST_109 : Operation 299 [3/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 299 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 3.04>
ST_110 : Operation 300 [2/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 300 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 5.71>
ST_111 : Operation 301 [1/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 301 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %sdiv_ln1148, i32 16, i32 47)" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 302 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 303 [1/1] (0.00ns)   --->   "%y_demod_nd_V_addr_1 = getelementptr [5000 x i32]* %y_demod_nd_V, i64 0, i64 %zext_ln171" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 303 'getelementptr' 'y_demod_nd_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 304 [1/1] (2.66ns)   --->   "store i32 %trunc_ln, i32* %y_demod_nd_V_addr_1, align 4" [demodulation_FM.cpp:173->demodulation_FM.cpp:304]   --->   Operation 304 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_111 : Operation 305 [1/1] (0.00ns)   --->   "br label %3" [demodulation_FM.cpp:169->demodulation_FM.cpp:304]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 7> <Delay = 4.10>
ST_112 : Operation 306 [1/1] (0.00ns)   --->   "%n_0_i13 = phi i9 [ %n_2, %4 ], [ 0, %demodulation.exit.preheader ]"   --->   Operation 306 'phi' 'n_0_i13' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 307 [1/1] (1.25ns)   --->   "%icmp_ln156 = icmp eq i9 %n_0_i13, -12" [demodulation_FM.cpp:156->demodulation_FM.cpp:326]   --->   Operation 307 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 308 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)"   --->   Operation 308 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 309 [1/1] (1.40ns)   --->   "%n_2 = add i9 %n_0_i13, 1" [demodulation_FM.cpp:156->demodulation_FM.cpp:326]   --->   Operation 309 'add' 'n_2' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %decimation2.exit, label %4" [demodulation_FM.cpp:156->demodulation_FM.cpp:326]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %n_0_i13, i3 0)" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 311 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i12 %shl_ln1 to i13" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 312 'zext' 'zext_ln158_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln158_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %n_0_i13, i1 false)" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 313 'bitconcatenate' 'shl_ln158_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i10 %shl_ln158_1 to i13" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 314 'zext' 'zext_ln158_3' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 315 [1/1] (1.44ns)   --->   "%add_ln158 = add i13 %zext_ln158_3, %zext_ln158_2" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 315 'add' 'add_ln158' <Predicate = (!icmp_ln156)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i13 %add_ln158 to i64" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 316 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 317 [1/1] (0.00ns)   --->   "%y_demod_nd_V_addr_2 = getelementptr [5000 x i32]* %y_demod_nd_V, i64 0, i64 %zext_ln158_1" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 317 'getelementptr' 'y_demod_nd_V_addr_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_112 : Operation 318 [2/2] (2.66ns)   --->   "%y_demod_nd_V_load = load i32* %y_demod_nd_V_addr_2, align 4" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 318 'load' 'y_demod_nd_V_load' <Predicate = (!icmp_ln156)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_112 : Operation 319 [1/1] (0.00ns)   --->   "ret i32 0" [demodulation_FM.cpp:345]   --->   Operation 319 'ret' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 113 <SV = 8> <Delay = 5.32>
ST_113 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i9 %n_0_i13 to i64" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 320 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 321 [1/2] (2.66ns)   --->   "%y_demod_nd_V_load = load i32* %y_demod_nd_V_addr_2, align 4" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 321 'load' 'y_demod_nd_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_113 : Operation 322 [1/1] (0.00ns)   --->   "%y_demod_d_V_addr = getelementptr [40000 x i32]* %y_demod_d_V, i64 0, i64 %zext_ln158" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 322 'getelementptr' 'y_demod_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 323 [1/1] (2.66ns)   --->   "store i32 %y_demod_nd_V_load, i32* %y_demod_d_V_addr, align 4" [demodulation_FM.cpp:158->demodulation_FM.cpp:326]   --->   Operation 323 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_113 : Operation 324 [1/1] (0.00ns)   --->   "br label %demodulation.exit" [demodulation_FM.cpp:156->demodulation_FM.cpp:326]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.06ns
The critical path consists of the following:
	'call' operation ('call_ln244', demodulation_FM.cpp:244) to 'fir' [23]  (1.06 ns)

 <State 4>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:148->demodulation_FM.cpp:275) [27]  (1.06 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:148->demodulation_FM.cpp:275) [27]  (0 ns)
	'getelementptr' operation ('y_I_fpb_V_addr', demodulation_FM.cpp:150->demodulation_FM.cpp:275) [36]  (0 ns)
	'load' operation ('y_I_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:275) on array 'y_I_fpb.V', demodulation_FM.cpp:241 [37]  (2.66 ns)

 <State 6>: 5.33ns
The critical path consists of the following:
	'load' operation ('y_I_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:275) on array 'y_I_fpb.V', demodulation_FM.cpp:241 [37]  (2.66 ns)
	'store' operation ('store_ln150', demodulation_FM.cpp:150->demodulation_FM.cpp:275) of variable 'y_I_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:275 on array 'y_I_d.V', demodulation_FM.cpp:273 [39]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:148->demodulation_FM.cpp:276) [44]  (0 ns)
	'getelementptr' operation ('y_Q_fpb_V_addr', demodulation_FM.cpp:150->demodulation_FM.cpp:276) [53]  (0 ns)
	'load' operation ('y_Q_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:276) on array 'ary.V', demodulation_FM.cpp:242 [54]  (2.66 ns)

 <State 8>: 5.33ns
The critical path consists of the following:
	'load' operation ('y_Q_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:276) on array 'ary.V', demodulation_FM.cpp:242 [54]  (2.66 ns)
	'store' operation ('store_ln150', demodulation_FM.cpp:150->demodulation_FM.cpp:276) of variable 'y_Q_fpb_V_load', demodulation_FM.cpp:150->demodulation_FM.cpp:276 on array 'new_ary.V', demodulation_FM.cpp:274 [56]  (2.66 ns)

 <State 9>: 4.12ns
The critical path consists of the following:
	'phi' operation ('q') with incoming values : ('q', demodulation_FM.cpp:169->demodulation_FM.cpp:304) [63]  (0 ns)
	'add' operation ('add_ln171', demodulation_FM.cpp:171->demodulation_FM.cpp:304) [69]  (1.45 ns)
	'getelementptr' operation ('y_I_d_V_addr_2', demodulation_FM.cpp:171->demodulation_FM.cpp:304) [73]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:171->demodulation_FM.cpp:304) on array 'y_I_d.V', demodulation_FM.cpp:273 [74]  (2.66 ns)

 <State 10>: 4.45ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:171->demodulation_FM.cpp:304) on array 'y_I_d.V', demodulation_FM.cpp:273 [72]  (2.66 ns)
	'sub' operation ('dii.V', demodulation_FM.cpp:171->demodulation_FM.cpp:304) [75]  (1.78 ns)

 <State 11>: 8.57ns
The critical path consists of the following:
	'mul' operation ('r.V', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [83]  (6.58 ns)
	'sub' operation ('ret.V', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [87]  (1.99 ns)

 <State 12>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 13>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 14>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 15>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 16>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 17>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 18>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 19>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 20>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 21>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 22>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 23>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 24>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 25>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 26>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 27>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 28>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 29>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 30>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 31>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 32>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 33>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 34>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 35>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 36>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 37>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 38>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 39>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 40>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 41>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 42>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 43>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 44>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 45>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 46>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 47>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 48>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 49>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 50>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 51>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 52>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 53>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 54>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 55>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 56>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 57>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 58>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 59>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 60>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 61>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 62>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 63>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 64>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 65>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 66>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 67>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 68>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 69>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 70>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 71>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 72>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 73>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 74>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 75>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 76>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 77>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 78>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 79>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 80>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 81>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 82>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 83>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 84>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 85>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 86>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 87>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 88>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 89>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 90>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 91>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 92>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 93>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 94>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 95>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 96>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 97>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 98>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 99>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 100>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 101>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 102>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 103>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 104>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 105>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 106>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 107>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 108>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 109>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 110>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)

 <State 111>: 5.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:173->demodulation_FM.cpp:304) [95]  (3.05 ns)
	'store' operation ('store_ln173', demodulation_FM.cpp:173->demodulation_FM.cpp:304) of variable 'trunc_ln', demodulation_FM.cpp:173->demodulation_FM.cpp:304 on array 'ary.V', demodulation_FM.cpp:303 [98]  (2.66 ns)

 <State 112>: 4.1ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:156->demodulation_FM.cpp:326) [104]  (0 ns)
	'add' operation ('add_ln158', demodulation_FM.cpp:158->demodulation_FM.cpp:326) [115]  (1.44 ns)
	'getelementptr' operation ('y_demod_nd_V_addr_2', demodulation_FM.cpp:158->demodulation_FM.cpp:326) [117]  (0 ns)
	'load' operation ('y_demod_nd_V_load', demodulation_FM.cpp:158->demodulation_FM.cpp:326) on array 'ary.V', demodulation_FM.cpp:303 [118]  (2.66 ns)

 <State 113>: 5.33ns
The critical path consists of the following:
	'load' operation ('y_demod_nd_V_load', demodulation_FM.cpp:158->demodulation_FM.cpp:326) on array 'ary.V', demodulation_FM.cpp:303 [118]  (2.66 ns)
	'store' operation ('store_ln158', demodulation_FM.cpp:158->demodulation_FM.cpp:326) of variable 'y_demod_nd_V_load', demodulation_FM.cpp:158->demodulation_FM.cpp:326 on array 'y_demod_d_V' [120]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
