// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _add_watermark_HH_
#define _add_watermark_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "integer_idct.h"
#include "dct_step.h"
#include "read_data.h"
#include "write_data.h"
#include "img_proc_mul_mul_bkb.h"

namespace ap_rtl {

struct add_watermark : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<8> > indata_0_read;
    sc_in< sc_lv<8> > indata_1_read;
    sc_in< sc_lv<8> > indata_2_read;
    sc_in< sc_lv<8> > indata_3_read;
    sc_in< sc_lv<8> > indata_4_read;
    sc_in< sc_lv<8> > indata_5_read;
    sc_in< sc_lv<8> > indata_6_read;
    sc_in< sc_lv<8> > indata_7_read;
    sc_in< sc_lv<8> > indata_8_read;
    sc_in< sc_lv<8> > indata_9_read;
    sc_in< sc_lv<8> > indata_10_read;
    sc_in< sc_lv<8> > indata_11_read;
    sc_in< sc_lv<8> > indata_12_read;
    sc_in< sc_lv<8> > indata_13_read;
    sc_in< sc_lv<8> > indata_14_read;
    sc_in< sc_lv<8> > indata_15_read;
    sc_in< sc_lv<8> > mark;
    sc_out< sc_lv<8> > ap_return_0;
    sc_out< sc_lv<8> > ap_return_1;
    sc_out< sc_lv<8> > ap_return_2;
    sc_out< sc_lv<8> > ap_return_3;
    sc_out< sc_lv<8> > ap_return_4;
    sc_out< sc_lv<8> > ap_return_5;
    sc_out< sc_lv<8> > ap_return_6;
    sc_out< sc_lv<8> > ap_return_7;
    sc_out< sc_lv<8> > ap_return_8;
    sc_out< sc_lv<8> > ap_return_9;
    sc_out< sc_lv<8> > ap_return_10;
    sc_out< sc_lv<8> > ap_return_11;
    sc_out< sc_lv<8> > ap_return_12;
    sc_out< sc_lv<8> > ap_return_13;
    sc_out< sc_lv<8> > ap_return_14;
    sc_out< sc_lv<8> > ap_return_15;


    // Module declarations
    add_watermark(sc_module_name name);
    SC_HAS_PROCESS(add_watermark);

    ~add_watermark();

    sc_trace_file* mVcdFile;

    integer_idct* call_ret5_integer_idct_fu_160;
    dct_step* call_ret2_i_dct_step_fu_180;
    dct_step* call_ret_i_dct_step_fu_200;
    read_data* call_ret3_read_data_fu_220;
    write_data* call_ret_write_data_fu_256;
    img_proc_mul_mul_bkb<1,1,16,6,20>* img_proc_mul_mul_bkb_U81;
    img_proc_mul_mul_bkb<1,1,16,6,20>* img_proc_mul_mul_bkb_U82;
    img_proc_mul_mul_bkb<1,1,16,6,20>* img_proc_mul_mul_bkb_U83;
    img_proc_mul_mul_bkb<1,1,16,6,20>* img_proc_mul_mul_bkb_U84;
    sc_signal< sc_lv<16> > temp_0_0_reg_918;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > temp_0_1_reg_923;
    sc_signal< sc_lv<16> > temp_0_2_reg_928;
    sc_signal< sc_lv<16> > temp_0_3_reg_933;
    sc_signal< sc_lv<16> > temp_1_0_reg_938;
    sc_signal< sc_lv<16> > temp_1_1_reg_943;
    sc_signal< sc_lv<16> > temp_1_2_reg_948;
    sc_signal< sc_lv<16> > temp_1_3_reg_953;
    sc_signal< sc_lv<16> > temp_2_0_reg_958;
    sc_signal< sc_lv<16> > temp_2_1_reg_963;
    sc_signal< sc_lv<16> > temp_2_2_reg_968;
    sc_signal< sc_lv<16> > temp_2_3_reg_973;
    sc_signal< sc_lv<16> > temp_3_0_reg_978;
    sc_signal< sc_lv<16> > temp_3_1_reg_983;
    sc_signal< sc_lv<16> > temp_3_2_reg_988;
    sc_signal< sc_lv<16> > temp_3_3_reg_993;
    sc_signal< sc_lv<1> > tmp_fu_420_p2;
    sc_signal< sc_lv<1> > tmp_reg_998;
    sc_signal< sc_logic > call_ret5_integer_idct_fu_160_ap_ready;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_0_1_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_0_3_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_1_0_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_1_1_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_1_2_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_1_3_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_2_1_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_2_3_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_3_0_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_3_1_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_3_2_V_read;
    sc_signal< sc_lv<20> > call_ret5_integer_idct_fu_160_src_3_3_V_read;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_0;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_1;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_2;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_3;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_4;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_5;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_6;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_7;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_8;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_9;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_10;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_11;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_12;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_13;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_14;
    sc_signal< sc_lv<8> > call_ret5_integer_idct_fu_160_ap_return_15;
    sc_signal< sc_logic > call_ret2_i_dct_step_fu_180_ap_ready;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_0;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_1;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_2;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_3;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_4;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_5;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_6;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_7;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_8;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_9;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_10;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_11;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_12;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_13;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_14;
    sc_signal< sc_lv<16> > call_ret2_i_dct_step_fu_180_ap_return_15;
    sc_signal< sc_logic > call_ret_i_dct_step_fu_200_ap_ready;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_8;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_9;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_10;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_11;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_12;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_13;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_14;
    sc_signal< sc_lv<16> > call_ret_i_dct_step_fu_200_ap_return_15;
    sc_signal< sc_logic > call_ret3_read_data_fu_220_ap_ready;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_0;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_1;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_2;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_3;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_4;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_5;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_6;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_7;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_8;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_9;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_10;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_11;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_12;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_13;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_14;
    sc_signal< sc_lv<16> > call_ret3_read_data_fu_220_ap_return_15;
    sc_signal< sc_logic > call_ret_write_data_fu_256_ap_ready;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_0;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_1;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_2;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_3;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_4;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_5;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_6;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_7;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_8;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_9;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_10;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_11;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_12;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_13;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_14;
    sc_signal< sc_lv<8> > call_ret_write_data_fu_256_ap_return_15;
    sc_signal< sc_lv<20> > buf_temp_qft_0_0_V_fu_890_p2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<20> > buf_temp_qft_0_2_V_fu_897_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_2_0_V_fu_904_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_2_2_V_fu_911_p2;
    sc_signal< sc_lv<18> > p_shl2_i_fu_502_p3;
    sc_signal< sc_lv<20> > p_shl1_i_fu_494_p3;
    sc_signal< sc_lv<20> > p_shl2_i_cast_fu_510_p1;
    sc_signal< sc_lv<18> > p_shl4_i_fu_533_p3;
    sc_signal< sc_lv<20> > p_shl3_i_fu_525_p3;
    sc_signal< sc_lv<20> > p_shl4_i_cast_fu_541_p1;
    sc_signal< sc_lv<18> > p_shl6_i_fu_559_p3;
    sc_signal< sc_lv<20> > p_shl5_i_fu_551_p3;
    sc_signal< sc_lv<20> > p_shl6_i_cast_fu_567_p1;
    sc_signal< sc_lv<18> > p_shl8_i_fu_595_p3;
    sc_signal< sc_lv<20> > p_shl7_i_fu_587_p3;
    sc_signal< sc_lv<20> > p_shl8_i_cast_fu_603_p1;
    sc_signal< sc_lv<18> > p_shl10_i_fu_634_p3;
    sc_signal< sc_lv<20> > p_shl9_i_fu_626_p3;
    sc_signal< sc_lv<20> > p_shl10_i_cast_fu_642_p1;
    sc_signal< sc_lv<18> > p_shl12_i_fu_664_p3;
    sc_signal< sc_lv<20> > p_shl11_i_fu_656_p3;
    sc_signal< sc_lv<20> > p_shl12_i_cast_fu_672_p1;
    sc_signal< sc_lv<18> > p_shl15_i_fu_691_p3;
    sc_signal< sc_lv<20> > p_shl14_i_fu_683_p3;
    sc_signal< sc_lv<20> > p_shl15_i_cast_fu_699_p1;
    sc_signal< sc_lv<18> > p_shl13_i_fu_726_p3;
    sc_signal< sc_lv<20> > p_shl_i_fu_718_p3;
    sc_signal< sc_lv<20> > p_shl13_i_cast_fu_734_p1;
    sc_signal< sc_lv<20> > buf_temp_qft_0_3_V_fu_545_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_2_1_V_fu_646_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_1_2_V_fu_607_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_3_0_V_fu_703_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_3_0_V_1_fu_772_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_2_1_V_1_fu_760_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_1_2_V_1_fu_766_p2;
    sc_signal< sc_lv<20> > buf_temp_qft_0_3_V_1_fu_754_p2;
    sc_signal< sc_lv<6> > buf_temp_qft_0_0_V_fu_890_p1;
    sc_signal< sc_lv<6> > buf_temp_qft_0_2_V_fu_897_p1;
    sc_signal< sc_lv<6> > buf_temp_qft_2_0_V_fu_904_p1;
    sc_signal< sc_lv<6> > buf_temp_qft_2_2_V_fu_911_p1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<20> ap_const_lv20_A;
    static const sc_lv<20> ap_const_lv20_19;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_buf_temp_qft_0_0_V_fu_890_p1();
    void thread_buf_temp_qft_0_2_V_fu_897_p1();
    void thread_buf_temp_qft_0_3_V_1_fu_754_p2();
    void thread_buf_temp_qft_0_3_V_fu_545_p2();
    void thread_buf_temp_qft_1_2_V_1_fu_766_p2();
    void thread_buf_temp_qft_1_2_V_fu_607_p2();
    void thread_buf_temp_qft_2_0_V_fu_904_p1();
    void thread_buf_temp_qft_2_1_V_1_fu_760_p2();
    void thread_buf_temp_qft_2_1_V_fu_646_p2();
    void thread_buf_temp_qft_2_2_V_fu_911_p1();
    void thread_buf_temp_qft_3_0_V_1_fu_772_p2();
    void thread_buf_temp_qft_3_0_V_fu_703_p2();
    void thread_call_ret5_integer_idct_fu_160_src_0_1_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_0_3_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_1_0_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_1_1_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_1_2_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_1_3_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_2_1_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_2_3_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_3_0_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_3_1_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_3_2_V_read();
    void thread_call_ret5_integer_idct_fu_160_src_3_3_V_read();
    void thread_p_shl10_i_cast_fu_642_p1();
    void thread_p_shl10_i_fu_634_p3();
    void thread_p_shl11_i_fu_656_p3();
    void thread_p_shl12_i_cast_fu_672_p1();
    void thread_p_shl12_i_fu_664_p3();
    void thread_p_shl13_i_cast_fu_734_p1();
    void thread_p_shl13_i_fu_726_p3();
    void thread_p_shl14_i_fu_683_p3();
    void thread_p_shl15_i_cast_fu_699_p1();
    void thread_p_shl15_i_fu_691_p3();
    void thread_p_shl1_i_fu_494_p3();
    void thread_p_shl2_i_cast_fu_510_p1();
    void thread_p_shl2_i_fu_502_p3();
    void thread_p_shl3_i_fu_525_p3();
    void thread_p_shl4_i_cast_fu_541_p1();
    void thread_p_shl4_i_fu_533_p3();
    void thread_p_shl5_i_fu_551_p3();
    void thread_p_shl6_i_cast_fu_567_p1();
    void thread_p_shl6_i_fu_559_p3();
    void thread_p_shl7_i_fu_587_p3();
    void thread_p_shl8_i_cast_fu_603_p1();
    void thread_p_shl8_i_fu_595_p3();
    void thread_p_shl9_i_fu_626_p3();
    void thread_p_shl_i_fu_718_p3();
    void thread_tmp_fu_420_p2();
};

}

using namespace ap_rtl;

#endif
