//
// File created by:  xrun
// Do not modify this file
//
/home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/nor/norgate_tb.sv
/home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/nor/norgate.sv
