# do mp1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/badder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module badder
# 
# Top level modules:
# 	badder
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux_decode_sel.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_decode_sel
# 
# Top level modules:
# 	mux_decode_sel
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/stall_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stall_unit
# 
# Top level modules:
# 	stall_unit
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/l1arbiter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l1arbiter_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l1arbiter
# 
# Top level modules:
# 	l1arbiter
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/array.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/cache_writeword.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_writeword_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_writeword
# 
# Top level modules:
# 	cache_writeword
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/branch_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package branch_unit_sv_unit
# -- Importing package lc3b_types
# -- Compiling module branch_unit
# 
# Top level modules:
# 	branch_unit
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/sext5.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package sext5_sv_unit
# -- Importing package lc3b_types
# -- Compiling module sext5
# 
# Top level modules:
# 	sext5
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/zext.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package zext_sv_unit
# -- Importing package lc3b_types
# -- Compiling module zext
# 
# Top level modules:
# 	zext
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/IF_ID_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package IF_ID_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module IF_ID_pipeline
# 
# Top level modules:
# 	IF_ID_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/ID_EX_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ID_EX_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ID_EX_pipeline
# 
# Top level modules:
# 	ID_EX_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/EX_MEM_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package EX_MEM_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module EX_MEM_pipeline
# 
# Top level modules:
# 	EX_MEM_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/MEM_WB_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package MEM_WB_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module MEM_WB_pipeline
# 
# Top level modules:
# 	MEM_WB_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/control_rom.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_rom_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/line_to_word.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package line_to_word_sv_unit
# -- Importing package lc3b_types
# -- Compiling module line_to_word
# 
# Top level modules:
# 	line_to_word
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/set_sel.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package set_sel_sv_unit
# -- Importing package lc3b_types
# -- Compiling module set_sel
# 
# Top level modules:
# 	set_sel
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/wb_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package wb_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module wb_interconnect
# 
# Top level modules:
# 	wb_interconnect
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3_top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_top_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3_top
# 
# Top level modules:
# 	mp3_top
# 
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3_top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_top_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3_top
# 
# Top level modules:
# 	mp3_top
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp3_tb 
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_top_sv_unit
# Loading work.mp3_top
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.plus2
# Loading work.mux_decode_sel
# Loading work.register
# Loading work.line_to_word_sv_unit
# Loading work.line_to_word
# Loading work.IF_ID_pipeline_sv_unit
# Loading work.IF_ID_pipeline
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.sext5_sv_unit
# Loading work.sext5
# Loading work.mux2
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.zext_sv_unit
# Loading work.zext
# Loading work.ID_EX_pipeline_sv_unit
# Loading work.ID_EX_pipeline
# Loading work.mux4
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.badder
# Loading work.EX_MEM_pipeline_sv_unit
# Loading work.EX_MEM_pipeline
# Loading work.set_sel_sv_unit
# Loading work.set_sel
# Loading work.stall_unit
# Loading work.mux8
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.branch_unit_sv_unit
# Loading work.branch_unit
# Loading work.MEM_WB_pipeline_sv_unit
# Loading work.MEM_WB_pipeline
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.wb_interconnect_sv_unit
# Loading work.wb_interconnect
# Loading work.l1arbiter_sv_unit
# Loading work.l1arbiter
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.cache_writeword_sv_unit
# Loading work.cache_writeword
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cache_control_sv_unit
# Loading work.cache_control
# Loading work.physical_memory
# ** Warning: (vsim-3017) /home/jtlew2/ece411/risingedge/cache_datapath.sv(177): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /mp3_tb/dut/interconnect/Icache/cache_datapath/wb2_mux
# ** Warning: (vsim-3722) /home/jtlew2/ece411/risingedge/cache_datapath.sv(177): [TFMPC] - Missing connection for port 'a'.
# ** Warning: (vsim-3017) /home/jtlew2/ece411/risingedge/cache_datapath.sv(194): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /mp3_tb/dut/interconnect/Icache/cache_datapath/adrmux
# ** Warning: (vsim-3722) /home/jtlew2/ece411/risingedge/cache_datapath.sv(194): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3017) /home/jtlew2/ece411/risingedge/cache_datapath.sv(177): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /mp3_tb/dut/interconnect/Dcache/cache_datapath/wb2_mux
# ** Warning: (vsim-3722) /home/jtlew2/ece411/risingedge/cache_datapath.sv(177): [TFMPC] - Missing connection for port 'a'.
# ** Warning: (vsim-3017) /home/jtlew2/ece411/risingedge/cache_datapath.sv(194): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /mp3_tb/dut/interconnect/Dcache/cache_datapath/adrmux
# ** Warning: (vsim-3722) /home/jtlew2/ece411/risingedge/cache_datapath.sv(194): [TFMPC] - Missing connection for port 'd'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do wave3.do
run 2000 ns
radix -h
# hexadecimal
add wave -position 0  sim:/mp3_tb/dut/interconnect/Dcache/mem_dats
add wave -position 1  sim:/mp3_tb/dut/interconnect/Dcache/mem_ack
add wave -position 2  sim:/mp3_tb/dut/interconnect/Dcache/mem_rty
add wave -position 3  sim:/mp3_tb/dut/interconnect/Dcache/mem_datm
add wave -position 4  sim:/mp3_tb/dut/interconnect/Dcache/mem_cyc
add wave -position 5  sim:/mp3_tb/dut/interconnect/Dcache/mem_stb
add wave -position 6  sim:/mp3_tb/dut/interconnect/Dcache/mem_we
add wave -position 7  sim:/mp3_tb/dut/interconnect/Dcache/mem_sel
add wave -position 8  sim:/mp3_tb/dut/interconnect/Dcache/mem_adr
add wave -position 9  sim:/mp3_tb/dut/interconnect/Dcache/cpu_resp
add wave -position 10  sim:/mp3_tb/dut/interconnect/Dcache/cpu_data
add wave -position 11  sim:/mp3_tb/dut/interconnect/Dcache/pmem_wdata
add wave -position 12  sim:/mp3_tb/dut/interconnect/Dcache/pmem_write
add wave -position 13  sim:/mp3_tb/dut/interconnect/Dcache/pmem_read
add wave -position 14  sim:/mp3_tb/dut/interconnect/Dcache/pmem_sel
add wave -position 15  sim:/mp3_tb/dut/interconnect/Dcache/pmem_adr
add wave -position 16  sim:/mp3_tb/dut/interconnect/Dcache/dirty0_out
add wave -position 17  sim:/mp3_tb/dut/interconnect/Dcache/dirty1_out
add wave -position 18  sim:/mp3_tb/dut/interconnect/Dcache/valid1_out
add wave -position 19  sim:/mp3_tb/dut/interconnect/Dcache/valid0_out
add wave -position 20  sim:/mp3_tb/dut/interconnect/Dcache/hit0
add wave -position 21  sim:/mp3_tb/dut/interconnect/Dcache/hit1
add wave -position 22  sim:/mp3_tb/dut/interconnect/Dcache/LRU_out
add wave -position 23  sim:/mp3_tb/dut/interconnect/Dcache/data0_writeword
add wave -position 24  sim:/mp3_tb/dut/interconnect/Dcache/data1_writeword
add wave -position 25  sim:/mp3_tb/dut/interconnect/Dcache/data0_writeline
add wave -position 26  sim:/mp3_tb/dut/interconnect/Dcache/data1_writeline
add wave -position 27  sim:/mp3_tb/dut/interconnect/Dcache/tag0_write
add wave -position 28  sim:/mp3_tb/dut/interconnect/Dcache/tag1_write
add wave -position 29  sim:/mp3_tb/dut/interconnect/Dcache/valid0_write
add wave -position 30  sim:/mp3_tb/dut/interconnect/Dcache/valid1_write
add wave -position 31  sim:/mp3_tb/dut/interconnect/Dcache/valid_in
add wave -position 32  sim:/mp3_tb/dut/interconnect/Dcache/dirty0_write
add wave -position 33  sim:/mp3_tb/dut/interconnect/Dcache/dirty1_write
add wave -position 34  sim:/mp3_tb/dut/interconnect/Dcache/dirty_in
add wave -position 35  sim:/mp3_tb/dut/interconnect/Dcache/updateLRU
add wave -position 36  sim:/mp3_tb/dut/interconnect/Dcache/wb_sel
add wave -position 37  sim:/mp3_tb/dut/interconnect/Dcache/adrmux_sel
