*******************************************************************

  Device    [CLMS]

  Author    [rjliu]

  Abstract  [The symbol definition. This will be the shape for CLMS in GUI for 
             logic view of the device. The config_ports are not shown in this view]

  Revision History:

********************************************************************************/
symbol logsym of CLMS // pragma PAP_ARC_COLOR="128:64:106"
{
    // The bounding box
    generate ( 80 # 200 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 200 ]  <
                                                             
                               Y6CD      @[ ,8],
                               Y6AB      @[ ,10],
                               Q3        @[ ,12],
                               Q2        @[ ,14],
                               Q1        @[ ,16],
                               Q0        @[ ,18],
                               Y3        @[ ,20],
                               Y2        @[ ,22],
                               Y1        @[ ,24],
                               Y0        @[ ,26],     
                                  
                               WCLK @[ ,2+18+20],
                               CLK  @[ ,4+18+20],
                               RS   @[ ,6+18+20],
                               CE   @[ ,8+18+20],

                               M0   @[ ,10+38+20],
                               A0   @[ ,12+38+20],
                               A1   @[ ,14+38+20],
                               A2   @[ ,16+38+20],
                               A3   @[ ,18+38+20],
                               A4   @[ ,20+38+20],
                               AD   @[ ,22+38+20],

                               M1   @[ ,26+58+20],
                               B0   @[ ,28+58+20],
                               B1   @[ ,30+58+20],
                               B2   @[ ,32+58+20],
                               B3   @[ ,34+58+20],
                               B4   @[ ,36+58+20],
                               BD   @[ ,38+58+20],

                               M2   @[ ,42+78+20],
                               C0   @[ ,44+78+20],
                               C1   @[ ,46+78+20],
                               C2   @[ ,48+78+20],
                               C3   @[ ,50+78+20],
                               C4   @[ ,52+78+20],
                               CD   @[ ,54+78+20],

                               M3   @[ ,58+98+20],
                               D0   @[ ,60+98+20],
                               D1   @[ ,62+98+20],
                               D2   @[ ,64+98+20],
                               D3   @[ ,66+98+20],
                               D4   @[ ,68+98+20],
                               DD   @[ ,70+98+20]
                               
                            >

              ->  [ 80, ]   <  
                               COUT      @[10, ],
                               RSCO      @[30, ],
                               CECO      @[50, ],
                               SRCO      @[70, ]
                            >

              ->  [ , 0]    <
                               L7OUT     @[ ,6], 
                               L7IN      @[ ,74+98+20]
                            >

              ->  [ 0, ]    <  
                               CIN       @[10, ],
                               RSCI      @[30, ],
                               CECI      @[50, ],
                               SRCI      @[70, ]
                            >;

}; // end of symbol logsym of CLMS

/*******************************************************************************

  Device    [CLMS]

  Author    [rjliu]

  Abstract  [The schematic for CLMS]

  Revision History:

********************************************************************************/
schematic schm of CLMS
{
    // The bounding box
    generate ( 350 # 280 );

    //
    // Layout all symbols. 
    // 
    // Currently, the size of instance is made the same as its symbol
    // definition. This is becasue that the port location in symbol definition has been nicely
    // aligned. If no size is specified, the relative location of ports is preserved.
    //
    
    //colum 1
    unsigned int FYA_X = 50 + 20;
    unsigned int FYA_Y = 50;
    unsigned int FYB_X = FYA_X;
    unsigned int FYB_Y = FYA_Y + 60;
    unsigned int FYC_X = FYA_X;
    unsigned int FYC_Y = FYA_Y + 120;
    unsigned int FYD_X = FYA_X;
    unsigned int FYD_Y = FYA_Y + 180;
    
    //colum 2
    unsigned int L6ABMUX_X = FYA_X + 50;
    unsigned int L6ABMUX_Y = FYA_Y + 45;
    unsigned int L6CDMUX_X = L6ABMUX_X;
    unsigned int L6CDMUX_Y = L6ABMUX_Y + 120;
    
    
    //colum 3
    unsigned int L7MUX_X = FYA_X + 80;
    unsigned int L7MUX_Y = FYA_Y + 85;
    unsigned int L8MUX_X = L7MUX_X;
    unsigned int L8MUX_Y = L7MUX_Y + 120;
    
    //colum 4
    unsigned int Y0MUX_X = FYA_X + 110;
    unsigned int Y0MUX_Y = FYA_Y;
    unsigned int ABPMUX_X = Y0MUX_X;
    unsigned int ABPMUX_Y = FYA_Y + 30;
    unsigned int Y1MUX_X = Y0MUX_X;
    unsigned int Y1MUX_Y = FYA_Y + 70 + 4;
    unsigned int Y2MUX_X = Y0MUX_X;
    unsigned int Y2MUX_Y = FYA_Y + 110;
    unsigned int CDPMUX_X = Y0MUX_X;
    unsigned int CDPMUX_Y = FYA_Y + 150;
    unsigned int Y3MUX_X = Y0MUX_X;
    unsigned int Y3MUX_Y = FYA_Y + 190;
    
    //colum 5
    unsigned int Q0MUX_X = FYA_X + 140;
    unsigned int Q0MUX_Y = FYA_Y - 20;
    unsigned int QABMUX_X = Q0MUX_X;
    unsigned int QABMUX_Y = FYA_Y + 20;
    unsigned int Q1MUX_X = Q0MUX_X;
    unsigned int Q1MUX_Y = FYA_Y + 60;
    unsigned int Q2MUX_X = Q0MUX_X;
    unsigned int Q2MUX_Y = FYA_Y + 100;
    unsigned int QCDMUX_X = Q0MUX_X;
    unsigned int QCDMUX_Y = FYA_Y + 140;
    unsigned int Q3MUX_X = Q0MUX_X;
    unsigned int Q3MUX_Y = FYA_Y + 180;
    
   //colum 6
    unsigned int RSMUX_X = FYA_X + 150;
    unsigned int RSMUX_Y = FYA_Y - 25;
    
   //colum 7
    unsigned int CEMUX_X = FYA_X + 170;
    unsigned int CEMUX_Y = FYA_Y - 30;
    
   //colum 8
    unsigned int FF0_X = FYA_X + 200 ;
    unsigned int FF0_Y = FYA_Y - 20 - 4;
    unsigned int FFAB_X = FF0_X;
    unsigned int FFAB_Y = FYA_Y + 20 - 4;
    unsigned int FF1_X = FF0_X;
    unsigned int FF1_Y = FYA_Y + 60 - 4;
    unsigned int FF2_X = FF0_X;
    unsigned int FF2_Y = FYA_Y + 90 + 6;
    unsigned int FFCD_X = FF0_X;
    unsigned int FFCD_Y = FYA_Y + 140 -4 ;
    unsigned int FF3_X = FF0_X;
    unsigned int FF3_Y = FYA_Y + 170 + 6;
    
    device CLK_POLMUX ( symbol logsym ) CLKPOLMUX
        @[35,10];
        
    device LCE_POLMUX ( symbol logsym ) LCEPOLMUX
        @[25,15];
        
    device LRS_POLMUX ( symbol logsym ) LRSPOLMUX
        @[15,20];
        
    device MUX2_P ( symbol logsym ) WCKMUX
        @[50,45];

    device LUT5S ( symbol logsym ) FYA
        @[FYA_X,FYA_Y];

    device LUT5SC ( symbol logsym ) FYB
        @[FYB_X,FYB_Y];
 
    device LUT5S ( symbol logsym ) FYC
        @[FYC_X,FYC_Y];
        
    device LUT5SC ( symbol logsym ) FYD
        @[FYD_X,FYD_Y];
 
    device MUX2 ( symbol logsym ) L6ABMUX
        @[L6ABMUX_X,L6ABMUX_Y];

    device MUX2 ( symbol logsym ) L6CDMUX
        @[L6CDMUX_X,L6CDMUX_Y];
    
    device MUX2 ( symbol logsym ) L7MUX
        @[L7MUX_X,L7MUX_Y];
    
    device MUX2 ( symbol logsym ) L8MUX
        @[L8MUX_X,L8MUX_Y];
    
    device MUX2_P ( symbol logsym ) CEMUX
        @[CEMUX_X, CEMUX_Y];    
                      
    device MUX2_P ( symbol logsym ) RSMUX
        @[RSMUX_X,RSMUX_Y]; 

    device YMUX ( symbol logsym ) Y3MUX
        @[Y3MUX_X, Y3MUX_Y];

    device YMUX ( symbol logsym ) Y2MUX
        @[Y2MUX_X, Y2MUX_Y];

    device YMUX ( symbol logsym ) Y1MUX
        @[Y1MUX_X, Y1MUX_Y];
    
    device YMUX ( symbol logsym ) Y0MUX
        @[Y0MUX_X, Y0MUX_Y];    

    device QMUX ( symbol logsym ) Q3MUX
        @[Q3MUX_X, Q3MUX_Y];  

    device QMUX ( symbol logsym ) Q2MUX
        @[Q2MUX_X, Q2MUX_Y];
        
    device QMUX ( symbol logsym ) Q1MUX
        @[Q1MUX_X, Q1MUX_Y];       
        
    device QMUX ( symbol logsym ) Q0MUX
        @[Q0MUX_X, Q0MUX_Y];  

    device PMUX ( symbol logsym ) ABPMUX
        @[ABPMUX_X, ABPMUX_Y];  
        
    device PMUX ( symbol logsym ) CDPMUX
        @[CDPMUX_X, CDPMUX_Y];  

    device APPQMUX ( symbol logsym ) QABMUX
        @[QABMUX_X, QABMUX_Y];  
        
    device APPQMUX ( symbol logsym ) QCDMUX
        @[QCDMUX_X, QCDMUX_Y];  
        
   device FF ( symbol logsym ) FF0
       @[FF0_X, FF0_Y];

   device FF ( symbol logsym ) FFAB
       @[FFAB_X, FFAB_Y];

   device FF ( symbol logsym ) FF1
       @[FF1_X, FF1_Y];

   device FF ( symbol logsym ) FF2
       @[FF2_X, FF2_Y];

   device FF ( symbol logsym ) FFCD
       @[FFCD_X, FFCD_Y];

   device FF ( symbol logsym ) FF3
       @[FF3_X, FF3_Y];
       
   device RAM_RS ( symbol logsym ) U0_NOT
       @[FYA_X - 10,24];
       
   device RAM_RS ( symbol logsym ) RAM_RS_BUF2
       @[18, 40];
    //
    // All device has been drawn. Now map the graphical object to the corresponding object
    // in the logic structure netlist
    //
    map (
            <instance WCKMUX>      => <instance WCKMUX      of device CLMS (structure netlist)> ,
            <instance LRSPOLMUX>   => <instance LRSPOLMUX   of device CLMS (structure netlist)> ,
            <instance LCEPOLMUX>   => <instance LCEPOLMUX   of device CLMS (structure netlist)> ,
            <instance CLKPOLMUX>   => <instance CLKPOLMUX   of device CLMS (structure netlist)> ,
            <instance FYA>         => <instance FYA         of device CLMS (structure netlist)> ,
            <instance FYB>         => <instance FYB         of device CLMS (structure netlist)> ,
            <instance FYC>         => <instance FYC         of device CLMS (structure netlist)> ,
            <instance FYD>         => <instance FYD         of device CLMS (structure netlist)> ,
            <instance L6ABMUX>     => <instance L6ABMUX     of device CLMS (structure netlist)> ,
            <instance L6CDMUX>     => <instance L6CDMUX     of device CLMS (structure netlist)> ,
            <instance L7MUX>       => <instance L7MUX       of device CLMS (structure netlist)> ,
            <instance L8MUX>       => <instance L8MUX       of device CLMS (structure netlist)> ,
            <instance Y0MUX>       => <instance Y0MUX       of device CLMS (structure netlist)> ,
            <instance ABPMUX>      => <instance ABPMUX      of device CLMS (structure netlist)> ,
            <instance Y1MUX>       => <instance Y1MUX       of device CLMS (structure netlist)> ,
            <instance Y2MUX>       => <instance Y2MUX       of device CLMS (structure netlist)> ,
            <instance CDPMUX>      => <instance CDPMUX      of device CLMS (structure netlist)> ,            
            <instance Y3MUX>       => <instance Y3MUX       of device CLMS (structure netlist)> ,
            <instance Q0MUX>       => <instance Q0MUX       of device CLMS (structure netlist)> ,
            <instance QABMUX>      => <instance QABMUX      of device CLMS (structure netlist)> ,
            <instance Q1MUX>       => <instance Q1MUX       of device CLMS (structure netlist)> ,
            <instance Q2MUX>       => <instance Q2MUX       of device CLMS (structure netlist)> ,
            <instance QCDMUX>      => <instance QCDMUX      of device CLMS (structure netlist)> ,            
            <instance Q3MUX>       => <instance Q3MUX       of device CLMS (structure netlist)> ,            
            <instance RSMUX>       => <instance RSMUX       of device CLMS (structure netlist)> ,            
            <instance CEMUX>       => <instance CEMUX       of device CLMS (structure netlist)> ,             
            <instance FF0>         => <instance FF0         of device CLMS (structure netlist)> ,
            <instance FFAB>        => <instance FFAB        of device CLMS (structure netlist)> ,
            <instance FF1>         => <instance FF1         of device CLMS (structure netlist)> ,
            <instance FF2>         => <instance FF2         of device CLMS (structure netlist)> ,
            <instance FFCD>        => <instance FFCD        of device CLMS (structure netlist)> ,            
            <instance FF3>         => <instance FF3         of device CLMS (structure netlist)> ,
            <instance U0_NOT>      => <instance U0_NOT      of device CLMS (structure netlist)> ,
            <instance RAM_RS_BUF2> => <instance RAM_RS_BUF2 of device CLMS (structure netlist)>          
        );


    //
    // Layout all ports. 
    // 
    // Since ports drive or are driven by pins of symbol instance, derive the port
    // location from those pins
    //
    
    unsigned int PORT_LEFT = 10;
    unsigned int PORT_BUTTOM = 10;
    unsigned int PORT_TOP = 270;
    unsigned int PORT_RIGHT = 330;
    
    unsigned int pin_offset_X = 0;
    unsigned int pin_offset_Y = 0;
    
    
    port CLK @[PORT_LEFT,<pin IN of <instance CLKPOLMUX>>#-];
    port CE  @[PORT_LEFT,<pin IN of <instance LCEPOLMUX>>#-];
    port RS  @[PORT_LEFT,<pin IN of <instance LRSPOLMUX>>#-];

    port WCLK@[PORT_LEFT,43];
    port M0  @[PORT_LEFT,38];
    port M2  @[PORT_LEFT,30];

    // The Y-loc of FGA's and FGB's are aligned with corresponding inputs of LUTs
    port A0  @[PORT_LEFT, <pin A0 of <instance FYA>>#-];
    port A1  @[PORT_LEFT, <pin A1 of <instance FYA>>#-];
    port A2  @[PORT_LEFT, <pin A2 of <instance FYA>>#-];
    port A3  @[PORT_LEFT, <pin A3 of <instance FYA>>#-];
    port A4  @[PORT_LEFT, <pin A4 of <instance FYA>>#-];
    port AD  @[PORT_LEFT, <pin AD of <instance FYA>>#-];

    port B0  @[PORT_LEFT, <pin A0 of <instance FYB>>#-];
    port B1  @[PORT_LEFT, <pin A1 of <instance FYB>>#-];
    port B2  @[PORT_LEFT, <pin A2 of <instance FYB>>#-];
    port B3  @[PORT_LEFT, <pin A3 of <instance FYB>>#-];
    port B4  @[PORT_LEFT, <pin A4 of <instance FYB>>#-];
    port BD  @[PORT_LEFT, <pin AD of <instance FYB>>#-];

    port M1  @[PORT_LEFT,156+2];
    port M3  @[PORT_LEFT,150];
    
    port C0  @[PORT_LEFT, <pin A0 of <instance FYC>>#-];
    port C1  @[PORT_LEFT, <pin A1 of <instance FYC>>#-];
    port C2  @[PORT_LEFT, <pin A2 of <instance FYC>>#-];
    port C3  @[PORT_LEFT, <pin A3 of <instance FYC>>#-];
    port C4  @[PORT_LEFT, <pin A4 of <instance FYC>>#-];
    port CD  @[PORT_LEFT, <pin AD of <instance FYC>>#-];    
    
    
    port D0  @[PORT_LEFT, <pin A0 of <instance FYD>>#-];
    port D1  @[PORT_LEFT, <pin A1 of <instance FYD>>#-];
    port D2  @[PORT_LEFT, <pin A2 of <instance FYD>>#-];
    port D3  @[PORT_LEFT, <pin A3 of <instance FYD>>#-];
    port D4  @[PORT_LEFT, <pin A4 of <instance FYD>>#-];
    port DD  @[PORT_LEFT, <pin AD of <instance FYD>>#-];    
    
    port CIN      @[<pin CIN of <instance FYA>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port L7OUT    @[L7MUX_X +12, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port SRCI  @[24*8,  6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port RSCI     @[<pin DI1 of <instance RSMUX>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port CECI     @[<pin DI1 of <instance CEMUX>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    


//    port CLKCO   @[PORT_RIGHT, <pin Y of <instance CLKPOLMUX>>#-];     
    
    port Q0   @[PORT_RIGHT, <pin Q of <instance FF0>>#-]; 

    port Y0   @[PORT_RIGHT, <pin Y of <instance Y0MUX>>#-];

    port Y6AB @[PORT_RIGHT, <pin DOUT of <instance L6ABMUX>>#-];
    
    port Q1   @[PORT_RIGHT, <pin Q of <instance FF1>>#-]; 

    port Y1   @[PORT_RIGHT, <pin Y of <instance Y1MUX>>#-];    
    
    port Q2   @[PORT_RIGHT, <pin Q of <instance FF2>>#-]; 

    port Y2   @[PORT_RIGHT, <pin Y of <instance Y2MUX>>#-];   
    
    port Y6CD @[PORT_RIGHT, <pin DOUT of <instance L6CDMUX>>#-];    
    
    port Q3   @[PORT_RIGHT, <pin Q of <instance FF3>>#-]; 

    port Y3   @[PORT_RIGHT, <pin Y of <instance Y3MUX>>#-];   
    
    port COUT @[<pin COUT of <instance FYD>>#|, PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH"           

    port L7IN @[18*8, PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH"
    
    port RSCO @[<pin DOUT of <instance RSMUX>>#|, PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH"           
    
    port CECO @[<pin DOUT of <instance CEMUX>>#|, PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH"               
    
    port SRCO  @[35*8, PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH" 


    //
    // Layout all lines (wires in the logic netlist)
    //
    // The name of line is preceeded with "ln"
    //
    
    line lnACLK  
        <port WCLK> -> <pin IN of <instance RAM_RS_BUF2>>;
        
    line lnWCLK1
        <pin OUT of <instance RAM_RS_BUF2>>-> 
        [<pin DI1 of <instance WCKMUX>>#|, ]->
        <pin DI1 of <instance WCKMUX>>;
    
    line lnCLK
        <port CLK> -> <pin IN of <instance CLKPOLMUX>>;
        
    line lnCE
      <port CE> -> <pin IN of <instance LCEPOLMUX>>;
        
    line lnRS
      <port RS> -> <pin IN of <instance LRSPOLMUX>>;
    
        
    line lnM2
        <port M2> -> 
        [FYA_X + 32, ] ->
        [ ,<pin WA[2] of <instance FYA>>#-] ->
        <pin WA[2] of <instance FYA>>,
        
        [FYA_X + 32,<pin WA[2] of <instance FYA>>#-] ->
        [ ,<pin WA[2] of <instance FYB>>#-] ->
        <pin WA[2] of <instance FYB>>,
        
        [FYA_X + 32,<pin WA[2] of <instance FYB>>#-] ->
        [ ,<pin WA[2] of <instance FYC>>#-] ->
        <pin WA[2] of <instance FYC>>,

        [FYA_X + 32,<pin WA[2] of <instance FYC>>#-] ->
        [ ,<pin WA[2] of <instance FYD>>#-] ->
        <pin WA[2] of <instance FYD>>,
        
        [FYA_X + 32,<port M2>#-] ->
        [<pin SEL of <instance L7MUX>>#|, ] ->
        [ ,<pin MX of <instance Q1MUX>>#-]->
        <pin SEL of <instance L7MUX>>,
        
        [<pin SEL of <instance L7MUX>>#|,<pin MX of <instance Q1MUX>>#-]->
        <pin MX of <instance Q1MUX>>;
                
    
    line lnM0
        <port M0> -> 
        [FYA_X + 24, ] ->
        [ ,<pin WA[0] of <instance FYA>>#-] ->
        <pin WA[0] of <instance FYA>>,
        
        [FYA_X + 24,<pin WA[0] of <instance FYA>>#-] ->
        [ ,<pin WA[0] of <instance FYB>>#-] ->
        <pin WA[0] of <instance FYB>>,
        
        [FYA_X + 24,<pin WA[0] of <instance FYB>>#-] ->
        [ ,<pin WA[0] of <instance FYC>>#-] ->
        <pin WA[0] of <instance FYC>>,

        [FYA_X + 24,<pin WA[0] of <instance FYC>>#-] ->
        [ ,<pin WA[0] of <instance FYD>>#-] ->
        <pin WA[0] of <instance FYD>>,        
                
        [FYA_X + 24,<port M0>#-] ->
        [<pin SEL of <instance L6ABMUX>>#|, ] ->
//        [ ,<pin MX of <instance Q0MUX>>#-]->
        <pin SEL of <instance L6ABMUX>>,
        
        [<pin SEL of <instance L6ABMUX>>#|,<pin MX of <instance Q0MUX>>#-] ->
        <pin MX of <instance Q0MUX>>;
            

    line lnA0
        <port A0> -> <pin A0 of<instance FYA>>;
     
    line lnA1
        <port A1> -> <pin A1 of<instance FYA>>;    

    line lnA2
        <port A2> -> <pin A2 of<instance FYA>>;  
        
    line lnA3
        <port A3> -> <pin A3 of<instance FYA>>;            
        
    line lnA4
        <port A4> -> <pin A4 of<instance FYA>>;            
        
    line lnAD
        <port AD> -> [6*8, ] -> <pin AD of<instance FYA>>,
        
        [6*8, <port AD>#-] -> 
        [ ,<pin X0D of <instance ABPMUX>>#-] ->
        <pin X0D of <instance ABPMUX>>;         
        

    line lnB0
        <port B0> -> <pin A0 of<instance FYB>>;
     
    line lnB1
        <port B1> -> <pin A1 of<instance FYB>>;    

    line lnB2
        <port B2> -> <pin A2 of<instance FYB>>;  
        
    line lnB3
        <port B3> -> <pin A3 of<instance FYB>>;            
        
    line lnB4
        <port B4> -> <pin A4 of<instance FYB>>;            
        
    line lnBD
        <port BD> -> [6*8, ] -> <pin AD of<instance FYB>>,
        
        [6*8, <port BD>#-] -> 
        [ ,<pin X1D of <instance ABPMUX>>#-] ->
        <pin X1D of <instance ABPMUX>>;                 
                        

    line lnM3 
        <port M3> ->
        [FYA_X + 36, ] ->
        [ ,<pin WA[3] of <instance FYC>>#-] ->
        <pin WA[3] of <instance FYC>>,
        
        [FYA_X + 36,<pin WA[3] of <instance FYC>>#-] ->
        [ ,<pin WA[3] of <instance FYD>>#-] ->
        <pin WA[3] of <instance FYD>>,
        
        [FYA_X + 36,<port M3>#-] ->
        [ ,<pin WA[3] of <instance FYB>>#-] ->
        <pin WA[3] of <instance FYB>>,

        [FYA_X + 36,<pin WA[3] of <instance FYB>>#-] ->
        [ ,<pin WA[3] of <instance FYA>>#-] ->
        <pin WA[3] of <instance FYA>>,        
                
        [FYA_X + 36,<port M3>#-]  ->                     
        [<pin SEL of <instance L8MUX>>#|, ] ->
        [ ,<pin MX of <instance Q3MUX>>#-]->
        <pin SEL of <instance L8MUX>>,   
        
       [<pin SEL of <instance L8MUX>>#|,<pin MX of <instance Q3MUX>>#-]->   
       <pin MX of <instance Q3MUX>>;
       

    line lnM1 
        <port M1> -> 
        [FYA_X + 28, ] ->
        [ ,<pin WA[1] of <instance FYC>>#-] ->
        <pin WA[1] of <instance FYC>>,
        
        [FYA_X + 28,<pin WA[1] of <instance FYC>>#-] ->
        [ ,<pin WA[1] of <instance FYD>>#-] ->
        <pin WA[1] of <instance FYD>>,
        
        [FYA_X + 28,<port M1>#-] ->
        [ ,<pin WA[1] of <instance FYB>>#-] ->
        <pin WA[1] of <instance FYB>>,

        [FYA_X + 28,<pin WA[1] of <instance FYB>>#-] ->
        [ ,<pin WA[1] of <instance FYA>>#-] ->
        <pin WA[1] of <instance FYA>>,               
                
        [FYA_X + 28,<port M1>#-]  ->
        [<pin SEL of <instance L6CDMUX>>#|, ] ->
        <pin MX of <instance Q2MUX>>,
        
        [<pin SEL of <instance L6CDMUX>>#|,<port M1>#-] ->
        <pin SEL of <instance L6CDMUX>>;

    line lnC0
        <port C0> -> <pin A0 of<instance FYC>>;
     
    line lnC1
        <port C1> -> <pin A1 of<instance FYC>>;    

    line lnC2
        <port C2> -> <pin A2 of<instance FYC>>;  
        
    line lnC3
        <port C3> -> <pin A3 of<instance FYC>>;            
        
    line lnC4
        <port C4> -> <pin A4 of<instance FYC>>;            
        
    line lnCD
        <port CD> -> [6*8, ] -> <pin AD of<instance FYC>>,
        
        [6*8, <port CD>#-] -> 
        [ ,<pin X0D of <instance CDPMUX>>#-] ->
        <pin X0D of <instance CDPMUX>>;    

    line lnD0
        <port D0> -> <pin A0 of<instance FYD>>;
     
    line lnD1
        <port D1> -> <pin A1 of<instance FYD>>;    

    line lnD2
        <port D2> -> <pin A2 of<instance FYD>>;  
        
    line lnD3
        <port D3> -> <pin A3 of<instance FYD>>;            
        
    line lnD4
        <port D4> -> <pin A4 of<instance FYD>>;            
        
    line lnDD
        <port DD> -> [6*8, ] -> <pin AD of<instance FYD>>,
        
        [6*8, <port DD>#-] -> 
        [ ,<pin X1D of <instance CDPMUX>>#-] ->
        <pin X1D of <instance CDPMUX>>; 
        
        
    line lnK0
        <pin K of <instance FYA>> ->
        [(<pin K of <instance FYA>>#|) + 5,] ->
        [ ,<pin K of <instance FYB>>#-] ->
        <pin K of <instance FYB>>;
    
    line lnG0
        <pin G of <instance FYA>> -> 
        [(<pin G of <instance FYA>>#|) + 3,] ->
        [ ,<pin G of <instance FYB>>#-] ->
        <pin G of <instance FYB>>;
        
    line lnK2
        <pin K of <instance FYC>> -> 
        [(<pin K of <instance FYC>>#|) + 5,] ->
        [ ,<pin K of <instance FYD>>#-] ->
        <pin K of <instance FYD>>;
    
    line lnG2
        <pin G of <instance FYC>> -> 
        [(<pin G of <instance FYC>>#|) + 3,] ->
        [ ,<pin G of <instance FYD>>#-] ->
        <pin G of <instance FYD>>;
        
    line lnWCKMUX
        <pin DOUT of <instance WCKMUX>> ->     
        [ ,<pin WCK of <instance FYA>>#-] ->
        <pin WCK of <instance FYA>>, 
 
        [<pin DOUT of <instance WCKMUX>>#|,<pin WCK of <instance FYA>>#-] ->
        [ ,<pin WCK of <instance FYB>>#-] ->
        <pin WCK of <instance FYB>>,
        
        [<pin DOUT of <instance WCKMUX>>#|,<pin WCK of <instance FYB>>#-] ->
        [ ,<pin WCK of <instance FYC>>#-] ->
        <pin WCK of <instance FYC>>,      
                  
        [<pin DOUT of <instance WCKMUX>>#|,<pin WCK of <instance FYC>>#-] ->
        [ ,<pin WCK of <instance FYD>>#-] ->
        <pin WCK of <instance FYD>>;   

    line lnCLKPOLMUX
        <pin Y of <instance CLKPOLMUX>> ->
        [<pin DI0 of <instance WCKMUX>>#|, ] -> 
        [FF0_X - 5, ] -> 
        [ ,(<pin CE of <instance FF0>>#-)-6] ->
        [<pin CLK of <instance FF0>>#|, ] ->
        <pin CLK of <instance FF0>>,

        [FF0_X - 5,(<pin CE of <instance FF0>>#-)-6] ->
        [ ,(<pin CE of <instance FFAB>>#-)-6] ->
        [<pin CLK of <instance FFAB>>#|, ] ->
        <pin CLK of <instance FFAB>>,   
        
        [FF0_X - 5,(<pin CE of <instance FFAB>>#-)-6] -> 
        [ ,(<pin CE of <instance FF1>>#-)-6] ->            
        [<pin CLK of <instance FF1>>#|, ] ->
        <pin CLK of <instance FF1>>,          
        
        [FF0_X - 5,(<pin CE of <instance FF1>>#-)-6] -> 
        [ ,(<pin CE of <instance FF2>>#-)-6] ->            
        [<pin CLK of <instance FF2>>#|, ] ->
        <pin CLK of <instance FF2>>, 
        
        [FF0_X - 5,(<pin CE of <instance FF2>>#-)-6] -> 
        [ ,(<pin CE of <instance FFCD>>#-)-6] ->            
        [<pin CLK of <instance FFCD>>#|, ] ->
        <pin CLK of <instance FFCD>>,         
        
        [FF0_X - 5,(<pin CE of <instance FFCD>>#-)-6] -> 
        [ ,(<pin CE of <instance FF3>>#-)-6] ->            
        [<pin CLK of <instance FF3>>#|, ] ->
        <pin CLK of <instance FF3>>,
        
        [<pin DI0 of <instance WCKMUX>>#|,<pin Y of <instance CLKPOLMUX>>#-] -> 
        <pin DI0 of <instance WCKMUX>>;
        
//        [FF0_X - 5,<pin Y of <instance CLKPOLMUX>>#-]->
//        <port CLKCO>;      
                  
    line lnCEPOLMUX
        <pin Y of <instance LCEPOLMUX>> ->
        [<pin DI0 of <instance CEMUX>>#|, ] ->
        <pin DI0 of <instance CEMUX>>;
        
    line lnRSPOLMUX
        <pin Y of <instance LRSPOLMUX>> ->
        [(<pin IN of <instance U0_NOT>>#|) - 2, ] ->
        [<pin DI0 of <instance RSMUX>>#|, ] ->
        <pin DI0 of <instance RSMUX>>,
        
        [(<pin IN of <instance U0_NOT>>#|) - 2, (<pin Y of <instance LRSPOLMUX>>#-)] ->
        [, (<pin IN of <instance U0_NOT>>#-)] ->
        <pin IN of <instance U0_NOT>>;
        
        
    line lnCIN
     
        <port CIN> -> 
        [<port CIN>#|,(<port CIN>#-) + 9 ],
        
        [<port CIN>#|,(<port CIN>#-) + 9 ] -> 
        <pin CIN of  <instance FYA>>,
         
        [<port CIN>#|,(<port CIN>#-) + 9 ] ->
        [(<pin CIN of <instance FYA>>#|) - 35, ] ->
        [, (<pin FCIN of <instance FYB>>#-)]     ->
        <pin FCIN of <instance FYB>>;
        
    line lnCYA
        <pin COUT of <instance FYA>> ->
        [ ,(<pin COUT of <instance FYA>>#-)+3] ->
        <pin CIN of <instance FYB>>,
        
        [<pin COUT of <instance FYA>>#|,(<pin COUT of <instance FYA>>#-)+3] ->
        [20*8, ] ->
        [ ,<pin CYX of <instance Y0MUX>>#-] ->
        <pin CYX of <instance Y0MUX>>;
        
    line lnFYA_Z
        <pin L5 of <instance FYA>> -> 
        [L6ABMUX_X - 5, ] ->
        [16*8, ] ->
        [16*8, <pin FX of <instance Y0MUX>>#-] ->
        <pin FX of <instance Y0MUX>>, 
        
        [L6ABMUX_X - 5,<pin L5 of <instance FYA>>#-] ->
        [ ,<pin DI0 of <instance L6ABMUX>>#-] ->
        <pin DI0 of <instance L6ABMUX>>;
         
    line lnCYB
        <pin COUT of <instance FYB>> ->
        [ ,(<pin CYX of <instance Y1MUX>>#-) + 10] ->
        <pin CIN of <instance FYC>>,
        
        [<pin COUT of <instance FYB>>#|,(<pin CYX of <instance Y1MUX>>#-) + 10] ->
        [FYB_X + 43, ] ->
        [ ,<pin CYX of <instance Y1MUX>>#-] ->
        <pin CYX of <instance Y1MUX>>,
        
        [<pin COUT of <instance FYB>>#|,(<pin CYX of <instance Y1MUX>>#-) + 10] ->
        [FYB_X - 30, ] ->
        [ ,<pin FCIN of <instance FYD>>#-] ->
        <pin FCIN of <instance FYD>>;
        
    line lnFYB_Z
        <pin L5 of <instance FYB>> -> 
        [L6ABMUX_X - 5, ] ->
        [ ,<pin FX of <instance Y1MUX>>#-] ->
        <pin FX of <instance Y1MUX>>,
        
        [L6ABMUX_X - 5,<pin FX of <instance Y1MUX>>#-] ->
        [ ,<pin DI1 of <instance L6ABMUX>>#-] ->
        <pin DI1 of <instance L6ABMUX>>;
        
        
    line lnCYC
        <pin COUT of <instance FYC>> ->
        [ ,(<pin COUT of <instance FYC>>#-)+3] ->
        <pin CIN of <instance FYD>>,
        
        [<pin COUT of <instance FYC>>#|,(<pin COUT of <instance FYC>>#-)+3] ->
        [20*8, ] ->
        [ ,<pin CYX of <instance Y2MUX>>#-] ->
        <pin CYX of <instance Y2MUX>>;     
     
    line lnFYC_Z
        <pin L5 of <instance FYC>> -> 
        [L6CDMUX_X - 5, ] ->
        [ ,<pin DI0 of <instance L6CDMUX>>#-] ->
        <pin DI0 of <instance L6CDMUX>>, 
        
        [L6CDMUX_X - 5,<pin L5 of <instance FYC>>#-] ->
        [ ,<pin FX of <instance Y2MUX>>#-] ->
        <pin FX of <instance Y2MUX>>;     
     
    line lnCYD
        <pin COUT of <instance FYD>> ->
        [ ,<pin CYX of <instance Y3MUX>>#-] ->
        <port COUT>,
        
        [<pin COUT of <instance FYD>>#|,<pin CYX of <instance Y3MUX>>#-] ->
        <pin CYX of <instance Y3MUX>>; 
        
    line lnFYD_Z
        <pin L5 of <instance FYD>> -> 
        [L6CDMUX_X - 5, ] ->
        [ ,<pin DI1 of <instance L6CDMUX>>#-] ->
        <pin DI1 of <instance L6CDMUX>>, 
        
        [L6CDMUX_X - 5,<pin L5 of <instance FYD>>#-] ->
        [18*8, ] ->
        [ ,<pin FX of <instance Y3MUX>>#-] ->
        <pin FX of <instance Y3MUX>>;          

    line lnL6ABMUX
        <pin DOUT of <instance L6ABMUX>> ->
        [L6ABMUX_X + 10, ] ->
        [ ,<pin DI0 of <instance L7MUX>>#-] ->
        <pin DI0 of <instance L7MUX>>,
        
        [L6ABMUX_X + 10,<pin DOUT of <instance L6ABMUX>>#-] ->
        [QABMUX_X - 6, ]->
        [ ,<pin Y6 of <instance QABMUX>>#-]->
        <pin Y6 of <instance QABMUX>>,
        
        [QABMUX_X - 6,<pin DOUT of <instance L6ABMUX>>#-]->       
         <port Y6AB>;
        
    line lnL6CDMUX
        <pin DOUT of <instance L6CDMUX>> ->
        [L6CDMUX_X + 10, ] ->
        [ ,<pin DI1 of <instance L7MUX>>#-] ->
        <pin DI1 of <instance L7MUX>>,
                
        [L6CDMUX_X + 10,<pin DOUT of <instance L6CDMUX>>#-] ->
        [QCDMUX_X - 8, ]->
        [ ,<pin Y6 of <instance QCDMUX>>#-]->
        <pin Y6 of <instance QCDMUX>>,
        
        [QCDMUX_X - 8,<pin DOUT of <instance L6CDMUX>>#-]->       
         <port Y6CD>;              


    line lnL7MUX    
        <pin DOUT of <instance L7MUX>> ->
        [L7MUX_X + 12, ] ->
        [ ,<pin MF of <instance Y1MUX>>#-] ->
        <pin MF of <instance Y1MUX>>,
        
        [L7MUX_X + 12,<pin MF of <instance Y1MUX>>#-] ->
        <port L7OUT>,
        
        [L7MUX_X + 12,<pin DOUT of <instance L7MUX>>#-] ->
        [ ,(<pin DOUT of <instance L7MUX>>#-)+10] ->
        [L8MUX_X - 5, ] ->
        [ ,<pin DI0 of <instance L8MUX>>#-] ->
        <pin DI0 of <instance L8MUX>>;

    line lnL8MUX
        <pin DOUT of <instance L8MUX>> ->
        [L8MUX_X + 10,] ->
        [ ,<pin MF of <instance Y3MUX>>#-] ->
         <pin MF of <instance Y3MUX>>;
    
    line lnL7IN
        <port L7IN> -> 
        [ ,<pin DI1 of <instance L8MUX>>#-] ->
        <pin DI1 of <instance L8MUX>>;
        
    line lnY0MUX
        <pin Y of <instance Y0MUX>> -> 
        [Y0MUX_X + 20, ] ->
        [ ,<pin YX of <instance Q0MUX>>#-] ->
        <pin YX of <instance Q0MUX>>, 
        
        [Y0MUX_X + 20,<pin Y of <instance Y0MUX>>#-] -> <port Y0>; 
    
    line lnSHIFTIN
        <port SRCI> ->
        [ ,<pin SRQ of <instance Q0MUX>>#-] ->
        <pin SRQ of <instance Q0MUX>>;
    
    line lnABPMUX
        <pin Y of <instance ABPMUX>> ->
        [ABPMUX_X + 20,] ->
        [ ,<pin PY of <instance QABMUX>>#-] ->
        <pin PY of <instance QABMUX>>;
     
    line lnY1MUX
        <pin Y of <instance Y1MUX>> -> 
        [Y1MUX_X + 20, ] ->
        [ ,<pin YX of <instance Q1MUX>>#-] ->
        <pin YX of <instance Q1MUX>>, 
        
        [Y1MUX_X + 20,<pin Y of <instance Y1MUX>>#-] -> <port Y1>; 

    line lnY2MUX
        <pin Y of <instance Y2MUX>> -> 
        [Y2MUX_X +20, ] ->
        [ ,<pin YX of <instance Q2MUX>>#-] ->
        <pin YX of <instance Q2MUX>>, 
        
        [Y2MUX_X +20,<pin Y of <instance Y2MUX>>#-] -> <port Y2>; 

    line lnCDPMUX
        <pin Y of <instance CDPMUX>> -> 
        [CDPMUX_X +20, ] ->
        [ ,<pin PY of <instance QCDMUX>>#-] ->
        <pin PY of <instance QCDMUX>>;
        
    line lnY3MUX
        <pin Y of <instance Y3MUX>> -> 
        [Y3MUX_X + 20, ] ->
        [ ,<pin YX of <instance Q3MUX>>#-] ->
        <pin YX of <instance Q3MUX>>,
        
        [Y3MUX_X + 20,<pin Y of <instance Y3MUX>>#-] -> <port Y3>; 

    line lnQ0MUX
        <pin Q of <instance Q0MUX>> -> <pin D of <instance FF0>>;

    line lnQABMUX
        <pin Q of <instance QABMUX>> -> <pin D of <instance FFAB>>;

    line lnQ1MUX
        <pin Q of <instance Q1MUX>> -> <pin D of <instance FF1>>;

    line lnQ2MUX
        <pin Q of <instance Q2MUX>> -> <pin D of <instance FF2>>;
        
    line lnQCDMUX
        <pin Q of <instance QCDMUX>> -> <pin D of <instance FFCD>>; 
               
    line lnQ3MUX
        <pin Q of <instance Q3MUX>> -> <pin D of <instance FF3>>;        
        
    line lnRSIN
        <port RSCI> -> <pin DI1 of <instance RSMUX>>;  

    line lnRSMUX
        <pin DOUT of <instance RSMUX>> ->
        [ ,<pin RS of <instance FF0>>#-] ->
        <pin RS of <instance FF0>>,
        
        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FF0>>#-] ->
        [ ,<pin RS of <instance FFAB>>#-] ->
        <pin RS of <instance FFAB>>,

        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FFAB>>#-] ->
        [ ,<pin RS of <instance FF1>>#-] ->
        <pin RS of <instance FF1>>,

        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FF1>>#-] ->
        [ ,<pin RS of <instance FF2>>#-] ->
        <pin RS of <instance FF2>>,

        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FF2>>#-] ->
        [ ,<pin RS of <instance FFCD>>#-] ->
        <pin RS of <instance FFCD>>,

        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FFCD>>#-] ->
        [ ,<pin RS of <instance FF3>>#-] ->
        <pin RS of <instance FF3>>,

        [<pin DOUT of <instance RSMUX>>#|,<pin RS of <instance FF3>>#-] ->
        <port RSCO>;

    line lnCEIN
        <port CECI> -> <pin DI1 of <instance CEMUX>>; 
                
    line lnCEMUX
        <pin DOUT of <instance CEMUX>> ->
        [ ,<pin CE of <instance FF0>>#-] ->
        <pin CE of <instance FF0>>,
        
        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FF0>>#-] ->
        [ ,<pin CE of <instance FFAB>>#-] ->
        <pin CE of <instance FFAB>>,

        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FFAB>>#-] ->
        [ ,<pin CE of <instance FF1>>#-] ->
        <pin CE of <instance FF1>>,

        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FF1>>#-] ->
        [ ,<pin CE of <instance FF2>>#-] ->
        <pin CE of <instance FF2>>,

        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FF2>>#-] ->
        [ ,<pin CE of <instance FFCD>>#-] ->
        <pin CE of <instance FFCD>>,

        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FFCD>>#-] ->
        [ ,<pin CE of <instance FF3>>#-] ->
        <pin CE of <instance FF3>>,

        [<pin DOUT of <instance CEMUX>>#|,<pin CE of <instance FF3>>#-] ->
        <port CECO>;        
        
    line lnFF0_Q
        <pin Q of <instance FF0>> ->
        [FF0_X + 25, ] ->
        <port Q0>,
        
        [FF0_X + 25,<pin Q of <instance FF0>>#-] ->
        [ ,(<pin Q of <instance FF0>>#-) + 18] ->
        [QABMUX_X - 5, ] ->
        [ ,<pin SRQ of <instance QABMUX>>#-] ->
        <pin SRQ of <instance QABMUX>>;
        
    line lnFFAB_Q 
        <pin Q of <instance FFAB>> ->
        [FFAB_X + 20, ] ->
        [ ,(<pin Q of <instance FFAB>>#-)+20] -> 
        [Q1MUX_X - 5, ] ->
        [ ,<pin SRQ of <instance Q1MUX>>#-] ->      
        <pin SRQ of <instance Q1MUX>>,
        
        [FFAB_X + 20,<pin Q of <instance FFAB>>#-] ->
        [ ,(<pin Q of <instance FFAB>>#-)-25] ->
        [Y0MUX_X - 5, ] ->
        [ ,<pin MF of <instance Y0MUX>>#-] ->   
        <pin MF of <instance Y0MUX>>; 
        
    line lnFF1_Q
        <pin Q of <instance FF1>> ->
        [FF1_X + 22, ] ->
        <port Q1>,
        
        [FF1_X + 22,<pin Q of <instance FF1>>#-] ->
        [ ,(<pin Q of <instance FF1>>#-)+20] ->
        [Q2MUX_X - 5, ] ->
        [ ,<pin SRQ of <instance Q2MUX>>#-] ->
        <pin SRQ of <instance Q2MUX>>;

    line lnFF2_Q
        <pin Q of <instance FF2>> ->
        [FF2_X + 20, ] ->
        <port Q2>,
        
        [FF2_X + 20,<pin Q of <instance FF2>>#-] ->
        [ ,(<pin Q of <instance FF2>>#-)+20] ->
        [QCDMUX_X - 5, ] ->
        [ ,<pin SRQ of <instance QCDMUX>>#-] ->
        <pin SRQ of <instance QCDMUX>>;

    line lnFFCD_Q 
        <pin Q of <instance FFCD>> ->
        [FFCD_X + 18, ] ->
        [ ,(<pin Q of <instance FFCD>>#-)+18] -> 
        [Q3MUX_X - 5, ] ->
        [ ,<pin SRQ of <instance Q3MUX>>#-] ->      
        <pin SRQ of <instance Q3MUX>>,
        
        [FFCD_X + 18,<pin Q of <instance FFCD>>#-] ->
        [ ,(<pin Q of <instance FFCD>>#-)-12] ->
        [Y2MUX_X - 5, ] ->
        [ ,<pin MF of <instance Y2MUX>>#-] ->   
        <pin MF of <instance Y2MUX>>;

    line lnFF3_Q
        <pin Q of <instance FF3>> ->
        [35*8, ] ->
        <port Q3>,
        
        [35*8,<pin Q of <instance FF3>>#-] ->
        <port SRCO>;

    line lnWE
        <pin OUT of <instance U0_NOT>> ->
        [FYA_X-5, ] ->
        [ ,<pin WE of <instance FYA>>#-] ->
        <pin WE of <instance FYA>>,
        
        [FYA_X-5,<pin WE of <instance FYA>>#-] ->
        [ ,<pin WE of <instance FYB>>#-] ->
        <pin WE of <instance FYB>>,
        
        [FYA_X-5,<pin WE of <instance FYB>>#-] ->
        [ ,<pin WE of <instance FYC>>#-] ->
        <pin WE of <instance FYC>>,      
                  
        [FYA_X-5,<pin WE of <instance FYC>>#-] ->
        [ ,<pin WE of <instance FYD>>#-] ->
        <pin WE of <instance FYD>>; 
    //
    // Map lines to nets in the logic counterpart
    //
    map (
            <line lnACLK>        => <wire ntWCLK         of device CLMS (structure netlist)> ,
            <line lnWCLK1>       => <wire ntWCLK1        of device CLMS (structure netlist)> ,    
            <line lnCLK>         => <wire ntCLK          of device CLMS (structure netlist)> ,
            <line lnCE>          => <wire ntCE           of device CLMS (structure netlist)> ,
            <line lnRS>          => <wire ntRS           of device CLMS (structure netlist)> ,
            <line lnM2>          => <wire ntM2           of device CLMS (structure netlist)> ,
            <line lnM0>          => <wire ntM0           of device CLMS (structure netlist)> ,
            <line lnA0>          => <wire ntA0           of device CLMS (structure netlist)> ,
            <line lnA1>          => <wire ntA1           of device CLMS (structure netlist)> ,
            <line lnA2>          => <wire ntA2           of device CLMS (structure netlist)> ,
            <line lnA3>          => <wire ntA3           of device CLMS (structure netlist)> ,
            <line lnA4>          => <wire ntA4           of device CLMS (structure netlist)> ,
            <line lnAD>          => <wire ntAD           of device CLMS (structure netlist)> ,
            <line lnB0>          => <wire ntB0           of device CLMS (structure netlist)> ,
            <line lnB1>          => <wire ntB1           of device CLMS (structure netlist)> ,
            <line lnB2>          => <wire ntB2           of device CLMS (structure netlist)> ,
            <line lnB3>          => <wire ntB3           of device CLMS (structure netlist)> ,
            <line lnB4>          => <wire ntB4           of device CLMS (structure netlist)> ,
            <line lnBD>          => <wire ntBD           of device CLMS (structure netlist)> ,
            <line lnM3>          => <wire ntM3           of device CLMS (structure netlist)> ,
            <line lnM1>          => <wire ntM1           of device CLMS (structure netlist)> ,
            <line lnC0>          => <wire ntC0           of device CLMS (structure netlist)> ,
            <line lnC1>          => <wire ntC1           of device CLMS (structure netlist)> ,
            <line lnC2>          => <wire ntC2           of device CLMS (structure netlist)> ,
            <line lnC3>          => <wire ntC3           of device CLMS (structure netlist)> ,
            <line lnC4>          => <wire ntC4           of device CLMS (structure netlist)> ,
            <line lnCD>          => <wire ntCD           of device CLMS (structure netlist)> ,
            <line lnD0>          => <wire ntD0           of device CLMS (structure netlist)> ,
            <line lnD1>          => <wire ntD1           of device CLMS (structure netlist)> ,
            <line lnD2>          => <wire ntD2           of device CLMS (structure netlist)> ,
            <line lnD3>          => <wire ntD3           of device CLMS (structure netlist)> ,
            <line lnD4>          => <wire ntD4           of device CLMS (structure netlist)> ,
            <line lnDD>          => <wire ntDD           of device CLMS (structure netlist)> ,
            <line lnWCKMUX>      => <wire ntCLK_W        of device CLMS (structure netlist)> ,            
            <line lnCLKPOLMUX>   => <wire ntCLKCO        of device CLMS (structure netlist)> ,
            <line lnCEPOLMUX>    => <wire ntCE_P         of device CLMS (structure netlist)> ,
            <line lnRSPOLMUX>    => <wire ntRS_P         of device CLMS (structure netlist)> ,
            <line lnCIN>         => <wire ntCIN          of device CLMS (structure netlist)> ,
            <line lnCYA>         => <wire ntCYA          of device CLMS (structure netlist)> ,
            <line lnFYA_Z>       => <wire ntL5A          of device CLMS (structure netlist)> ,
            <line lnCYB>         => <wire ntCYB          of device CLMS (structure netlist)> ,
            <line lnFYB_Z>       => <wire ntL5B          of device CLMS (structure netlist)> ,
            <line lnCYC>         => <wire ntCYC          of device CLMS (structure netlist)> ,
            <line lnFYC_Z>       => <wire ntL5C          of device CLMS (structure netlist)> ,
            <line lnCYD>         => <wire ntCOUT         of device CLMS (structure netlist)> ,
            <line lnFYD_Z>       => <wire ntL5D          of device CLMS (structure netlist)> ,
            <line lnL6ABMUX>     => <wire ntY6AB         of device CLMS (structure netlist)> ,
            <line lnL6CDMUX>     => <wire ntY6CD         of device CLMS (structure netlist)> ,
            <line lnL7MUX>       => <wire ntL7OUT        of device CLMS (structure netlist)> ,
            <line lnL8MUX>       => <wire ntL8           of device CLMS (structure netlist)> ,
            <line lnL7IN>        => <wire ntL7IN         of device CLMS (structure netlist)> ,
            <line lnY0MUX>       => <wire ntY0           of device CLMS (structure netlist)> ,
            <line lnSHIFTIN>     => <wire ntSRCI         of device CLMS (structure netlist)> ,
            <line lnABPMUX>      => <wire ntDP0_DI       of device CLMS (structure netlist)> ,
            <line lnY1MUX>       => <wire ntY1           of device CLMS (structure netlist)> ,
            <line lnY2MUX>       => <wire ntY2           of device CLMS (structure netlist)>,
            <line lnCDPMUX>      => <wire ntDP1_DI       of device CLMS (structure netlist)> ,
            <line lnY3MUX>       => <wire ntY3           of device CLMS (structure netlist)> ,
            <line lnQ0MUX>       => <wire ntQD0          of device CLMS (structure netlist)> ,
            <line lnQABMUX>      => <wire ntDP0          of device CLMS (structure netlist)> ,
            <line lnQ1MUX>       => <wire ntQD1          of device CLMS (structure netlist)> ,
            <line lnQ2MUX>       => <wire ntQD2          of device CLMS (structure netlist)> ,
            <line lnQCDMUX>      => <wire ntDP1          of device CLMS (structure netlist)> ,
            <line lnQ3MUX>       => <wire ntQD3          of device CLMS (structure netlist)> ,
            <line lnRSIN>        => <wire ntRSCI         of device CLMS (structure netlist)> ,
            <line lnRSMUX>       => <wire ntRSCO         of device CLMS (structure netlist)> ,
            <line lnCEIN>        => <wire ntCECI         of device CLMS (structure netlist)> ,
            <line lnCEMUX>       => <wire ntCECO         of device CLMS (structure netlist)> ,
            <line lnFF0_Q>       => <wire ntQ0           of device CLMS (structure netlist)> ,
            <line lnFFAB_Q>      => <wire ntQP0          of device CLMS (structure netlist)> ,
            <line lnFF1_Q>       => <wire ntQ1           of device CLMS (structure netlist)> ,
            <line lnFF2_Q>       => <wire ntQ2           of device CLMS (structure netlist)> ,
            <line lnFFCD_Q>      => <wire ntQP1          of device CLMS (structure netlist)> ,
            <line lnFF3_Q>       => <wire ntQ3           of device CLMS (structure netlist)> ,
            <line lnK0>          => <wire ntK0           of device CLMS (structure netlist)> ,
            <line lnK2>          => <wire ntK2           of device CLMS (structure netlist)> ,
            <line lnG0>          => <wire ntG0           of device CLMS (structure netlist)> ,
            <line lnG2>          => <wire ntG2           of device CLMS (structure netlist)> ,
            <line lnWE>          => <wire ntWE           of device CLMS (structure netlist)> 
     );
}; /// end of schematic schm of CLMS
