<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MCAN_MsgRAMConfigParams_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MCAN_MsgRAMConfigParams_t Struct Reference<div class="ingroups"><a class="el" href="group___c_a_n_f_d___d_r_i_v_e_r.html">CANFD Driver</a> &raquo; <a class="el" href="group___c_a_n_f_d___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">CANFD Driver Internal Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Data structure defines the MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer).  
 <a href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/canfd/include/canfd_internal.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a915be061be75af859a62fbf2d1148e30"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a915be061be75af859a62fbf2d1148e30">flssa</a></td></tr>
<tr class="separator:a915be061be75af859a62fbf2d1148e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade63e9b6c13a5d7217f4481e5d5c4e6e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ade63e9b6c13a5d7217f4481e5d5c4e6e">lss</a></td></tr>
<tr class="separator:ade63e9b6c13a5d7217f4481e5d5c4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab7002da842918f8f2382c1508446df"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a6ab7002da842918f8f2382c1508446df">flesa</a></td></tr>
<tr class="separator:a6ab7002da842918f8f2382c1508446df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9ba2ca85117e86089be296214761dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a5f9ba2ca85117e86089be296214761dd">lse</a></td></tr>
<tr class="separator:a5f9ba2ca85117e86089be296214761dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c50f1980b5ddd17e770396a3405b40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a88c50f1980b5ddd17e770396a3405b40">txStartAddr</a></td></tr>
<tr class="separator:a88c50f1980b5ddd17e770396a3405b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77f3ba4e542fc62361cfb3aa3cb401e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ab77f3ba4e542fc62361cfb3aa3cb401e">txBufNum</a></td></tr>
<tr class="separator:ab77f3ba4e542fc62361cfb3aa3cb401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37566499705058d9d00e02448ea1dc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ad37566499705058d9d00e02448ea1dc2">txFIFOSize</a></td></tr>
<tr class="separator:ad37566499705058d9d00e02448ea1dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735550d3a50be53d3a53c71ff0e546d5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a735550d3a50be53d3a53c71ff0e546d5">txBufMode</a></td></tr>
<tr class="separator:a735550d3a50be53d3a53c71ff0e546d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81524da12f997cc8a96e1a5c157a400c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a81524da12f997cc8a96e1a5c157a400c">txBufElemSize</a></td></tr>
<tr class="separator:a81524da12f997cc8a96e1a5c157a400c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e88704dbbfe4114d513fb46bf07e2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#af2e88704dbbfe4114d513fb46bf07e2e">txEventFIFOStartAddr</a></td></tr>
<tr class="separator:af2e88704dbbfe4114d513fb46bf07e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43717f6e42a1c5b4d5aee5eae8ab0c20"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a43717f6e42a1c5b4d5aee5eae8ab0c20">txEventFIFOSize</a></td></tr>
<tr class="separator:a43717f6e42a1c5b4d5aee5eae8ab0c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8086f40bb0240131c1c5f10926213e22"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a8086f40bb0240131c1c5f10926213e22">txEventFIFOWaterMark</a></td></tr>
<tr class="separator:a8086f40bb0240131c1c5f10926213e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1930c14569f1298a4f88534678fc761f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a1930c14569f1298a4f88534678fc761f">rxFIFO0startAddr</a></td></tr>
<tr class="separator:a1930c14569f1298a4f88534678fc761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fcb554d8757a72221653dae51e429f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a1fcb554d8757a72221653dae51e429f0">rxFIFO0size</a></td></tr>
<tr class="separator:a1fcb554d8757a72221653dae51e429f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d3fb8ffd527fa1191c36a837f1c251"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a64d3fb8ffd527fa1191c36a837f1c251">rxFIFO0waterMark</a></td></tr>
<tr class="separator:a64d3fb8ffd527fa1191c36a837f1c251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7ce63c1ea5bbfcce24a7e033791cde"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#abd7ce63c1ea5bbfcce24a7e033791cde">rxFIFO0OpMode</a></td></tr>
<tr class="separator:abd7ce63c1ea5bbfcce24a7e033791cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc382663ac9f817d40b5164139320ba3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#abc382663ac9f817d40b5164139320ba3">rxFIFO1startAddr</a></td></tr>
<tr class="separator:abc382663ac9f817d40b5164139320ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24228cbb1cfc9c392f8e2fe7c1d5007"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#aa24228cbb1cfc9c392f8e2fe7c1d5007">rxFIFO1size</a></td></tr>
<tr class="separator:aa24228cbb1cfc9c392f8e2fe7c1d5007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8124d3d0cf08393fa96e0b9be3ef63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#aea8124d3d0cf08393fa96e0b9be3ef63">rxFIFO1waterMark</a></td></tr>
<tr class="separator:aea8124d3d0cf08393fa96e0b9be3ef63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bf4f76d207ee80f958180cd62fb950"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a24bf4f76d207ee80f958180cd62fb950">rxFIFO1OpMode</a></td></tr>
<tr class="separator:a24bf4f76d207ee80f958180cd62fb950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cf1cd6effbfcd768fec70652d0f55c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ac5cf1cd6effbfcd768fec70652d0f55c">rxBufStartAddr</a></td></tr>
<tr class="separator:ac5cf1cd6effbfcd768fec70652d0f55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c9bceae2f5281ed26b05aae1893b82"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ae4c9bceae2f5281ed26b05aae1893b82">rxBufElemSize</a></td></tr>
<tr class="separator:ae4c9bceae2f5281ed26b05aae1893b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1973fe8eca7f692c8d8ca9342774d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#a8c1973fe8eca7f692c8d8ca9342774d1">rxFIFO0ElemSize</a></td></tr>
<tr class="separator:a8c1973fe8eca7f692c8d8ca9342774d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87a68e31da347ae0aadbe6c2f4e9814"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params__t.html#ae87a68e31da347ae0aadbe6c2f4e9814">rxFIFO1ElemSize</a></td></tr>
<tr class="separator:ae87a68e31da347ae0aadbe6c2f4e9814"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Data structure defines the MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6ab7002da842918f8f2382c1508446df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::flesa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended ID Filter List Start Address </p>

</div>
</div>
<a class="anchor" id="a915be061be75af859a62fbf2d1148e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::flssa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard ID Filter List Start Address </p>

</div>
</div>
<a class="anchor" id="a5f9ba2ca85117e86089be296214761dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::lse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID 0 - No standard Message ID filter 1-64 - Number of standard Message ID filter elements others - Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="ade63e9b6c13a5d7217f4481e5d5c4e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::lss</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID 0 - No standard Message ID filter 1-127 - Number of standard Message ID filter elements others - Values greater than 128 are interpreted as 128 </p>

</div>
</div>
<a class="anchor" id="ae4c9bceae2f5281ed26b05aae1893b82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Element Size </p>

</div>
</div>
<a class="anchor" id="ac5cf1cd6effbfcd768fec70652d0f55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Start Address </p>

</div>
</div>
<a class="anchor" id="a8c1973fe8eca7f692c8d8ca9342774d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO0ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Element Size </p>

</div>
</div>
<a class="anchor" id="abd7ce63c1ea5bbfcce24a7e033791cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode 0 - FIFO blocking mode 1 - FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="a1fcb554d8757a72221653dae51e429f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO0size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size 0 - No Rx FIFO 1-64 - Number of Rx FIFO elements others - Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a1930c14569f1298a4f88534678fc761f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO0startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Start Address </p>

</div>
</div>
<a class="anchor" id="a64d3fb8ffd527fa1191c36a837f1c251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO0waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark 0 - Watermark interrupt disabled 1-63 - Level for Rx FIFO 0 watermark interrupt others - Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="ae87a68e31da347ae0aadbe6c2f4e9814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO1ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Element Size </p>

</div>
</div>
<a class="anchor" id="a24bf4f76d207ee80f958180cd62fb950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode 0 - FIFO blocking mode 1 - FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="aa24228cbb1cfc9c392f8e2fe7c1d5007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO1size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size 0 - No Rx FIFO 1-64 - Number of Rx FIFO elements others - Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="abc382663ac9f817d40b5164139320ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO1startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Start Address </p>

</div>
</div>
<a class="anchor" id="aea8124d3d0cf08393fa96e0b9be3ef63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::rxFIFO1waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark 0 - Watermark interrupt disabled 1-63 - Level for Rx FIFO 1 watermark interrupt others - Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="a81524da12f997cc8a96e1a5c157a400c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer Element Size </p>

</div>
</div>
<a class="anchor" id="a735550d3a50be53d3a53c71ff0e546d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txBufMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode 0 - Tx FIFO operation 1 - Tx Queue operation </p>

</div>
</div>
<a class="anchor" id="ab77f3ba4e542fc62361cfb3aa3cb401e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txBufNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers 0 - No Dedicated Tx Buffers 1-32 - Number of Dedicated Tx Buffers others - Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a43717f6e42a1c5b4d5aee5eae8ab0c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txEventFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size 0 - Tx Event FIFO disabled 1-32 - Number of Tx Event FIFO elements others - Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="af2e88704dbbfe4114d513fb46bf07e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txEventFIFOStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Start Address </p>

</div>
</div>
<a class="anchor" id="a8086f40bb0240131c1c5f10926213e22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txEventFIFOWaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark 0 - Watermark interrupt disabled 1-32 - Level for Tx Event FIFO watermark interrupt others - Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="ad37566499705058d9d00e02448ea1dc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size 0 - No Tx FIFO/Queue 1-32 - Number of Tx Buffers used for Tx FIFO/Queue others - Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a88c50f1980b5ddd17e770396a3405b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams_t::txStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffers Start Address </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/canfd/include/<a class="el" href="canfd__internal_8h.html">canfd_internal.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
