****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 15:12:47 2025
****************************************


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: O[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  A[0] (in)                               0.000      0.000 f
  U77/Y (NAND2x2_ASAP7_6t_R)              9.610      9.610 r
  U65/Y (NOR2x2_ASAP7_6t_R)              13.748     23.358 f
  U66/Y (AOI211xp5_ASAP7_6t_R)           14.571     37.930 r
  U61/Y (NAND2xp5R_ASAP7_6t_R)           14.805     52.735 f
  U92/Y (AOI31xp33_ASAP7_6t_R)           17.526     70.261 r
  U71/Y (XNOR2xp5_ASAP7_6t_R)            20.036     90.297 r
  O[7] (out)                              0.000     90.297 r
  data arrival time                                 90.297

  clock clk (rise edge)                   0.955      0.955
  clock network delay (ideal)             0.000      0.955
  clock reconvergence pessimism           0.000      0.955
  output external delay                   0.000      0.955
  data required time                                 0.955
  ---------------------------------------------------------------
  data required time                                 0.955
  data arrival time                                -90.297
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -89.342


1
