--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISESetup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml cpu_checker.twx cpu_checker.ncd -o cpu_checker.twr
cpu_checker.pcf

Design file:              cpu_checker.ncd
Physical constraint file: cpu_checker.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
char<0>     |   11.332(R)|      SLOW  |   -0.840(R)|      FAST  |clk_BUFGP         |   0.000|
char<1>     |   13.355(R)|      SLOW  |   -0.391(R)|      SLOW  |clk_BUFGP         |   0.000|
char<2>     |   13.640(R)|      SLOW  |   -0.946(R)|      FAST  |clk_BUFGP         |   0.000|
char<3>     |   12.759(R)|      SLOW  |   -0.696(R)|      FAST  |clk_BUFGP         |   0.000|
char<4>     |   15.513(R)|      SLOW  |   -1.430(R)|      FAST  |clk_BUFGP         |   0.000|
char<5>     |   15.250(R)|      SLOW  |   -1.280(R)|      FAST  |clk_BUFGP         |   0.000|
char<6>     |   14.218(R)|      SLOW  |   -1.258(R)|      FAST  |clk_BUFGP         |   0.000|
char<7>     |   14.425(R)|      SLOW  |   -1.482(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    5.117(R)|      SLOW  |    0.037(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
error_code<0> |        15.272(R)|      SLOW  |         5.257(R)|      FAST  |clk_BUFGP         |   0.000|
error_code<1> |        13.322(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
error_code<2> |        12.775(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
error_code<3> |        12.549(R)|      SLOW  |         4.598(R)|      FAST  |clk_BUFGP         |   0.000|
format_type<0>|        11.137(R)|      SLOW  |         4.434(R)|      FAST  |clk_BUFGP         |   0.000|
format_type<1>|        10.889(R)|      SLOW  |         4.338(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.139|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
freq<1>        |error_code<0>  |   16.175|
freq<2>        |error_code<0>  |   16.049|
freq<3>        |error_code<0>  |   16.049|
freq<4>        |error_code<0>  |   15.752|
freq<5>        |error_code<0>  |   16.091|
freq<6>        |error_code<0>  |   16.141|
freq<7>        |error_code<0>  |   16.188|
freq<8>        |error_code<0>  |   15.667|
freq<9>        |error_code<0>  |   16.303|
freq<10>       |error_code<0>  |   16.072|
freq<11>       |error_code<0>  |   12.600|
freq<12>       |error_code<0>  |   12.293|
freq<13>       |error_code<0>  |   13.027|
freq<14>       |error_code<0>  |   12.526|
freq<15>       |error_code<0>  |   12.758|
---------------+---------------+---------+


Analysis completed Fri Oct 15 16:54:31 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



