// Seed: 3557479534
module module_0 ();
  logic id_1, id_2;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    input tri id_0,
    input wor _id_1,
    input tri id_2
);
  wire [1  ==  id_1 : 1 'b0] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  logic id_13;
  ;
endmodule
