[2025-09-16 21:43:23] START suite=cs trace=cloud9_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2636481 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4780688 cumulative IPC: 4.183 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4780688 cumulative IPC: 4.183 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4780689 heartbeat IPC: 4.664 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15671140 heartbeat IPC: 0.9182 cumulative IPC: 0.9182 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 26914444 heartbeat IPC: 0.8894 cumulative IPC: 0.9036 (Simulation time: 00 hr 03 min 26 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 39637149 heartbeat IPC: 0.786 cumulative IPC: 0.8607 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 51277597 heartbeat IPC: 0.8591 cumulative IPC: 0.8603 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 62330398 heartbeat IPC: 0.9047 cumulative IPC: 0.8688 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 73405692 heartbeat IPC: 0.9029 cumulative IPC: 0.8743 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 84717494 heartbeat IPC: 0.884 cumulative IPC: 0.8757 (Simulation time: 00 hr 09 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 97937852 heartbeat IPC: 0.7564 cumulative IPC: 0.8588 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 109017261 heartbeat IPC: 0.9026 cumulative IPC: 0.8634 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 115288944 cumulative IPC: 0.8674 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 115288944 cumulative IPC: 0.8674 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8674 instructions: 100000000 cycles: 115288944
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 0.5497 Average ROB Occupancy at Mispredict: 1560
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5402
BRANCH_INDIRECT: 0.00348
BRANCH_CONDITIONAL: 0.00609
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 85170
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.57576
REPLAY_LOAD: 75.36929
NON_REPLAY_LOAD: 57.677303

== Total ==
ADDR_TRANS: 16312
REPLAY_LOAD: 36328
NON_REPLAY_LOAD: 32530

== Counts ==
ADDR_TRANS: 132
REPLAY_LOAD: 482
NON_REPLAY_LOAD: 564

cpu0->cpu0_STLB TOTAL        ACCESS:     217542 HIT:     200974 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217542 HIT:     200974 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     580302 HIT:     264469 MISS:     315833 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     333453 HIT:      57536 MISS:     275917 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      13596 HIT:       5395 MISS:       8201 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     200504 HIT:     200332 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      32749 HIT:       1206 MISS:      31543 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11984361 HIT:   11982607 MISS:       1754 MSHR_MERGE:        513
cpu0->cpu0_L1I LOAD         ACCESS:   11984361 HIT:   11982607 MISS:       1754 MSHR_MERGE:        513
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 161.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19063396 HIT:   18564909 MISS:     498487 MSHR_MERGE:     119930
cpu0->cpu0_L1D LOAD         ACCESS:   12909074 HIT:   12475512 MISS:     433562 MSHR_MERGE:     101350
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6119618 HIT:    6087602 MISS:      32016 MSHR_MERGE:      18420
cpu0->cpu0_L1D TRANSLATION  ACCESS:      34704 HIT:       1795 MISS:      32909 MSHR_MERGE:        160
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 86.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10175476 HIT:   10174917 MISS:        559 MSHR_MERGE:        299
cpu0->cpu0_ITLB LOAD         ACCESS:   10175476 HIT:   10174917 MISS:        559 MSHR_MERGE:        299
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 162.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18917317 HIT:   18669045 MISS:     248272 MSHR_MERGE:      30990
cpu0->cpu0_DTLB LOAD         ACCESS:   18917317 HIT:   18669045 MISS:     248272 MSHR_MERGE:      30990
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 20.04 cycles
cpu0->LLC TOTAL        ACCESS:     488916 HIT:     246026 MISS:     242890 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     275917 HIT:      64968 MISS:     210949 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8201 HIT:       1210 MISS:       6991 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173255 HIT:     173105 MISS:        150 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      31543 HIT:       6743 MISS:      24800 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1272
  ROW_BUFFER_MISS:     241466
  AVG DBUS CONGESTED CYCLE: 8.575
Channel 0 WQ ROW_BUFFER_HIT:      25481
  ROW_BUFFER_MISS:     111863
  FULL:          0
Channel 0 REFRESHES ISSUED:       9607

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        71978        27079        32999        62200
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15          113          650         2940
  STLB miss resolved @ L2C                0           52           97          456         1587
  STLB miss resolved @ LLC                0           43          219         1554         5563
  STLB miss resolved @ MEM                0           47          455         6325        22184

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                309            0            0            2           68
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            0            1           43
  STLB miss resolved @ L2C                2            0            4            0            8
  STLB miss resolved @ LLC                1            0            0            2           14
  STLB miss resolved @ MEM               24            5            0            1          200
[2025-09-16 21:56:11] END   suite=cs trace=cloud9_phase5_core3 (rc=0)
