// Seed: 1315856279
module module_0;
  tri0 id_1, id_2 = -1'b0;
  assign id_1 = id_1;
  wand id_3;
  assign id_1 = id_3;
  wire id_4;
  logic [7:0][-1 : -1] id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  xnor primCall (id_1, id_3, id_4, id_5, id_6);
  bit id_6;
  module_0 modCall_1 ();
  assign id_5 = id_3;
  always id_1 <= id_6;
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13
);
  wire id_15;
  module_0 modCall_1 ();
  wire id_16, id_17, id_18;
endmodule
