{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744728348762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744728348763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 10:45:48 2025 " "Processing started: Tue Apr 15 10:45:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744728348763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728348763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728348763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744728349239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744728349239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_pass_filter-beh " "Found design unit 1: low_pass_filter-beh" {  } { { "low_pass_filter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354315 ""} { "Info" "ISGN_ENTITY_NAME" "1 low_pass_filter " "Found entity 1: low_pass_filter" {  } { { "low_pass_filter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728354315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_delay_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filter_delay_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_delay_block-beh " "Found design unit 1: filter_delay_block-beh" {  } { { "filter_delay_block.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/filter_delay_block.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354323 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_delay_block " "Found entity 1: filter_delay_block" {  } { { "filter_delay_block.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/filter_delay_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728354323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Lab8-beh " "Found design unit 1: DE1_SoC_Lab8-beh" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354331 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Lab8 " "Found entity 1: DE1_SoC_Lab8" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728354331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_ip-SYN " "Found design unit 1: mult_ip-SYN" {  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354338 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_ip " "Found entity 1: mult_ip" {  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728354338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Lab8 " "Elaborating entity \"DE1_SoC_Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744728354365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_filter low_pass_filter:lpf " "Elaborating entity \"low_pass_filter\" for hierarchy \"low_pass_filter:lpf\"" {  } { { "DE1_SoC_Lab8.vhd" "lpf" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_delay_block low_pass_filter:lpf\|filter_delay_block:\\regs:0:reg_block " "Elaborating entity \"filter_delay_block\" for hierarchy \"low_pass_filter:lpf\|filter_delay_block:\\regs:0:reg_block\"" {  } { { "low_pass_filter.vhd" "\\regs:0:reg_block" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_delay filter_delay_block.vhd(25) " "VHDL Process Statement warning at filter_delay_block.vhd(25): signal \"reg_delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "filter_delay_block.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/filter_delay_block.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744728354476 "|DE1_SoC_Lab8|low_pass_filter:lpf|filter_delay_block:\regs:0:reg_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ip low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst " "Elaborating entity \"mult_ip\" for hierarchy \"low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\"" {  } { { "low_pass_filter.vhd" "\\mult:0:mult_ip_inst" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_ip.vhd" "lpm_mult_component" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744728354822 ""}  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744728354822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71n " "Found entity 1: mult_71n" {  } { { "db/mult_71n.v" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/db/mult_71n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728354876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728354876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_71n low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated " "Elaborating entity \"mult_71n\" for hierarchy \"low_pass_filter:lpf\|mult_ip:\\mult:0:mult_ip_inst\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728354877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744728356299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744728357286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728357286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744728357773 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744728357773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744728357773 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744728357773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744728357773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744728357954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 10:45:57 2025 " "Processing ended: Tue Apr 15 10:45:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744728357954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744728357954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744728357954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728357954 ""}
