static void T_1 F_1 ( T_2 V_1 , T_2 V_2 , T_2 V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_6 V_7 ;\r\nT_3 V_8 , V_9 ;\r\nT_2 V_10 , V_11 ;\r\nint V_12 ;\r\nV_5 = & V_4 [ V_13 ] ;\r\nV_13 ++ ;\r\nV_10 = F_2 ( V_1 , V_2 , V_3 , 0x44 ) ;\r\nV_11 = F_2 ( V_1 , V_2 , V_3 , 0x45 ) ;\r\nV_5 -> V_14 = V_10 ;\r\nV_5 -> V_15 = V_11 ;\r\nif ( V_10 == 0 ) {\r\nF_3 ( V_5 , 0x01f0 , 0x01f7 , V_16 , 0 ) ;\r\nF_3 ( V_5 , 0x03f6 , 0x03f6 , V_16 , 0 ) ;\r\nF_3 ( V_5 , 0x0170 , 0x0177 , V_16 , 0 ) ;\r\nF_3 ( V_5 , 0x0376 , 0x0376 , V_16 , 0 ) ;\r\nF_3 ( V_5 , 0xffa0 , 0xffaf , V_16 , 0 ) ;\r\n}\r\nV_8 = F_4 ( V_1 , V_2 , V_3 , 0xc0 ) ;\r\nV_9 = F_4 ( V_1 , V_2 , V_3 , 0xc2 ) ;\r\nif ( V_8 != V_9 ) {\r\nV_7 . V_17 = ( V_8 << 16 ) | 0x0000 ;\r\nV_7 . V_18 = ( V_9 << 16 ) | 0xffff ;\r\nV_7 . V_19 = V_20 ;\r\nF_3 ( V_5 , V_7 . V_17 , V_7 . V_18 , V_7 . V_19 , 0 ) ;\r\n}\r\nV_8 = F_4 ( V_1 , V_2 , V_3 , 0xc4 ) ;\r\nV_9 = F_4 ( V_1 , V_2 , V_3 , 0xc6 ) ;\r\nif ( V_8 != V_9 ) {\r\nV_7 . V_17 = ( V_8 << 16 ) | 0x0000 ;\r\nV_7 . V_18 = ( V_9 << 16 ) | 0xffff ;\r\nV_7 . V_19 = V_20 | V_21 ;\r\nF_3 ( V_5 , V_7 . V_17 , V_7 . V_18 , V_7 . V_19 , 0 ) ;\r\n}\r\nV_8 = F_4 ( V_1 , V_2 , V_3 , 0xd0 ) ;\r\nV_9 = F_4 ( V_1 , V_2 , V_3 , 0xd2 ) ;\r\nif ( V_8 != V_9 ) {\r\nV_7 . V_17 = V_8 ;\r\nV_7 . V_18 = V_9 ;\r\nV_7 . V_19 = V_16 ;\r\nF_3 ( V_5 , V_7 . V_17 , V_7 . V_18 , V_7 . V_19 , 0 ) ;\r\n}\r\nV_7 . V_17 = V_10 ;\r\nV_7 . V_18 = V_11 ;\r\nV_7 . V_19 = V_22 ;\r\nF_5 ( V_23 L_1 , & V_7 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_5 -> V_24 ; V_12 ++ )\r\nF_5 ( V_23 L_2 , & V_5 -> V_7 [ V_12 ] ) ;\r\n}\r\nstatic int T_1 F_6 ( void )\r\n{\r\nT_2 V_1 = 0 , V_2 = 0 ;\r\nT_4 V_25 ;\r\nT_3 V_26 , V_27 ;\r\n#ifdef F_7\r\nif ( F_8 () )\r\nreturn 0 ;\r\n#endif\r\nV_25 = F_9 ( V_1 , V_2 , 0 , V_28 ) ;\r\nV_26 = V_25 & 0xffff ;\r\nV_27 = ( V_25 >> 16 ) & 0xffff ;\r\nif ( V_26 == V_29 &&\r\nV_27 == V_30 ) {\r\nF_1 ( V_1 , V_2 , 0 ) ;\r\nF_1 ( V_1 , V_2 , 1 ) ;\r\n}\r\nreturn 0 ;\r\n}
