                                 PI7C8952
                                PCI Dual UART
                                     Datasheet
                                    Revision 3
                                   January 2019
                                                1545 Barber Lane Milpitas, CA 95035
                                                            Telephone: 408-232-9100
                                                                   FAX: 408-434-1040
                                                     Internet: http://www.diodes.com
Document Number DS40347 Rev 3-2


                                                                                                               PI7C8952
                                                       IMPORTANT NOTICE
DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO
THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY
JURISDICTION).
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements,
corrections or other changes without further notice to this document and any product described herein. Diodes
Incorporated does not assume any liability arising out of the application or use of this document or any product described
herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of
others. Any Customer or user of this document or products described herein in such applications shall assume all risks
of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes
Incorporated website, harmless against all damages.
Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through
unauthorized sales channel.
Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application,
Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages,
expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with
such unintended or unauthorized application.
Products described herein may be covered by one or more United States, international or foreign patents
pending. Product names and markings noted herein may also be covered by one or more United States, international or
foreign trademarks.
This document is written in English but may be translated into multiple languages for reference. Only the English version
of this document is the final and determinative format released by Diodes Incorporated.
                                                          LIFE SUPPORT
Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or
systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:
           1. are intended to implant into the body, or
           2. support or sustain life and whose failure to perform when properly used in accordance with instructions for
use provided in the labeling can be reasonably expected to result in significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably
expected to cause the
    failure of the life support device or to affect its safety or effectiveness.
Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support
devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-
related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life
support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided
by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against
any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or
systems.
Copyright © 2016, Diodes Incorporated
www.diodes.com
PI7C8952                                                    Page 2 of 69                                       January 2019
Document Number DS40347 Rev 3-2                           www.diodes.com                                   © Diodes Incorporated


                                                                                       PI7C8952
REVISION HISTORY
 Date            Revision Number Description
 09/12/14                0.1     Preliminary Datasheet
 12/09/15                1.0     Updated Section 1 Feature
                                 Updated Section 6.3 Configuration Registers
                                 Updated Section 9 Electrical Specification
 01/06/16                1.1     Updated Section 9 Electrical Specification
                                 Updated Section 11 Ordering Information
 09/09/16                1.2     Updated Section 4 Pin Assignment
                                 Updated Section 11 Ordering Information
 09/20/17                 2      Revision numbering system changed to whole number
 01/31/19                 3      Updated Section 1 Feature
                                 Updated Section 7.2 Registers In I/O Mode
                                 Updated Section 7.2.13 and 7.3.50 description
                                 Added Part Marking
PI7C8952                                   Page 3 of 69                                January 2019
Document Number DS40347 Rev 3-2          www.diodes.com                            © Diodes Incorporated


                                                                                                                                         PI7C8952
Table of Contents
1.   FEATURES .......................................................................................................................................... 8
2.   APPLICATIONS ................................................................................................................................. 8
3.   GENERAL DESCRIPTION ............................................................................................................... 9
4.   PIN ASSIGNMENT ............................................................................................................................ 11
5.   FUNCTIONAL DESCRIPTION .......................................................................................................13
   5.1. CONFIGURATION SPACE .........................................................................................................13
     5.1.1.     PCI Configuration Space ......................................................................................................13
     5.1.2.     UART Configuration Space ..................................................................................................13
   5.2. DEVICE OPERATION .................................................................................................................14
     5.2.1.     Configuration Access ............................................................................................................14
     5.2.2.     I/O Reads/Writes ...................................................................................................................14
     5.2.3.     Memory Reads/Writes ...........................................................................................................14
     5.2.4.     Mode Selection......................................................................................................................14
     5.2.5.     450/550 Mode .......................................................................................................................14
     5.2.6.     Enhanced 550 Mode .............................................................................................................14
     5.2.7.     Enhanced 950 Mode .............................................................................................................15
     5.2.8.     Transmit and Receive FIFOs ................................................................................................15
     5.2.9.     Automated Flow Control.......................................................................................................16
     5.2.10. Internal Loopback .................................................................................................................17
     5.2.11. Crystal Oscillator .................................................................................................................18
     5.2.12. Baud Rate Generation ..........................................................................................................19
6.   PCI OPERATION ..............................................................................................................................20
   6.1. SUPPORTED PCI TRANSACTION ............................................................................................20
   6.2. REGISTER TYPES ......................................................................................................................20
   6.3. CONFIGURATION REGISTERS ................................................................................................20
     6.3.1.     VENDOR ID REGISTER – OFFSET 00h .............................................................................21
     6.3.2.     DEVICE ID REGISTER – OFFSET 00h...............................................................................21
     6.3.3.     COMMAND REGISTER – OFFSET 04h ..............................................................................21
     6.3.4.     STATUS REGISTER – OFFSET 04h .....................................................................................21
     6.3.5.     REVISION ID REGISTER – OFFSET 08h ...........................................................................22
     6.3.6.     CLASS CODE REGISTER – OFFSET 08h ...........................................................................22
     6.3.7.     CACHE LINE REGISTER – OFFSET 0Ch...........................................................................22
     6.3.8.     MASTER LATENCY TIMER REGISTER – OFFSET 0Ch ....................................................22
     6.3.9.     HEADER TYPE REGISTER – OFFSET 0Ch........................................................................22
     6.3.10. BASE ADDRESS REGISTER 0 – OFFSET 10h ....................................................................23
     6.3.11. BASE ADDRESS REGISTER 1 – OFFSET 14h ....................................................................23
     6.3.12. SUBSYSTEM VENDOR REGISTER – OFFSET 2Ch ...........................................................23
     6.3.13. SUBSYSTEM ID REGISTER – OFFSET 2Ch .......................................................................23
     6.3.14. CAPABILITIES POINTER REGISTER – OFFSET 34h ........................................................23
     6.3.15. INTERRUPT LINE REGISTER – OFFSET 3Ch ...................................................................23
     6.3.16. INTERRUPT PIN REGISTER – OFFSET 3Ch .....................................................................23
     6.3.17. EEPROM CONTROL REGISTER – OFFSET DCh ..............................................................24
7.   UART REGISTER DESCRIPTION .................................................................................................25
   7.1. REGISTER TYPES ......................................................................................................................25
   7.2. REGISTERS IN I/O MODE .........................................................................................................25
     7.2.1.     RECEIVE HOLDING REGISTER – OFFSET 00h ...............................................................26
PI7C8952                                                    Page 4 of 69                                                                 January 2019
Document Number DS40347 Rev 3-2                          www.diodes.com                                                             © Diodes Incorporated


                                                                                                               PI7C8952
     7.2.2.     TRANSMIT HOLDING REGISTER – OFFSET 00h .............................................................26
     7.2.3.     INTERRUPT ENABLE REGISTER – OFFSET 01h .............................................................27
     7.2.4.     INTERRUPT STATUS REGISTER – OFFSET 02h ...............................................................27
     7.2.5.     FIFO CONTROL REGISTER – OFFSET 02h ......................................................................27
     7.2.6.     LINE CONTROL REGISTER – OFFSET 03h.......................................................................28
     7.2.7.     MODEM CONTROL REGISTER – OFFSET 04h ................................................................29
     7.2.8.     LINE STATUS REGISTER – OFFSET 05h ...........................................................................29
     7.2.9.     MODEM STATUS REGISTER – OFFSET 06h .....................................................................30
     7.2.10. SPECIAL FUNCTION REGISTER – OFFSET 07h ..............................................................31
     7.2.11. DIVISOR LATCH LOW REGISTER – OFFSET 00h, LCR[7] = 1 .......................................31
     7.2.12. DIVISOR LATCH HIGH REGISTER – OFFSET 01h, LCR[7] = 1......................................31
     7.2.13. SAMPLE CLOCK REGISTER – OFFSET 02h, LCR[7] = 1 ................................................32
  7.3. REGISTERS IN MEMORY-MAPPING MODE ..........................................................................33
     7.3.1.     RECEIVE HOLDING REGISTER – OFFSET 00h ...............................................................38
     7.3.2.     TRANSMIT HOLDING REGISTER – OFFSET 00h .............................................................38
     7.3.3.     INTERRUPT ENABLE REGISTER – OFFSET 01h .............................................................39
     7.3.4.     INTERRUPT STATUS REGISTER – OFFSET 02h ...............................................................39
     7.3.5.     FIFO CONTROL REGISTER – OFFSET 02h ......................................................................39
     7.3.6.     LINE CONTROL REGISTER – OFFSET 03h.......................................................................40
     7.3.7.     MODEM CONTROL REGISTER – OFFSET 04h ................................................................41
     7.3.8.     LINE STATUS REGISTER – OFFSET 05h ...........................................................................41
     7.3.9.     MODEM STATUS REGISTER – OFFSET 06h .....................................................................42
     7.3.10. SPECIAL FUNCTION REGISTER – OFFSET 07h ..............................................................43
     7.3.11. DIVISOR LATCH LOW REGISTER – OFFSET 08h ............................................................43
     7.3.12. DIVISOR LATCH HIGH REGISTER – OFFSET 09h...........................................................43
     7.3.13. ENHANCED FUNCTION REGISTER – OFFSET 0Ah ........................................................44
     7.3.14. XON SPECIAL CHARACTER 1 – OFFSET 0Bh ..................................................................45
     7.3.15. XON SPECIAL CHARACTER 2 – OFFSET 0Ch..................................................................45
     7.3.16. XOFF SPECIAL CHARACTER 1 – OFFSET 0Dh ...............................................................45
     7.3.17. XOFF SPECIAL CHARACTER 2 – OFFSET 0Eh................................................................45
     7.3.18. ADVANCE CONTROL REGISTER – OFFSET 0Fh .............................................................45
     7.3.19. TRANSMIT INTERRUPT TRIGGER LEVEL – OFFSET 10h...............................................46
     7.3.20. RECEIVE INTERRUPT TRIGGER LEVEL – OFFSET 11h .................................................46
     7.3.21. FLOW CONTROL LOW TRIGGER LEVEL – OFFSET 12h ................................................46
     7.3.22. FLOW CONTROL HIGH TRIGGER LEVEL – OFFSET 13h ..............................................46
     7.3.23. CLOCK PRESCALE REGISTER – OFFSET 14h .................................................................47
     7.3.24. RECEIVE FIFO DATA COUNTER – OFFSET 15h, SFR[6] = 0 .........................................47
     7.3.25. LINE STATUS REGISTER COUNTER – OFFSET 15h, SFR[6] = 1 ...................................47
     7.3.26. TRANSMIT FIFO DATA COUNTER – OFFSET 16h, SFR[7] = 1 ......................................47
     7.3.27. SAMPLE CLOCK REGISTER – OFFSET 16h, SFR[7] = 0.................................................47
     7.3.28. GLOBAL LINE STATUS REGISTER – OFFSET 17h ...........................................................48
     7.3.29. GLOBAL INTERRUPT ENABLE REGISTER – OFFSET 18h..............................................48
     7.3.30. GLOBAL INTERRUPT STATUS REGISTER – OFFSET 19h ...............................................48
     7.3.31. TX OVERRUN REGISTER – OFFSET 1Ah ..........................................................................48
     7.3.32. RX OVERRUN REGISTER – OFFSET 1Bh..........................................................................49
     7.3.33. INTERRUPT STATUS REGISTER – OFFSET 1Ch ..............................................................49
     7.3.34. RX FIFO COUNTER – OFFSET 1Dh ..................................................................................49
     7.3.35. TX FIFO COUNTER – OFFSET 1Eh ...................................................................................49
     7.3.36. FCR MIRROR REGISTER – OFFSET 1Fh ..........................................................................49
     7.3.37. USER DEFINED TIMEOUT COUNTER REGISTER-1 – OFFSET 20h ..............................50
     7.3.38. USER DEFINED TIMEOUT COUNTER REGISTER-2 – OFFSET 21h ..............................50
     7.3.39. USER DEFINED TRIGGER LEVEL REGISTER – OFFSET 22h ........................................50
     7.3.40. USER DEFINED REGISTER ENABLE – OFFSET 23h .......................................................50
     7.3.41. TX IDLE COUNTER REGISTER– OFFSET 24h .................................................................50
PI7C8952                                 Page 5 of 69                                                          January 2019
Document Number DS40347 Rev 3-2         www.diodes.com                                                    © Diodes Incorporated


                                                                                                                            PI7C8952
     7.3.42.    TX IDLE ENABLE REGISTER– OFFSET 25h .....................................................................50
     7.3.43.    SPECIAL CHARACTER 1 REGISTER– OFFSET 28h .........................................................50
     7.3.44.    SPECIAL CHARACTER 2 REGISTER– OFFSET 29h .........................................................51
     7.3.45.    SPECIAL CHARACTER 3 REGISTER– OFFSET 2Ah.........................................................51
     7.3.46.    SPECIAL CHARACTER 4 REGISTER– OFFSET 2Bh.........................................................51
     7.3.47.    SPECIAL CHARACTER ENABLE / CLEAR REGISTER– OFFSET 2Ch.............................51
     7.3.48.    FLASH LSR/TX_EMPTY INTERRUPT REGISTER– OFFSET 2Dh ....................................51
     7.3.49.    IN BAND TRANSMIT FLOW CONTROL REGISTER– OFFSET 2Eh .................................51
     7.3.50.    ADVANCE CONTROL REGISTER– OFFSET 2Fh ..............................................................51
     7.3.51.    RECEIVE FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh .............................................52
     7.3.52.    TRANSMIT FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh...........................................52
     7.3.53.    LINE STATUS FIFO REGISTERS –OFFSET 180h ~ 1FFh .................................................52
     7.3.54.    GLOBAL INTERRUPT REGISTERS 0 –OFFSET 40h .........................................................52
     7.3.55.    GLOBAL INTERRUPT REGISTERS 1 –OFFSET 41h .........................................................52
     7.3.56.    GLOBAL INTERRUPT REGISTERS 2 –OFFSET 42h .........................................................53
     7.3.57.    GLOBAL INTERRUPT REGISTERS 3 –OFFSET 43h .........................................................53
     7.3.58.    TIMER CONTROL REGISTER –OFFSET 44h ....................................................................53
     7.3.59.    TIMER/COUNTER LATCH LSB REGISTER –OFFSET 46h ...............................................54
     7.3.60.    TIMER/COUNTER LATCH MSB REGISTER –OFFSET 47h ..............................................54
     7.3.61.    SOFTWARE RESET REGISTER –OFFSET 4Ah ..................................................................54
     7.3.62.    SLEEP MODE CONTROL REGISTER –OFFSET 4Bh ........................................................54
     7.3.63.    DEVICE REVISION REGISTER –OFFSET 4Ch ..................................................................54
     7.3.64.    DEVICE IDENTIFICATION REGISTER –OFFSET 4Dh ....................................................54
     7.3.65.    SIMULTANEOUS CONFIGURATION ALL UART REGISTER –OFFSET 4Eh ...................55
     7.3.66.    GENERALPURPOSE IO INTERRUPT MASK REGISTER –OFFSET 4Fh .........................55
     7.3.67.    GENERALPURPOSE IO OUTPUT LEVEL CONTROL REGISTER –OFFSET 50h ...........55
     7.3.68.    GENERALPURPOSE IO OUTPUT STATE CONTROL REGISTER –OFFSET 51h ............55
     7.3.69.    GENERALPURPOSE IO INPUT POLARITY SELECT REGISTER –OFFSET 52h.............55
     7.3.70.    GENERALPURPOSE IO SELECT REGISTER –OFFSET 53h ............................................55
8.   EEPROM INTERFACE.....................................................................................................................56
   8.1.   EEPROM MODE AT RESET .......................................................................................................56
   8.2.   EEPROM SPACE ADDRESS MAP AND DESCRIPTION .........................................................56
9.   ELECTRICAL SPECIFICATION ....................................................................................................57
10.     PACKAGE INFORMATION ........................................................................................................67
11.     ORDER INFORMATION .............................................................................................................69
PI7C8952                                       Page 6 of 69                                                                 January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                                                             © Diodes Incorporated


                                                                                                                                           PI7C8952
Table of Tables
TABLE 5-1 MODE SELECTION ........................................................................................................................14
TABLE 5-2 BAUD RATE GENERATOR SETTING ...............................................................................................19
TABLE 5-3 SAMPLE BAUD RATE SETTING ......................................................................................................19
TABLE 7-1 UART BASE ADDRESS IN I/O MODE ............................................................................................25
TABLE 7-2 REGISTERS IN I/O MODE ..............................................................................................................25
TABLE 7-3 UART BASE ADDRESS IN MEMORY MODE...................................................................................33
TABLE 7-4 MEMORY-MAP MODE ...................................................................................................................33
List of Figures
FIGURE 3-1 PI7C8952 BLOCK DIAGRAM ....................................................................................................... 9
FIGURE 3-2 PIN OUT ......................................................................................................................................10
FIGURE 5-1 TRANSMIT AND RECEIVE FIFOS .................................................................................................16
FIGURE 5-2 INTERNAL LOOPBACK IN PI7C8952 ............................................................................................17
FIGURE 5-3 CRYSTAL OSCILLATOR AS THE CLOCK SOURCE...........................................................................18
FIGURE 5-4 EXTERNAL CLOCK SOURCE AS THE CLOCK SOURCE ...................................................................18
FIGURE 7-1 UART REGISTER BLOCK ARRANGEMENT IN I/O MODE..............................................................25
FIGURE 7-2 UART REGISTER BLOCK ARRANGEMENT IN MEMORY MODE ...................................................33
FIGURE 9-1 TIMING FOR EXTERNAL CLOCK INPUT AT XTAL1 PIN ................................................................61
FIGURE 9-2 PCI BUS CONFIGURATION SPACE AND UART REGISTERS READ AND WRITE OPERATION...........62
FIGURE 9-3 RECEIVE DATA BURST READ OPERATION ....................................................................................63
FIGURE 9-4 TRANSMIT DATA BURST WRITE OPERATION ...............................................................................63
FIGURE 9-5 5V PCI BUS CLOCK (DC TO 66MHZ) .........................................................................................64
FIGURE 9-6 3.3V PCI BUS CLOCK (DC TO 66MHZ) ......................................................................................65
FIGURE 9-7 TRANSMIT DATA INTERRUPT AT TRIGGER LEVEL ........................................................................66
FIGURE 9-8 RECEIVE DATA READY INTERRUPT AT TRIGGER LEVEL ..............................................................66
FIGURE 10-1 PACKAGE OUTLINE DRAWING...................................................................................................67
FIGURE 10-2 PART MARKING.........................................................................................................................68
PI7C8952                                                      Page 7 of 69                                                                 January 2019
Document Number DS40347 Rev 3-2                            www.diodes.com                                                             © Diodes Incorporated


                                                                                                                                  PI7C8952
       1. FEATURES
       •       Two high performance 950-class UARTs
       •       Universal PCI Bus Buffers – Auto sense 3.3V or 5V operation
       •       32-bit PCI Bus 2.3 target signaling compliance
       •       Fully 16C550 software compatible UARTs
       •       128-byte FIFO for each transmitter and receiver
       •       Baud rate up to 15 Mbps in asynchronous mode
       •       Flexible clock prescaler from 4 to 46
       •       Data Transfer in Byte, Word and Double-word
       •       Data Read/Write Burst Operation
       •       Automated in-band flow control using programmable Xon/Xoff in both directions
       •       Automated out-of-band flow control using CTS#/RTS# and/or DSR#/DTR#
       •       Arbitrary trigger levels for receiver and transmitter FIFO interrupts and automatic in-band and out-
               of-band flow control
       •       Global Interrupt Status and readable FIFO levels to facilitate implementation of efficient device
               drivers
       •       Detection of bad data in the receiver FIFO
       •       Data framing size including 5, 6, 7, 8 and 9 bits
       •       Infrared (IrDA 1.0/1.1) Data Encoder/Decoder
       •       Auto RS-485 Half-duplex Output with Control Polarity Selector
       •       Eight General Purpose Inputs/Outputs
       •       A General Purpose 16-bit Timer/Counter
       •       Hardware reconfiguration through Microwire compatible EEPROM
       •       Operations via I/O or memory mapping
       •       Sleep Mode with Automatic Wake-up
       •       Dual power operation (3.3V or 5.0V for PCI I/O and 1.8V-5.0V for UART I/O)
       •       Power dissipation: 0.2W typical in normal mode
       •       Industrial Temperature Range -40o to 85o
       •       Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
       •       Halogen and Antimony Free. “Green” Device (Note 3)
       •       100-pin LQFP package
       2. APPLICATIONS
       •       Remote Access Servers
       •       Network / Storage Management
       •       Factory Automation and Process Control
       •       Instrumentation
       •       Multi-port RS-232/ RS-422/ RS-485 Cards
       •       Point-of-Sale Systems (PoS)
       •       Industrial PC (IPC)
       •       Industrial Control
       •       Gaming Machines
       •       Building Automation
       •       Embedded Systems
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm
antimony compounds.
       PI7C8952                                                     Page 8 of 69                                                  January 2019
       Document Number DS40347 Rev 3-2                            www.diodes.com                                              © Diodes Incorporated


                                                                                                       PI7C8952
3. GENERAL DESCRIPTION
The PI7C8952 is a PCI Dual UART (Universal Asynchronous Receiver-Transmitters) I/O Bridge. It is
specifically designed to meet the latest system requirements of high performance and lead (Pb)-free.
The bridge can be used in a wide range of applications such as Remote Access Servers, Automation,
Process Control, Instrumentation, POS, ATM and Multi-port RS232/ RS422/ RS485 Cards. The bridge
supports two high performance UARTs, each of which supports Baud rate up to 15 Mbps in asynchronous
mode.           The UARTs support in-band and out-band auto flow control, arbitrary trigger level, I/O
mapping and memory mapping, IrDA (Infrared Data Association) encoder/decoder, 8 general purpose I/O
and 16-bit timer counter. The PI7C8952 is fully software compatible with 16C550 type device drivers and
can be configured to fit the requirements of RS232, RS422 and RS485 applications. The EEPROM
interface is provided for system implementation convenience. Some registers can be pre-programmed via
hardware pin settings to facilitate system initialization. For programming flexibility, all of the default
configuration registers can be overwritten by EEPROM data, such as sub-vendor and sub-system ID.
        Figure 1. PI7C8958 BLOCK DIAGRAM
                        LQFP-100 PIN                                          UART-0
                                                                    UART         128 Byte TX FIFO
                                                                    Regs
                                                                                           IR 1.0/             TX0,RX0,DTR0#
                                                                                TX & RX      1.1               DSR0#, RTS0#
       CLK                                                                                  ENDEC
                                                                                                               CTS0#,CD0#,RI0#
      RST#
                                                                     BRG
                                                                                 128 Byte RX FIFO
 AD[31:0]
CBE[3:0]#
   FRAME#          PCI Local
    IRDY#              Bus
                   Interface             Device                                                              TX1,RX1,DTR1#
    TRDY#                              Global Ctl.                            UART-1                         DSR1#, RTS1#
 DEVSEL#                                Registers
    STOP#                                                                                                    CTS1#,CD1#,RI1#
      INT#
   IDSEL#
    PERR#
    SERR#
        PAR                               16-bit
                                      Timer/Counter
                 Configuration
                      Space
                   Registers
     EECK
    EEDI             EEPROM
     EEDO          Interface                                           General Purpose I/O                    GPIO0-GPIO7
     EECS
                                                                                                             XTAL1
                                                                        Crystal OSC/Buffer
                                                                                                             XTAL2
                                                                                                             TMRCK
                                     Figure 3-1 PI7C8952 Block Diagram
PI7C8952                                             Page 9 of 69                                      January 2019
Document Number DS40347 Rev 3-2                     www.diodes.com                                 © Diodes Incorporated


                                                       PI7C8952
                                Figure 3-2 Pin Out
PI7C8952                           Page 10 of 69       January 2019
Document Number DS40347 Rev 3-2   www.diodes.com   © Diodes Incorporated


                                                                                                            PI7C8952
4. PIN ASSIGNMENT
NAME                PIN#        TYPE DESCRIPTION
PCI LOCAL BUS INTERFACE
RST#                86             I PCI Bus reset input (active low). It resets the PCI local bus configuration space
                                     registers, device configuration registers and UART channel registers to the
                                     default condition.
CLK                 87             I PCI Bus clock input of up to 33.34MHz.
AD31-AD24,          90-97,       I/O Address data lines [31:0] (bidirectional).
AD23-AD16,          2-9,
AD15-AD8,           24-31,
AD7-AD0             35-42
FRAME#              13             I Bus transaction cycle frame (active low). It indicates the beginning and
                                     duration of an access.
C/BE3#-C/BE0#       98,12,21,34    I Bus Command/Byte Enable [3:0] (active low). This line is multiplexed for bus
                                     Command during the address phase and Byte Enables during the data phase.
IRDY#               14             I Initiator Ready (active low). During a write, it indicates that valid data is
                                     present on data bus. During a read, it indicates the master is ready to accept
                                     data.
TRDY#               15            O  Target Ready (active low).
STOP#               17            O  Target request to stop current transaction (active low).
IDSEL               99             I Initialization device select (active high).
DEVSEL#             16            O  Device select to the PI7C8952 (active low).
INTA#               85           OD  Device interrupt from PI7C8952 (open drain, active low)
PAR                 20           I/O Parity is even across AD[31:0] and C/BE[3:0]#. (bidirectional, active high).
PERR#               18            O  Data Parity error indicator, except for Special Cycle transactions (active low).
                                     Optional in bus target application.
SERR#               19           OD  System error indicator, Address parity or Data parity during Special Cycle
                                     transactions (open drain, active low). Optional in bus target application
MODEM OR SERIAL I/O INTERFACE
TX0                 73            O  UART channel 0 Transmit Data or infrared transmit data. Normal TXD output
                                     idles HIGH while infrared TXD output idles LOW.
RX0                 66             I UART channel 0 Receive Data or infrared receive data. Normal RXD input
                                     idles HIGH while infrared RXD input idles LOW. In the infrared mode, the
                                     polarity of the incoming RXD signal can be selected via SFR bit-3.
RTS0#               71            O  UART channel 0 Request to Send or general purpose output (active low). If this
                                     output is not used, leave it unconnected.
CTS0#               67             I UART channel 0 Clear to Send or general purpose input (active low). This
                                     input should be connected to VCC when not used.
DTR0#               72            O  UART channel 0 Data Terminal Ready or general purpose output (active low).
                                     If this output is not used, leave it unconnected.
DSR0#               68             I UART channel 0 Data Set Ready or general purpose input (active low). This
                                     input should be connected to VCC when not used.
CD0#                69             I UART channel 0 Carrier Detect or general purpose input (active low). This
                                     input should be connected to VCC when not used.
RI0#                70             I UART channel 0 Ring Indicator or general purpose input (active low). This
                                     input should be connected to VCC when not used.
TX1                 62            O  UART channel 1 Transmit Data or infrared transmit data. Normal TXD output
                                     idles HIGH while infrared TXD output idles LOW.
RX1                 55             I UART channel 1 Receive Data or infrared receive data. Normal RXD input
                                     idles HIGH while infrared RXD input idles LOW. In the infrared mode, the
                                     polarity of the incoming RXD signal can be selected via SFR bit-3.
RTS1#               60            O  UART channel 1 Request to Send or general purpose output (active low). If this
                                     output is not used, leave it unconnected.
CTS1#               56             I UART channel 1 Clear to Send or general purpose input (active low). This
                                     input should be connected to VCC when not used.
DTR1#               61            O  UART channel 1 Data Terminal Ready or general purpose output (active low).
                                     If this output is not used, leave it unconnected.
DSR1#               57             I UART channel 1 Data Set Ready or general purpose input (active low). This
                                     input should be connected to VCC when not used.
CD1#                58             I UART channel 1 Carrier Detect or general purpose input (active low). This
                                     input should be connected to VCC when not used.
RI1#                59             I UART channel 1 Ring Indicator or general purpose input (active low). This
                                     input should be connected to VCC when not used.
ANCILLARY SIGNALS
PI7C8952                                     Page 11 of 69                                                  January 2019
Document Number DS40347 Rev 3-2            www.diodes.com                                               © Diodes Incorporated


                                                                                                                           PI7C8952
NAME                    PIN#              TYPE       DESCRIPTION
GPIO0-GPIO7             52-45               I/O      Multi-purpose inputs/outputs 0-7. This function of these pin are defined thru
                                                     the Configuration Register GPSEL,GPLVL,GPINV,GP3T and GPINT.
EECK                    84                   O       Serial clock to EEPROM. An internal clock of CLK divide by 256 is used for
                                                     reading the vendor and sub-vendor ID during power up or reset.
EECS                    83                   O       Chip select to a EEPROM device like 93C46. Requires a pull-up 4.7K ohm
                                                     resister for external sensing of EEPROM during power up.
EEDI                    82                   O       Write data to EEPROM device.
EEDO                    81                    I      Read data from EEPROM device.
XTAL1                   77                    I      Crystal of up to 24MHz or external clock input of up to 50MHz for data rates
                                                     up to 6.25Mbps at 5V and 8X sampling. See AC Characterization table.
                                                     Caution: this input is not 5V tolerant at 3.3V.
XTAL2                   76                   O       Crystal or buffered clock output.
TMRCK                   75                    I      16-bit timer/counter external clock input.
ENIR                    74                    I      Global Infrared mode enable (active high). This pin is sampled during power
                                                     up, following a hardware reset (RST#) or soft-reset (register SFRST). It can be
                                                     used to start up both UARTs in the infrared mode. The sampled logic state is
                                                     transferred to MCR bit-6 in the UART. Software can override this pin thereafter
                                                     and enable or disable it.
EN485#                  65                    I      Global Auto RS485 half-duplex direction control enable (active low). During
                                                     power up or reset, this pin is sampled and if it is a logic high, both UARTs are
                                                     set for Auto RS485 Mode. Also, the Auto RS485 bit, SFR[2], is set in both
                                                     channels. Software can override this pin thereafter and enable or disable it.
TEST#                   79                    I      Factory Test. Connect to VCC for normal operation.
VCC                     54, 80             PWR       Power supply for non-PCI signals and core logic. it can be 1.8V to 5.0V, no
                                                     matter if VIO is 3.3V or 5.0V. However VCC must equal VIO at sleep mode to
                                                     minimize the power current.
VIO                     10, 22, 32,        PWR       PCI bus I/O power supply – 3.3V or 5V, detected by the auto-sense circuitry of
                        43, 89, 100                  the PI7C8952. This power supply determines the VOH level of the PCI bus
                                                     interface outputs.
                                                     (PCI 2.3 signalling compliant at both 3.3V and 5V operation, suitable for
                                                     universal form factor add-in card application.)
GND                     1, 11, 23, 33,     PWR       Power supply common, ground.
                        44, 53, 78, 88
NC                      63, 64                       No Connection.
Note: Pin Type : I = Input, O = Output, I/O = Input/output, OD = Output Open Drain.
PI7C8952                                                    Page 12 of 69                                                  January 2019
Document Number DS40347 Rev 3-2                           www.diodes.com                                               © Diodes Incorporated


                                                                                                 PI7C8952
5. FUNCTIONAL DESCRIPTION
The PI7C8952 is an integrated solution of two high-performance 16C550 UARTs with one PCI host
interface. The PCI interface allows direct access to the configuration and status registers of the UART
channels.
The UARTs in the PI7C8952 support the complete register set of the 16C550-type devices. The UARTs
support Baud Rates up to 15 Mbps in asynchronous mode. Each UART channel has 128-byte deep transmit
and receive FIFOs. The high-speed FIFOs reduce CPU utilization and improve data throughput. In addition,
the UARTs support enhanced features including automated in-band flow control using programmable
Xon/Xoff in both directions, automated out-band flow control using CTS#/RTS# and/or DRS#/DTR#, and
arbitrary transmit and receive trigger levels.
5.1. CONFIGURATION SPACE
The PI7C8952 has two sets of registers to allow various configuration and status monitoring functions.
The PCI Configuration Space Registers enable the plug-and-play and auto-configuration when the device
is connected to the PCI system bus. The UART configuration and internal registers enable the general
UART operation functions, status control and monitoring.
5.1.1. PCI Configuration Space
The PI7C8952 is recognized as a PCI endpoint, which is mapped into the configuration space as a single
logical device. Each endpoint in the system, including the PI7C8952, is part of a Hierarchy Domains
originated by the Host, which is a tree with a Root Port at its head in the configuration space. The device
configuration registers are implemented for the user to access the functionalities provided by the PCI
specification.
All PCI endpoints facilitate a PCI-compatible configuration space to maintain compatibility with PCI
software configuration mechanism. PCI Local Bus Specification, Revision 3.0 allocates 256 bytes per
device function. The user can access the PCI 3.0 compatible region either by conventional PCI 3.0
configuration addresses.
5.1.2. UART Configuration Space
Through the UART registers, the user can control and monitor various functionalities of the UARTs on the
PI7C8952 including FIFOs, interrupt status, line status, modem status and sample clock. Each of the
UART’s transmitter and receive data FIFOs can be conveniently accessed by reading and writing the
registers in the UART configuration space. These registers allow flexible programming capability and
versatile device operations of the PI7C8952. Each UART is accessed through an 8-byte I/O blocks.
The addresses of the UART blocks are offset by the base address referred by the Base Address Register
(BAR). The value of the base address is loaded from the I/O or Memory Base Address defined in the PCI
configuration space.
The PI7C8952 also supports enhanced features such as Xon/Xoff, automatic flow control, Baud Rate
prescaling and various status monitoring. These enhanced features are available through the memory
address offset by the BAR in the PCI configuration space.
The basic features available in the registers in I/O mode are also available in the registers in
memory-mapping mode. Accesses to these registers are equivalent in these two modes.
PI7C8952                                        Page 13 of 69                                    January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                © Diodes Incorporated


                                                                                                   PI7C8952
The UARTs on the PI7C8952 supports operations in 16C450, 16C550 and 16C950 modes. These modes of
operation are selected by writing the SFR, FCR and EFR registers. The PI7C8952 is backward compatible
with these modes of operation.
5.2. DEVICE OPERATION
The PI7C8952 is configured by the Host in the bootstrap process during system start-up. The Host
performs bus scans and recognizes the device by reading vendor and device IDs. Upon successful device
identification, the system then loads device-specific driver software and allocates I/O, memory and
interrupt resources. The driver software allows the user to access the functions of the device by reading and
writing the UART registers. The PCI interface incorporates convenient device operation and high system
performance.
5.2.1. Configuration Access
The PI7C8952 accepts type 0 configuration read and write accesses defined in the PCI 3.0 Specification.
5.2.2. I/O Reads/Writes
The PCI interface of the PI7C8952 decodes incoming transaction packets. If the address is within the
region assigned by the I/O Base Address Registers, the transaction is recognized as an I/O Read or Write.
5.2.3. Memory Reads/Writes
Similar to the I/O Read/Write, if the address of the transaction packet is within the memory range, a
Memory Read/Write occurs.
5.2.4. Mode Selection
All of the internal UART channels in the I/O Bridge support the 16C450, 16C550, Enhanced 16C550, and
Enhanced 950 UART Modes. The mode of the UART operation is selected by toggling the Special
Function Register (SFR[5]) and Enhanced Function Register (EFR[4]). The FIFO depth of each mode and
the mode selection is tabulated in the table below.
              Table 5-1 Mode Selection
         UART Mode         SFR[5]       EFR[4]      FIFO Size
         450/550                X          0           1/16
         Enhanced 550           0          1           128
         Enhanced 950           1          1           128
5.2.5. 450/550 Mode
The 450 Mode is inherently supported when 550 Mode is selected. When in the 450 Mode, the FIFOs are
in the “Byte Mode”, which refers to the one-byte buffer in the Transmit Holding Register and the Receive
Holding Register in each of the UART channels. When in the 550 Mode, the UARTs support an increased
FIFO depth of 16.
When EFR[4] is set to “0”, the SFR[5] is ignored, and the 450/550 Mode is selected.
5.2.6. Enhanced 550 Mode
Setting the SFR[5] to “0” and EFR[4] to “1” enables the Enhanced 550 Mode. The Enhanced 550 Mode
PI7C8952                                         Page 14 of 69                                     January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                  © Diodes Incorporated


                                                                                                   PI7C8952
further increases FIFO depth to 128.
5.2.7. Enhanced 950 Mode
128-deep FIFOs are supported in the Enhanced 950 Mode. When the Enhanced 950 Mode is enabled, the
UART channels support additional features:
     Sleep mode
     Special character detection
     Automatic in-band flow control
     Automatic flow control using selectable arbitrary thresholds
     Readable status for automatic in-band and out-of-band flow control
     Flexible clock prescaler
     Programmable sample clock
     DSR/DTR automatic flow control
5.2.8. Transmit and Receive FIFOs
Each channel of the UARTs consists of 128 bytes of transmit FIFOs and 128 bytes of receive FIFOs,
namely the Transmit Holding Registers (THR) and the Receive Holding Registers (RHR). The FIFOs
provide storage space for the data before they can be transmitted or processed. The THR and RHR operate
simultaneously to transmit and read data.
The transmitter reads data from the THR into the Transmit Shift Register (TSR) and removes the data from
top of the THR. It then converts the data into serial format with start and stop bits and parity bits if
required. If the transmitter completes transmitting the data in the TSR and the THR is empty, the
transmitter is in the idle state. The data that arrive most recently are written to the bottom of the THR. If
the THR is full, and the user attempts to write data to the THR, a data overrun occurs and the data is lost.
The receiver writes data to the bottom of the RHR when it finishes receiving and decoding the data bits. If
the RHR is full when the receiver attempts to write data to it, a data overrun occurs. Any read operation to
an empty RHR is invalid.
The empty and full status of the THR and RHR can be determined by reading the empty and full flags in
the Line Status Register (LSR). When the transmitter and receiver are ready to transfer data to and from
the FIFOs, interrupts are raised to signal this condition. Additionally, the user can use the Receive FIFO
Data Counter (RFDC) and Transmit FIFO Data Counter (TFDC) registers to determine the number of
items in each FIFO.
PI7C8952                                          Page 15 of 69                                    January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                                 © Diodes Incorporated


                                                                                                PI7C8952
                                 Figure 5-1 Transmit and Receive FIFOs
5.2.9. Automated Flow Control
The device uses automatic in-band flow control to prevent data-overrun to the local receive FIFO and
remote receive FIFO. This feature works in conjunction with the special character detection. When an
XOFF condition is detected, the UART transmitter will suspend any further data transmission after the
current character transmission is completed. The transmitter will resume data-transmission as soon as an
XON condition is detected. The automatic in-band feature is enabled by the Enhanced Function Register
(EFR). EFR[1:0] enables the in-band receive flow control, and EFR[3:2] enables the in-band transmit flow
control.
The out-of-band flow control utilizes RTS# and CTS# pins to suspend and resume the data transmission
and to prevent data-overrun. An asserted CTS# pin signals the UART to suspend transmission due to a full
remote receive FIFO. Upon detecting an asserted CTS# pin, the UART will complete the current character
transmission and enters idle mode until the CTS# pin is deserted.
The UART deasserts RTS# to signal the remote transmitter that the local receive FIFO reaches the
programmed upper trigger level. When the local receive FIFO falls below the programmed lower trigger
level, the RTS# is reasserted. The automatic out-of-band flow control is enabled by EFR[7:6].
PI7C8952                                       Page 16 of 69                                    January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                © Diodes Incorporated


                                                                                                                                                                          PI7C8952
5.2.10. Internal Loopback
The internal loopback capability of the UARTs is enabled by setting Modem Control Register bit-4
(MCR[4]) to 1. When the feature is enabled, the data from the output of the transmit shift register are
looped back to the input of the receive shift register. This feature provides the users a way to perform
system diagnostics by allowing the UART to receive the same data it is sending.
                                                                                                                                           VCC
                                                                                                                                                        TX[7:0]
                                                                                                                                                          TX[1:0]
                                                                                                                     Transmit Shift
                                                                                                                        Register
                                                                                                                                        MCR bit-4=1
                                  Internal Bus Lines and Control Signals
                                                                                                                      Receive Shift
                                                                                                                        Register                        RX[7:0]
                                                                                                                                                          RX[1:0]
                                                                                                                                                  VCC
                                                                                                                                                        RTS#[7:0]
                                                                                                                                                          RTS#[1:0]
                                                                                                                                 RTS#
                                                                             Modem / General Purpose Control Logic
                                                                                                                                 CTS#
                                                                                                                                                        CTS#[7:0]
                                                                                                                                                          CTS#[1:0]
                                                                                                                                                  VCC
                                                                                                                                                          DTR#[1:0]
                                                                                                                                                        DTR#[7:0]
                                                                                                                                DTR#
                                                                                                                                DSR#
                                                                                                                                                        DSR#[7:0]
                                                                                                                                                          DSR#[1:0]
                                                                   Figure 5-2 Internal Loopback in PI7C8952
PI7C8952                                                                                                              Page 17 of 69                                       January 2019
Document Number DS40347 Rev 3-2                                                                                      www.diodes.com                                   © Diodes Incorporated


                                                                                                PI7C8952
5.2.11. Crystal Oscillator
The PI7C8952 uses a crystal oscillator or an external clock source to provide system clock to the Baud
Rate Generator. When a clock source is used, the clock signal should be connected to the XTLI pin, and a
2K pull-up resistor should be connected to the XTLO pin.
When a crystal oscillator is used, the XTLI is the input and XTLO is the output, and the crystal should be
connected in parallel with two capacitors.
                             Figure 5-3 Crystal Oscillator as the Clock Source
                                      External Clock
                            VCC
                                                                 XTLI
                            GND
                                                      VCC
                                                   R1
                                                   2K
                                                                  XTLO
                          Figure 5-4 External Clock Source as the Clock Source
PI7C8952                                        Page 18 of 69                                   January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                               © Diodes Incorporated


                                                                                                PI7C8952
5.2.12. Baud Rate Generation
The built-in Baud Rate Generator (BRG) allows a wide range of input frequency and flexible Baud Rate
generation. To obtain the desired Baud Rate, the user can set the Sample Clock Register (SCR), Divisor
Latch Low Register (DLL), Divisor Latch High Register (DLH) and Clock Prescale Registers (CPRM and
CPRN). The Baud Rate is generated according to the following equation:
                         InputFrequency
        BaudRate =
                       Divisor * Pr escaler
The parameters in the equation above can be programmed by setting the “SCR”, “DLL”, “DLH”, “CPRM”
and “CPRN” registers according to the table below.
               Table 5-2 Baud Rate Generator Setting
         Setting                    Description
         Divisor                    DLL + (256 * DLH)
         Prescaler                  2 M −1 * (SampleClock + N )
         SampleClock                16 − SCR , (SCR = ‘0h’ to ‘Ch’)
         M                          CPRM, (CPRM = ‘01h’ to ‘02h’)
         N                          CPRN, (CPRN = ‘0h’ to ‘7h’)
To ensure the proper operation of the Baud Rate Generator, users should avoid setting the value ‘0’ to
Sample Clock, Divisor and Prescaler.
The following table lists some of the commonly used Baud Rates and the register settings that generate a
specific Baud Rate. The examples assume an Input Clock frequency of 14.7456 Mhz. The SCR register is
set to ‘0h’, and the CPRM and CPRN registers are set to ‘1h’ and ‘0h’ respectively. In these examples, the
Baud Rates can be generated by different combination of the DLH and DLL register values.
         Table 5-3 Sample Baud Rate Setting
          Baud Rate        DLH           DLL
             1,200           3h           00h
             2,400           1h           80h
             4,800           0h          C0h
             9,600           0h           60h
            19,200           0h           30h
            28,800           0h           20h
            38,400           0h           18h
            57,600           0h           10h
           115,200           0h           08h
           921,600           0h           01h
PI7C8952                                         Page 19 of 69                                  January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                              © Diodes Incorporated


                                                                                                         PI7C8952
6. PCI OPERATION
6.1. SUPPORTED PCI TRANSACTION
•    Configuration access: The PI7C8952 responds to type 0 configuration reads and writes if the IDSEL
     signal is asserted and the bus address is selecting function 0 registers. Any other configuration
     transaction will be ignored.
•    I/O read/writes: The address is compared with the addresses reserved in the I/O Base Address
     Registers (BARs) to decide if the transaction should be ignored (Master abort). Only I/O byte
     accesses are possible. If multiple bytes is enabled during I/O transaction, only the first byte is valid
     and all other bytes are ignored.
•    Memory reads/writes: The address is compared with the addresses reserved in the Mem Base Address
     Register. If the memory transaction is targeting to the registers, only first byte is valid and all other
     bytes are ignored and device will complete the burst transaction as disconnect-with-data. If the
     memory transaction is targeting to FIFOs, burst (multiple Dword) transaction is supported.
•    All other cycles (64-bit, special cycles, reserved encoding etc.) are ignored.
•    The PI7C8952 performs medium-speed address decoding as defined by the PCI specification.
     The Fast back-to-back transactions are supported.
•    The PI7C8952 performs parity generation and checking on all PCI bus transactions as defined by PCI
     spec. If a parity error occurs during the PCI bus address phase, the device will report the error in the
     standard way by asserting the SERR# bus signal.
6.2. REGISTER TYPES
               REGISTER TYPE                   DEFINITION
               RO                              Read Only
               RW                              Read / Write
               RWC                             Read / Write 1 to Clear
6.3. CONFIGURATION REGISTERS
The following table details the allocation of the register fields of the PCI 2.3 compatible type 0
configuration space header.
                    31 – 24              23 – 16                 15 – 8                 7–0       BYTE OFFSET
                              Device ID                                   Vendor ID                    00h
                                Status                                    Command                      04h
                                        Class Code                                  Revision ID        08h
                   Reserved            Header Type          Master Latency        Cache Line Size      0Ch
                                                                 Timer
                                                IO BAR Register                                        10h
                                              MEM BAR Register                                         14h
                                                   Reserved                                         18h~2Bh
                            Subsystem ID                            Subsystem Vendor ID                2Ch
                                                   Reserved                                            30h
                                               Capability Pointer                                      34h
                                                   Reserved                                            38h
                              Reserved                       Interrupt Pin         Interrupt Line      3Ch
                                                   Reserved                                         40h – D8h
                            EEPROM Data                   EEPROM Address        EEPROM Control        DCh
                                                                                      / Status
                                                   Reserved                                         E0h - FCh
PI7C8952                                            Page 20 of 69                                        January 2019
Document Number DS40347 Rev 3-2                    www.diodes.com                                    © Diodes Incorporated


                                                                                                               PI7C8952
6.3.1. VENDOR ID REGISTER – OFFSET 00h
               BIT       FUNCTION           TYPE     DESCRIPTION
               15:0      Vendor ID            RO     Identifies Pericom as the vendor of this I/O bridge. The default value
                                                     may be changed by auto-loading from EEPROM.
                                                     Reset to 12D8h.
6.3.2. DEVICE ID REGISTER – OFFSET 00h
               BIT       FUNCTION            TYPE     DESCRIPTION
               31:16     Device ID             RO     Identifies this I/O bridge as the PI7C8952. The default value may be
                                                      changed by auto-loading from EEPROM.
                                                      Reset to 8952h.
6.3.3. COMMAND REGISTER – OFFSET 04h
               BIT       FUNCTION            TYPE     DESCRIPTION
                                                      Controls a device’s response to I/O Space accesses. A value of 0
                                                      disables the device response. A value of 1 allows the device to
               0         I/O Space Enable     RW      respond to I/O Space accesses.
                                                      Reset to 0b.
                                                      Controls a device’s response to Memory Space accesses. A value of 0
                                                      disables the device response. A value of 1 allows the device to
                         Memory Space
               1                              RW      response to memory Space accesses.
                         Enable
                                                      Reset to 0b.
               2         Bus Master Enable     RO     It is not implemented. Hardwired to 0b.
                         Special Cycle                Does not apply to PCI. Must be hardwired to 0b.
               3                               RO
                         Enable
                         Memory Write And             Does not apply to PCI. Must be hardwired to 0b.
               4                               RO
                         Invalidate Enable
                         VGA Palette Snoop            Does not apply to PCI. Must be hardwired to 0b.
               5                               RO
                         Enable
                                                      Controls the device’s response to parity errors. When the bit is set, the
                                                      device must take its normal action when a parity error is detected.
                         Parity Error                 When the bit is 0, the device sets its Detected Parity Error Status bit
               6                              RW
                         Response Enable              when an error is detected.
                                                      Reset to 0b.
               7         Wait Cycle Control    RO     Does not apply to PCI. Must be hardwired to 0b.
                                                      This bit, when set, enables the assertion of SERR# when detected
                                                      System Error by the device.
               8         SERR# enable         RW
                                                      Reset to 0b.
                         Fast Back-to-Back            Does not apply to PCI. Must be hardwired to 0b.
               9                               RO
                         Enable
                                                      Controls the ability of the I/O bridge to generate INTx interrupt
                                                      Messages.
               10        Interrupt Disable    RW
                                                      Reset to 0b.
               15:11     Reserved              RO     Reset to 00000b.
6.3.4. STATUS REGISTER – OFFSET 04h
               BIT       FUNCTION            TYPE     DESCRIPTION
               18:16     Reserved              RO     Reset to 000b.
                                                      Indicates that an INTx interrupt Message is pending internally to the
                                                      device.
               19        Interrupt Status      RO
                                                      Reset to 0b.
PI7C8952                                         Page 21 of 69                                                 January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                                             © Diodes Incorporated


                                                                                                             PI7C8952
               BIT       FUNCTION           TYPE     DESCRIPTION
               20        Capabilities List    RO     RO as 0b.
               21        66MHz Capable        RO     Reset to 0b.
               22        Reserved             RO     Reset to 0b.
                         Fast Back-to-Back           RO as 1b.
               23                             RO
                         Capable
                         Master Data Parity          It is not implemented. Hardwired to 0b.
               24                            RWC
                         Error
               26:25     DEVSEL# Timing       RO     Reset to 01b.
                         Signaled Target             This bit does not apply to UART device.
               27                            RWC
                         Abort
                         Received Target             It is not implemented. Hardwired to 0b.
               28                            RWC
                         Abort
                         Received Master             Reset to 0b.
               29                            RWC
                         Abort
                         Signaled System             Reset to 0b.
               30                            RWC
                         Error
                         Detected Parity             Reset to 0b.
               31                            RWC
                         Error
6.3.5. REVISION ID REGISTER – OFFSET 08h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       Revision           RO      Indicates revision number of the I/O bridge. The default value may be
                                                    changed by auto-loading from EEPROM.
                                                    Reset to 00h.
6.3.6. CLASS CODE REGISTER – OFFSET 08h
               BIT       FUNCTION           TYPE     DESCRIPTION
               15:8      Programming          RO     Read as 02h to indicate no programming interfaces have been defined
                         Interface                   for PCI-to-PCI bridges
               23:16     Sub-Class Code       RO     Read as 00h to indicate device is PCI-to-PCI bridge
               31:24     Base Class Code      RO     Read as 07h to indicate device is a bridge device
6.3.7. CACHE LINE REGISTER – OFFSET 0Ch
               BIT       FUNCTION           TYPE    DESCRIPTION
                                                    The cache line size register is set by the system firmware and the
                                                    operating system to system cache line size. This field is implemented
                                                    by PCI devices as a RW field for legacy compatibility purposes but
               7:0       Cache Line Size     RW
                                                    has no impact on any PCI device functionality.
                                                    Reset to 00h.
6.3.8.   MASTER LATENCY TIMER REGISTER – OFFSET 0Ch
               BIT       FUNCTION           TYPE    DESCRIPTION
               15:8      Latency timer        RO    Does not apply to PCI. Must be hardwired to 00h.
6.3.9.   HEADER TYPE REGISTER – OFFSET 0Ch
               BIT       FUNCTION           TYPE     DESCRIPTION
                                                     Read as 00h to indicate that the register layout conforms to the
                                                     standard PCI-to-PCI bridge layout.
               23:16     Header Type          RO
                                                     Reset to 00h.
               31:24     Reserved             RO     Reset to 00h
PI7C8952                                        Page 22 of 69                                                January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                            © Diodes Incorporated


                                                                                                               PI7C8952
6.3.10. BASE ADDRESS REGISTER 0 – OFFSET 10h
               BIT       FUNCTION             TYPE   DESCRIPTION
                                                     Use this I/O base address to map the UART 16550 compatible
                                                     registers.
               31:0      Base Address 0        RW    The base address can be allocated to 64 Bytes.
                                                     Reset to 00000001h.
6.3.11. BASE ADDRESS REGISTER 1 – OFFSET 14h
               BIT       FUNCTION             TYPE   DESCRIPTION
                                                     Use this memory base address to map the UART 16550 compatible
                                                     and enhanced registers.
               31:0      Base Address 1        RW    The base address can be allocated to 4096 Bytes.
                                                     Reset to 00000000h
6.3.12. SUBSYSTEM VENDOR REGISTER – OFFSET 2Ch
               BIT       FUNCTION             TYPE   DESCRIPTION
                                                     Indicates the sub-system vendor id. The default value may be
                                                     changed by auto-loading from EEPROM.
               15:0      Sub Vendor ID         RO
                                                     Reset to 0000h.
6.3.13. SUBSYSTEM ID REGISTER – OFFSET 2Ch
               BIT       FUNCTION             TYPE   DESCRIPTION
                                                     Indicates the sub-system device id. The default value may be
                                                     changed by auto-loading from EEPROM.
               31:16     Sub System ID         RO
                                                     Reset to 0000h.
6.3.14. CAPABILITIES POINTER REGISTER – OFFSET 34h
               BIT       FUNCTION             TYPE   DESCRIPTION
                                                     This optional register points to a linked list of new capabilities
                                                     implemented by the device. This default value may be changed by
               7:0       Capabilities Pointer  RO    auto-loading from EEPROM.
                                                     The default value is 00h.
               31:8      Reserved              RO    Reset to 000000h.
6.3.15. INTERRUPT LINE REGISTER – OFFSET 3Ch
               BIT       FUNCTION             TYPE   DESCRIPTION
               7:0       Interrupt Line        RW    Used to communicate interrupt line routing information. POST
                                                     software will write the routing information into this register as it
                                                     initializes and configures the system.
                                                     Reset to 00h.
6.3.16. INTERRUPT PIN REGISTER – OFFSET 3Ch
               BIT       FUNCTION             TYPE    DESCRIPTION
                                                      Identifies the legacy interrupt Message(s) the device uses.
               15:8      Interrupt Pin         RO
                                                      Reset to 01h.
               31:16     Reserved              RO     Reset to 0000h.
PI7C8952                                         Page 23 of 69                                                 January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                                             © Diodes Incorporated


                                                                                                  PI7C8952
6.3.17. EEPROM CONTROL REGISTER – OFFSET DCh
               BIT       FUNCTION         TYPE   DESCRIPTION
                                                 Starts the EEPROM read or write cycle.
               0         EEPROM Start      RW
                                                 Reset to 0b.
               1         Reserved          RO    Reset to 0b.
                                                 Enable preload start.
                         EEPROM Preload
               2                           RW
                         Control
                                                 Reset to 0b.
                                                 EEPROM Operation Command.
                                                 00b: Reserved
                         EEPROM
                                                 01b: Write operation command
               4:3       Operation         RW
                                                 10b: Read operation command
                         Command
                                                 11b: Reserved
                                                 Reset to 00b.
               5         Operation Status  RO    When set indicates EEPROM access is ongoing
               7:6       Preload Status    RO    EEPROM preload status after finish:
                                                 00b: reserved
                                                 01b: EEPROM is disabled
                                                 10b: EEPROM does not have correct check code
                                                 11b: EEPROM data is preloaded normally
               15:8      EEPROM Address    RW    EEPROM word address
                                                 EEPROM write data buffer register.
                         EEPROM Write
               31:16                       RW
                         DATA Buffer
                                                 Reset to 0000h.
PI7C8952                                     Page 24 of 69                                        January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                                    © Diodes Incorporated


                                                                                                 PI7C8952
7. UART REGISTER DESCRIPTION
7.1. REGISTER TYPES
               REGISTER TYPE                 DEFINITION
               RO                            Read Only
               WO                            Write Only
               RW                            Read / Write
               WOS                           Write 1 to Clear
7.2. REGISTERS IN I/O MODE
Each UART channel has a dedicated 8-byte register block in I/O mode. The register block can be accessed
by the UART I/O Base Address, which is obtained by adding the UART Register Offset to the content of
the Base Address Register 0 (BAR0). The following diagram shows the arrangement of individual UART
register blocks.
                                         UART I/O Base Address
                                    (BAR0 + UART Register Offset)
                         UART Register Offset
                                                   000h
                                                           UART0 Registers
                                                   008h
                                                           UART1 Registers
                       Figure 7-1 UART Register Block Arrangement in I/O Mode
              Table 7-1 UART Base Address in I/O Mode
               UART             UART I/O Base Address
               UART0            BAR0 + 000h
               UART1            BAR0 + 008h
Each register in the UART Register Block can be access by adding an offset to the UART I/O Base
Address. The following table lists the arrangement of the registers in the UART Register Block in I/O
mode.
              Table 7-2 Registers in I/O Mode
                            Offset                        Register Name            Mnemonic   Register Type
               UART I/O Base Address + 00h       Receive Holding Register             RHR           RO
               UART I/O Base Address + 00h       Transmit Holding Register            THR           WO
               UART I/O Base Address + 01h       Interrupt Enable Register             IER          RW
               UART I/O Base Address + 02h       Interrupt Status Register             ISR          RO
               UART I/O Base Address + 02h       FIFO Control Register                FCR           WO
               UART I/O Base Address + 03h       Line Control Register                LCR           RW
               UART I/O Base Address + 04h       Modem Control Register               MCR           RW
               UART I/O Base Address + 05h       Line Status Register                 LSR           RO
               UART I/O Base Address + 06h       Modem Status Register                MSR           RO
               UART I/O Base Address + 07h       Special Function register            SFR           RW
                                         Additional Standard Registers (Required LCR[7] = 1)
               UART I/O Base Address + 00h       Division Latch Low                   DLL           RW
               UART I/O Base Address + 01h       Division Latch High                  DLH           RW
               UART I/O Base Address + 02h       Sample Clock Register                SCR           RW
PI7C8952                                          Page 25 of 69                                  January 2019
Document Number DS40347 Rev 3-2                  www.diodes.com                              © Diodes Incorporated


                                                                                                                PI7C8952
 Addr[5:0] REG R/W         Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x00    RHR RO          Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x00    THR WO          Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x01     IER R/W           0     CTS/DSR RTS/DTR        Xoff/Sp.     Modem       RX Error    TX Empty RX Data
                                       Int.      Int.      Char Int.   Status Int.  Status Int.      Int.         Int.
                         Reserved Enable       Enable       Enable       Enable      Enable       Enable        Enable
   0x02     ISR     RO     FIOFs     FIOFs Int.Status     Int.Status   Int.Status   Int.Status   Int.Status Int.Status
                          Enable     Enable     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x02    FCR      WO   RX FIFO RX FIFO TX FIFO          TX FIFO           0       TX FIFO      RX FIFO FIFOs
                          Trigger Trigger Trigger          Trigger     Reserved       Reset        Reset        Enable
   0x03    LCR R/W        Divisor Set TX        Set          Even        Parity        Stop        Word          Word
                          Enable     Break     Parity       Parity       Enable        Bits       Length Length
   0x04    MCR R/W       Enhanced IrDA Autoflow            Internal       OP2          OP1       RTS# Pin DTR# Pin
                         TX mode Enable Ctl. Enable       Loopback                                Control Control
   0x05    LSR      RO   RX FIFO TSR            THR       RX Break     RX Frame RX Parity RX FIFO RX Data
                           Error     Empty     Empty         Error        Error       Error       Overrun Ready
   0x06    MSR RO           CD#       RI#      DSR#         CTS#       Delta CD# Delta RI# Delta DSR#Delta CTS#
   0x07    SFR R/W      TFDC/SCRRFDC/LSRC950 Mode         Xon Any       IR Input       Auto         Auto Force TX
                           Select    Select    Enable                    Invert      RS-485 DSR/DTR Enable
   0x00    DLL R/W         Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x01    DLH R/W         Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
   0x02    SCR R/W            0         0         0            0      Sample ClkSample ClkSample ClkSample Clk
                         Reserved Reserved Reserved       Reserved Bit-3              Bit-2         Bit-1        Bit-0
 Addr[5:0] REG R/W         Bit-7      Bit-6     Bit-5        Bit-4        Bit-3       Bit-2         Bit-1        Bit-0
Note: DLL,DLH and SCR accessable when LCR[7]=1 only;
7.2.1.    RECEIVE HOLDING REGISTER – OFFSET 00h
                BIT      FUNCTION           TYPE      DESCRIPTION
                7:0      Rx Holding         RO        When data are read from the Receive Holding Register (RHR), they
                                                      are removed from the top of the receiver’s associated FIFOs, which
                                                      holds a queue of data received by the receiver.
                                                      Reset to 00h.
7.2.2.    TRANSMIT HOLDING REGISTER – OFFSET 00h
                BIT      FUNCTION           TYPE      DESCRIPTION
                7:0      Tx Holding         WO        When data are written to the Transmit Holding Register (THR), they
                                                      are written to the bottom of the transmitter’s associated FIFOs, which
                                                      holds a queue of data to be transmitted by the transmitter.
                                                      Reset to 00h.
PI7C8952                                         Page 26 of 69                                                  January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                               © Diodes Incorporated


                                                                                                               PI7C8952
7.2.3.   INTERRUPT ENABLE REGISTER – OFFSET 01h
               BIT       FUNCTION                TYPE   DESCRIPTION
               0         Rx Data Available      RW      0b: Disable the Receive Data Ready Interrupt
                         Interrupt                      1b: Enable the Receive Data Ready Interrupt
                                                        Reset to 0b.
               1         Tx Empty Interrupt     RW      0b: Disable the Transmit Holding Register Empty Interrupt
                                                        1b: Enable the Transmit Holding Register Empty Interrupt
                                                        Reset to 0b.
               2         Rx Status Interrupt    RW      0b: Disable the Receive Line Status Interrupt
                                                        1b: Enable the Receive Line Status Interrupt
                                                        Reset to 0b.
               3         Modem Status           RW      0b: Disable the Modem Status Register Interrupt
                         Interrupt                      1b: Enable the Modem Status Register Interrupt
                                                        Reset to 0b.
               4         Xoff/Special           RW      0b: Disable the Software Flow Control Interrupt
                         character interrupt            1b: Enable the Software Flow Control Interrupt
                                                        Reset to 0b.
               5         RTS Interrupt          RW      0b: Disable RTS/DTR Interrupt
                                                        1b: Enable RTS/DTR Interrupt
                                                        Reset to 0b.
               6         CTS Interrupt          RW      0b: Disable CTS/DSR interrupt
                                                        1b: Enable CTS/DSR interrupt
                                                        Reset to 0b.
               7         Reserved               RW      Reset to 0b.
7.2.4.   INTERRUPT STATUS REGISTER – OFFSET 02h
               BIT       FUNCTION                TYPE   DESCRIPTION
               0         Interrupt Status       RO      0b: An interrupt is pending
                                                        1b: No interrupt pending
                                                        Reset to 1b.
               5:1       Encoded Interrupt      RO      Reset to 00h.
               7:6       Mirror Bit-0           RO      Reset to 11b.
               Priority  Interrupt Status Bits                                                      Interrupt Source
               Level     BIT-7      BIT-6    BIT-5  BIT-4    BIT-3     BIT-2     BIT-1    BIT-0
                   1        0         0        0      0         0         1         1        0      Rx data error
                   2        0         0        0      0         0         1         0        0      Rx data available
                   3        0         0        0      0         1         1         0        0      Rx time-out
                   4        0         0        0      0         0         0         1        0      Tx FIFO empty
                   5        0         0        0      0         0         0         0        0      Modem status change
                   6        0         0        0      1         0         0         0        0      Xoff or special
                                                                                                    character detected
                   7        0         0        1      0         0         0         0        0      CTS or RTS state
                                                                                                    changed
                   X        1         1        0      0         0         0         0        1      No interrupt pending
7.2.5.   FIFO CONTROL REGISTER – OFFSET 02h
               BIT       FUNCTION                TYPE   DESCRIPTION
               0         FIFO Mode Enable       WO      0b: Disable the FIFO mode
                                                        1b: Enable the FIFO mode
                                                        Reset to 0b.
PI7C8952                                            Page 27 of 69                                              January 2019
Document Number DS40347 Rev 3-2                    www.diodes.com                                          © Diodes Incorporated


                                                                                                            PI7C8952
               BIT       FUNCTION         TYPE   DESCRIPTION
               1         Rx FIFO Flush    WO     0b: No action
                                                 1b: Reset the receive FIFO, self-clear after resetting the FIFO
                                                 Reset to 0b.
               2         Tx FIFO Flush    WO     0b: No action
                                                 1b: Reset the transmit FIFO, self-clear after resetting the FIFO
                                                 Reset to 0b.
               3         Reserved         WO     Reset to 0b.
               5:4       Tx Trigger Level WO     In the Non-Enhanced mode            In the Enhanced mode
                                                 00b: 2                              00b: 16
                                                 01b: 5                              01b: 32
                                                 10b: 9                              10b: 64
                                                 11b: 15                             11b: 112
                                                 Reset to 00b.
               7:6       Rx Trigger Level WO     In the Non-Enhanced mode            In the Enhanced mode
                                                 00b: 1                              00b: 15
                                                 01b: 4                              01b: 31
                                                 10b: 8                              10b: 63
                                                 11b: 14                             11b: 111
                                                 Reset to 00b.
7.2.6.   LINE CONTROL REGISTER – OFFSET 03h
               BIT       FUNCTION         TYPE   DESCRIPTION
               1:0       Data Length      RW     00b: 5-bit data length
                                                 01b: 6-bit data length
                                                 10b: 7-bit data length
                                                 11b: 8-bit data length
                                                 Reset to 11b.
               2         Stop-Bit Length  RW
                                                   Bit 2 value             Data length              Stop bit length
                                                   0                       5,6,7,8                  1
                                                   1                       5                        1.5
                                                   1                       6,7,8                    2
                                                 Reset to 0b.
               5:3       Parity Type      RW
                                                   Bit 5        Bit 4       Bit 3       Parity selection
                                                   X            X           0           No parity
                                                   0            0           1           Odd parity
                                                   0            1           1           Even parity
                                                   1            0           1           Mark
                                                   1            1           1           Space
                                                 Reset to 000b.
               6         Transmission     RW     0b: No transmit break condition
                         Break                   1b: Force the transmitter output to a space for alerting the remote
                                                     receiver of a line break condition.
                                                 Reset to 0b.
               7         Divisor Latch    RW     0b: Data registers are selected
                         Enable                  1b: Divisor latch registers are selected
                                                 Reset to 0b.
PI7C8952                                     Page 28 of 69                                                  January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                                              © Diodes Incorporated


                                                                                                            PI7C8952
7.2.7.   MODEM CONTROL REGISTER – OFFSET 04h
               BIT       FUNCTION          TYPE    DESCRIPTION
               0         DTR Pin Control   RW      0b: Forces DTR output high
                                                   1b: Forces DTR output low
                                                   Reset to 0b.
               1         RTS Pin Control   RW      0b: Forces RTS output high
                                                   1b: Forces RTS output low
                                                   Reset to 0b.
               2         Output 1          RW      When the Internal Loopback Mode is enabled by setting Modem
                                                   Control Register Bit[4], output of the Output1 is routed to RI.
                                                   Reset to 0b.
               3         Output 2          RW      When the Internal Loopback Mode is enabled by setting Modem
                                                   Control Register Bit[4], output of the Output2 is routed to DCD.
                                                   Reset to 0b.
               4         Internal Loopback RW      0b: Disables Internal Loopback Mode
                         Mode                      1b: Enables Internal Loopback Mode
                                                   Reset to 0b.
               5         AFE               RW      Autoflow Control Enable. When the AFE is enabled, autoflow control
                                                   is enabled. When it is disabled, the diagnostic mode is enabled. In the
                                                   diagnostic mode, transmitted data is immediately received.
                                                   When AFE is set to “1”, MCR Bit 1 is used to enable and disable the
                                                   auto-RTS.
                                                     MCR Bit 5       MCR Bit 1        Configuration
                                                     (AFE)           (RTS)
                                                     1               1                Auto-RTS and auto-CTS are
                                                                                      enabled (autoflow control
                                                                                      enabled).
                                                     1               0                Only auto-CTS is enabled.
                                                     0               x                Auto-RTS and auto-CTS are
                                                                                      disabled.
                                                   Reset to 0b.
               6         IrDA Mode         RW      IrDA Mode Enable.
                                                   1b: Enables IrDA mode.
                                                   0b: Disables IrDA mode.
                                                   Reset to ENIR pin input.
               7         Enhanced          RW      0b: Insert 1, 1.5 or 2 stop-bits between two transmitted characters.
                         Transmission              1b: Insert 0.5 stop-bits between two transmitted characters.
                                                   Note: Enabling feature may result in certain compatibility issues. This
                                                   feature is only recommended when using two Pericom UART devices.
                                                   Reset to 0b.
7.2.8.   LINE STATUS REGISTER – OFFSET 05h
               BIT       FUNCTION          TYPE    DESCRIPTION
               0         Rx Data Available RO      0b: No data in the receive FIFO
                                                   1b: Data in the receive FIFO
                                                   Reset to 0b.
               1         Rx FIFO Overrun   RO      0b: No overrun error
                                                   1b: Overrun error
                                                   Reset to 0b.
PI7C8952                                       Page 29 of 69                                                January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                            © Diodes Incorporated


                                                                                                          PI7C8952
               BIT       FUNCTION         TYPE    DESCRIPTION
               2         Rx Parity Error  RO      0b: No parity error
                                                  1b: Parity error
                                                  Reset to 0b.
               3         Rx Frame Error   RO      0b: No framing error
                                                  1b: Framing error
                                                  Reset to 0b.
               4         Rx Break Error   RO      0b: No break condition
                                                  1b: Break condition
                                                  Reset to 0b.
               5         Tx Empty         RO      0b: Tx Holding Register is not empty.
                                                  1b: Tx Holding Register is empty.
                                                  Reset to 1b.
               6         Tx Complete      RO      0b: Tx Shift Register is not empty.
                                                  1b: Tx Shift Register is empty.
                                                  Reset to 1b.
               7         Rx Data Error    RO      0b: No Rx FIFO error
                                                  1b: Rx FIFO error
                                                  Reset to 0b.
7.2.9.   MODEM STATUS REGISTER – OFFSET 06h
               BIT       FUNCTION         TYPE    DESCRIPTION
               0         Delta CTS        RO      0b: No change in CTS input.
                                                  1b: Indicates the CTS input has changed state.
                                                  This bit is read-clear.
                                                  Reset to 0b.
               1         Delta DSR        RO      0b: No change in DSR input.
                                                  1b: Indicates the DSR input has changed state.
                                                  This bit is read-clear.
                                                  Reset to 0b.
               2         Trailing RI Edge RO      0b: No change in RI input
                                                  1b: Indicates the RI input has changed state from the logic 0 to the
                                                      logic 1.
                                                  This bit is read-clear.
                                                  Reset to 0b.
               3         Delta DCD        RO      0b: No change in DCD input
                                                  1b: Indicates the DCD input has changed state.
                                                  This bit is read-clear.
                                                  Reset to 0b.
               4         CTS              RO      0b: The CTS input state is the logic 0
                                                  1b: The CTS input state is the logic 1
                                                  Reset to 0b.
               5         DSR              RO      0b: The DSR input state is the logic 0
                                                  1b: The DSR input state is the logic 1
                                                  Reset to 0b.
               6         RI               RO      The input state of RI pin
                                                  Reset to 0b.
               7         DCD              RO      The input state of DCD pin
                                                  Reset to 0b.
PI7C8952                                      Page 30 of 69                                               January 2019
Document Number DS40347 Rev 3-2              www.diodes.com                                           © Diodes Incorporated


                                                                                                          PI7C8952
7.2.10. SPECIAL FUNCTION REGISTER – OFFSET 07h
               BIT       FUNCTION           TYPE   DESCRIPTION
               0         Force Transmission RW     Forces transmitter to always to transmit data.
                                                   1b: Enabled
                                                   0b: Disabled
                                                   Reset to 0b.
               1         Auto DSR and       RW     Auto DSR and DTR flow control enable
                         DTR Flow Control
                                                   1b: Enables DSR and DTR auto flow control
                                                   0b: Disables DSR and DTR auto flow control
                                                   Reset to 0b.
               2         Auto RS-485        RW     Auto RS-485 half-duplex direction control mode enable
                                                   1b: Enables RS-485 half-duplex direction control mode
                                                   0b: Disables RS-485 half-duplex direction control mode
                                                   Reset to inversed EN485n pin input.
               3         IrDA Invert        RW     Infrared RX input logic select
                                                   1b: RX input active LOW (Invert mode)
                                                   0b: RX input active HIGH (Normal mode)
                                                   Reset to 0b.
               4         Xon Any Mode       RW     Xon Any mode enable
                                                   1b: Enables Xon Any mode
                                                   0b: Disables Xon Any mode
                                                   Reset to 0b.
               5         950 Mode           RW     950 mode enable
                                                   1b: Enables 950 mode
                                                   0b: Non-950 mode
                                                   Reset to 0b.
               6         RFD / LSR          RW     RFD or LSR counter register select
                         Counter Select
                                                   1b: OFFSET 15 bit[7:0] acts as the Line Status Register Counter
                                                   0b: OFFSET 15 bit[7:0] acts as the Receive FIFO Data Counter
                                                   Reset to 0b.
               7         TFD / SCR Select   RW     TFD or SCR register select
                                                   1b: OFFSET 16 bit[7:0] acts as the Transmit FIFO Data Counter
                                                   0b: OFFSET 16 bit[7:0] acts as the Sample Clock Register
                                                   Reset to 0b.
7.2.11. DIVISOR LATCH LOW REGISTER – OFFSET 00h, LCR[7] = 1
               BIT       FUNCTION           TYPE   DESCRIPTION
               7:0       Divisor Low        RW     Lower-part of the divisor register
                                                   Reset to 00h.
7.2.12. DIVISOR LATCH HIGH REGISTER – OFFSET 01h, LCR[7] = 1
               BIT       FUNCTION           TYPE   DESCRIPTION
               7:0       Divisor High       RW     Higher-part of the divisor register
                                                   Reset to 00h.
PI7C8952                                       Page 31 of 69                                              January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                          © Diodes Incorporated


                                                                                                     PI7C8952
7.2.13. SAMPLE CLOCK REGISTER – OFFSET 02h, LCR[7] = 1
               BIT       FUNCTION     TYPE    DESCRIPTION
               3:0       Sample Clock RW      This register determines the Sample Clock value (SC) used in the
                                              Baud Rate Generator. Please refer to 5.2.12 Baud Rate Generation for
                                              more detail
                                               0000b: SC = 16        0101b: SC = 11        1010b: SC = 6
                                               0001b: SC = 15        0110b: SC = 10        1011b: SC = 5
                                               0010b: SC = 14        0111b: SC = 9         1100b: SC = 4
                                               0011b: SC = 13        1000b: SC = 8         Other settings are
                                               0100b: SC = 12        1001b: SC = 7         reserved.
                                              Reset to 0h.
               7:4       Reserved     RO      Reset to 0h
PI7C8952                                  Page 32 of 69                                              January 2019
Document Number DS40347 Rev 3-2          www.diodes.com                                          © Diodes Incorporated


                                                                                                 PI7C8952
7.3.     REGISTERS IN MEMORY-MAPPING MODE
Each UART channel has a dedicated 512-byte register block in Memory mode. The register block can be
accessed by the UART Memory Base Address, which is obtained by adding the UART Register Offset to
the content of the Base Address Register 1 (BAR1). The following diagram shows the arrangement of
individual UART register blocks.
                                  UART Memory Base Address
                                (BAR1 + UART Register Offset)
                     UART Register Offset        0000h
                                                           UART0 Registers
                                                 0200h
                                                           UART1 Registers
                                                 0400h
                   Figure 7-2 UART Register Block Arrangement in Memory Mode
             Table 7-3 UART Base Address in Memory Mode
               UART              UART I/O Base Address
               UART0             BAR1 + 0000h
               UART1             BAR1 + 0200h
Each register in the UART Register Block can be access by adding an offset to the UART Memory Base
Address. The following table lists the arrangement of the registers in the UART Register Block in memory
mode.
             Table 7-4 Memory-Map mode
               Offset                              Register Name                    Mnemonic Register Type
               UART Memory Base Address + 00h      Receive Holding Register            RHR         RO
               UART Memory Base Address + 00h      Transmit Holding Register           THR        WO
               UART Memory Base Address + 01h      Interrupt Enable Register           IER         RW
               UART Memory Base Address + 02h      Interrupt Status Register           ISR         RO
               UART Memory Base Address + 02h      FIFO Control Register               FCR        WO
               UART Memory Base Address + 04h      Line Control Register               LCR         RW
               UART Memory Base Address + 04h      Modem Control Register              MCR         RW
               UART Memory Base Address + 05h      Line Status Register                LSR         RO
               UART Memory Base Address + 06h      Modem Status Register               MSR         RO
               UART Memory Base Address + 07h      Special Function Register           SFR         RW
               UART Memory Base Address + 08h      Divisor Latch Low                   DLL        WO
               UART Memory Base Address + 09h      Divisor Latch High                  DLH        WO
               UART Memory Base Address + 0Ah      Enhanced Function Register          EFR         RW
               UART Memory Base Address + 0Bh      XON 1 Character/Special            XON1         RW
                                                   Character 1
               UART Memory Base Address + 0Ch      XON 2 Character/Special            XON2         RW
                                                   Character 2
               UART Memory Base Address + 0Dh      XOFF 1 Character/Special           XOFF1        RW
                                                   Character 3
               UART Memory Base Address + 0Eh      XOFF 2 Character/Special           XOFF2        RW
                                                   Character 3
               UART Memory Base Address + 0Fh      Advanced Status Register            ASR         RW
               UART Memory Base Address + 10h      Transmitter Interrupt Trigger       TTL         RW
                                                   Level
               UART Memory Base Address + 11h      Receiver Interrupt Trigger Level    RTL         RW
               UART Memory Base Address + 12h      Automatic Flow control lower        FCL         RW
PI7C8952                                          Page 33 of 69                                  January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                               © Diodes Incorporated


                                                                                                      PI7C8952
                                                 trigger level
               UART Memory Base Address + 13h    Automatic Flow control lower             FCH           RW
                                                 higher level
               UART Memory Base Address + 14h    Baud rate Prescale                        CPR          RW
               UART Memory Base Address + 15h    Receive FIFO Data Counter /         RFDC / LSRC        RO
                                                 Line Status Register Counter
               UART Memory Base Address + 16h    Transmit FIFO Data Counter /        TFDC / SCR         RW
                                                 Sample Clock Register
               UART Memory Base Address + 17h    Global Register of LSR                  GLSR           RW
               UART Memory Base Address + 18h    Global Interrupt Enable Register       GINTE           RW
               UART Memory Base Address + 19h    Global Interrupt Status Register        GINTS          RO
               UART Memory Base Address + 1Ah    TX Overrun Register                     TXOR           RO
               UART Memory Base Address + 1Bh    RX Overrun Register                     RXOR           RO
               UART Memory Base Address + 1Ch    Interrupt Status Register                INTS          RO
               UART Memory Base Address + 1Dh    RX FIFO Counter                         RXFC           RO
               UART Memory Base Address + 1Eh    TX FIFO Counter                         TXFC           RO
               UART Memory Base Address + 1Fh    FCR Mirror Register                     FCRM           RO
               UART Memory Base Address + 20h    User Define Timeout Counter             TCRL           RW
                                                 Register-1
               UART Memory Base Address + 21h    User Define Timeout Counter             TCRH           RW
                                                 Register-2
               UART Memory Base Address + 22h    User Define Trigger Level               RXTH           RW
                                                 Register
               UART Memory Base Address + 23h    User Define Register Enable             RTEN           RW
               UART Memory Base Address + 24h    TX Idle Counter Register                 TIDC          RW
               UART Memory Base Address + 25h    TX Idle Counter Enable                   TIDE          RW
               UART Memory Base Address + 28h    Special Character 1 Register             SCH1          RW
               UART Memory Base Address + 29h    Special Character 2 Register             SCH2          RW
               UART Memory Base Address + 2Ah    Special Character 3 Register             SCH3          RW
               UART Memory Base Address + 2Bh    Special Character 4 Register             SCH4          RW
               UART Memory Base Address + 2Ch    Special Character Enable/Clear           SPEC          RW
               UART Memory Base Address + 2Dh    FLASH_LSR / TX_EMPTY                    FLSTE          RW
                                                 Interrupt Enable Register
               UART Memory Base Address + 2Eh    In BAND Transmit Flow Control           IBTFC          RW
               UART Memory Base Address + 2Fh    Advance Control Register                 ACR           RW
               Offset                            Register Name                       Mnemonic     Register Type
               UART Memory Base Address + 100h   UART Receiver FIFO DATA               RXFIFO           RO
               ~17Fh                             Register. Use this register to map
                                                 RX FIFO data content.
               UART Memory Base Address + 100h   UART Transmitter FIFO DATA            TXFIFO          WO
               ~17Fh                             Register. Use this register to map
                                                 TX FIFO data content.
               UART Memory Base Address + 180h   UART LSR FIFO DATA                     LSFIFO          RO
               ~1FFh                             Register. Use this register to map
                                                 LSR FIFO data content
             Table 7-5 Device Configuration Registers Accessible Channel-0 Only
               Offset                            Register Name                      Mnemonic     Register Type
               UART Memory Base Address + 40h    Global Interrupt Register 0            INT0          RO
               UART Memory Base Address + 41h    Global Interrupt Register 1            INT1          RO
               UART Memory Base Address + 42h    Global Interrupt Register 2            INT2          RO
               UART Memory Base Address + 43h    Global Interrupt Register 3            INT3          RO
               UART Memory Base Address + 44h    Timer Control Register                TICTL          RW
               UART Memory Base Address + 46h    Timer/Counter Latch LSB               TILSB          RW
               UART Memory Base Address + 47h    Timer/Counter Latch MSB              TIMSB           RW
               UART Memory Base Address + 4Ah    Software Reset Register              SFRST          WOS
               UART Memory Base Address + 4Bh    Sleep Mode Control Register          SLEEP           RW
               UART Memory Base Address + 4Ch    Device Revision Register              DREV           RO
               UART Memory Base Address + 4Dh    Device Identification Register        DVID           RO
               UART Memory Base Address + 4Eh    Simultaneous Configuration All        SCWR           RW
                                                 UART Register
               UART Memory Base Address + 4Fh    General-purpose IO Interrupt         GPINT           RW
                                                 Mask Register
PI7C8952                                        Page 34 of 69                                         January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                     © Diodes Incorporated


                                                                                    PI7C8952
               UART Memory Base Address + 50h   General-purpose IO Level  GPLVL     RW
                                                Control Register
               UART Memory Base Address + 51h   General-purpose IO Output  GP3T     RW
                                                Control Register
               UART Memory Base Address + 52h   General-purpose IO Input  GPINV     RW
                                                Polarity Select Register
               UART Memory Base Address + 53h   General-purpose IO Select GPSEL     RW
                                                Register
PI7C8952                                       Page 35 of 69                        January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                    © Diodes Incorporated


                                                                                                      PI7C8952
   0x02     FCR   WO RX FIFO RX FIFO TX FIFO        TX FIFO         0     TX FIFO RX FIFO FIFOs
                         Trigger Trigger Trigger     Trigger   Reserved Reset          Reset     Enable
   0x03     LCR   R/W Divisor Set TX        Set       Even      Parity      Stop       Word      Word
                         Enable   Break    Parity     Parity    Enable       Bits     Length     Length
   0x04    MCR    R/W Enhanced IrDA Autoflow         Internal    OP2        OP1      RTS# Pin DTR# Pin
                        TX mode Enable Ctl. Enable Loopback                           Control Control
   0x05     LSR   RO RX FIFO       TSR      THR    RX Break   RX Frame RX Parity RX FIFO RX Data
                          Error   Empty    Empty      Error      Error      Error    Overrun Ready
   0x06    MSR    RO      CD#      RI#     DSR#       CTS#    Delta CD# Delta RI# Delta DSR#Delta CTS#
   0x07     SFR   R/W TFDC/SCRRFDC/LSRC950 Mode     Xon Any    IR Input     Auto       Auto Force TX
                          Select  Select   Enable               Invert     RS-485 DSR/DTR Enable
   0x08     DLL   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x09    DLH    R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
  0x0A      EFR   R/W Auto CTS Auto RTS Sp. Char    Enhanced   SF Flow SF Flow SF Flow SF Flow
                         Enable   Enable Detection   Enable    Ctl. Bit-3 Ctl. Bit-2 Ctl. Bit-1 Ctl. Bit-0
  0x0B     XON1   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
  0x0C     XON2   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
  0x0D    XOFF1   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x0E   XOFF2   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x0F     ASR   RO        0       0       Xoff       Xon     Sp.Char Xon/Xoff Remote TX TX
                        Reserved Reserved Detect      Detect    Detect     Detect     Disable Disable
   0x10     TTL   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x11     RTL   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x12     FCL   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x13     FCH   R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x14     CPR   R/W CPRM        CPRM     CPRM      CPRM       CPRM       CPRN       CPRN       CPRN
                          Bit-4    Bit-3    Bit-2     Bit-1      Bit-0      Bit-2      Bit-1      Bit-0
   0x15    RFDC   RO      Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x15    LSRC   RO      Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x16    TFDC   RO      Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
   0x16     SCR   R/W       0       0        0          0     Sample ClkSample ClkSample ClkSample Clk
                        Reserved Reserved Reserved  Reserved     Bit-3      Bit-2      Bit-1      Bit-0
   0x17    GLSR   RO RX Data       TSR      THR    RX Break   RX Frame RX Parity RX FIFO RX Data
                          Error   Empty    Empty      Error      Error      Error    Overrun Ready
   0x18 GINTE     R/W Reserved Reserved Reserved    Reserved   Reserved Reserved Ch-1 EN Ch-0 EN
   0x19 GINTS     RO Reserved Reserved Reserved     Reserved   Reserved Reserved Ch-1 Int Ch-0 Int
 Addr[5:0] REG    R/W     Bit-7    Bit-6    Bit-5     Bit-4      Bit-3      Bit-2      Bit-1      Bit-0
PI7C8952                                       Page 36 of 69                                          January 2019
Document Number DS40347 Rev 3-2              www.diodes.com                                       © Diodes Incorporated


                                                                                                 PI7C8952
UART Channel Reisters: (Continue)
 Addr[5:0] REG R/W            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x1A      TXOR RO TX overrun Reserved        Reserved  Reserved  Reserved Reserved Reserved      Reserved
   0x1B      RXOR RO Reserved Reserved          Reserved RX overrun Reserved Reserved Reserved      Reserved
   0x1C       INTS    RO RTS/CTS Int Xoff Int    MS Int    Thre Int   Ti Int  Rda Int   Rls Int     Reserved
   0x1D      RXFC RO          Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x1E       TXFC RO         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
    0x1F    FCRM RO          RX FIFO   RX FIFO   TX FIFO   TX FIFO      0     TX FIFO  RX FIFO         FIFOs
                             Trigger    Trigger  Trigger    Trigger Reserved   Reset     Reset        Enable
   0x20       TCRL R/W        Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x21      TCRH R/W Reserved           Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x22      RXTH R/W         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x23      RTEN R/W Reserved Reserved         Reserved  Reserved  Reserved Reserved  RXTH EN      TIREG EN
   0x24       TIDC R/W        Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x25       TIDE R/W Reserved Reserved        Reserved  Reserved  Reserved Reserved RTOUT EN       TIDLE EN
   0x26 RESERV RO               0          0         0         0        0        0         0              0
   0x27 RESERV RO               0          0         0         0        0        0         0              0
   0x28      SCH1 R/W         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x29      SCH2 R/W         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x2A      SCH3 R/W         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x2B      SCH4 R/W         Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x2C       SPEC R/W SCH4 CLR SCH3 CLR        SCH2 CLR  SCH1 CLR  SCH4 EN  SCH3 EN   SCH2 EN       SCH1 EN
   0x2D     FLSTE R/W Reserved Reserved         Reserved  Reserved  Reserved Reserved Flash LSR     TX_Em Int
   0x2E      IBTFC R/W Reserved Reserved        Reserved  Reserved  Reserved Reserved Reserved        T_XON
    0x2F      ACR R/W           0       RS-485   RS-485    IrDA 1.1     0        0        TX             RX
                            Reserved 9-Bit Mode   Invert  FS Mode   Reserved Reserved   disable       disable
 Addr[5:0] REG R/W            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
FIFOs Data Registers:
 Addr[8:0] REG R/W            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
  0x100- RxFIFO RO            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x17F      Data
  0x100- TxFIFO WO            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x17F      Data
  0x180- LSFIFO RO            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
   0x1FF      Data
 Addr[8:0] REG R/W            Bit-7      Bit-6     Bit-5     Bit-4    Bit-3    Bit-2     Bit-1          Bit-0
Note: RFDC/LSRC accessable when SFR[6]=0/1;
         TFDC/SCR accessable when SFR[7]=1/0.
PI7C8952                                         Page 37 of 69                                   January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                               © Diodes Incorporated


                                                                                                                 PI7C8952
UART Global Registers: (accessable on UART channel-0 only)
 Addr[5:0] REG R/W            Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x40     INT0 RO           Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x41     INT1 RO           Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x42     INT2 RO           Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x43     INT3 RO           Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x44 TICTL R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x45 RESERV RO               0         0          0             0             0            0            0              0
   0x46 TILSB R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x47 TIMSB R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x48 RESERV RO               0         0          0             0             0            0            0              0
   0x49 RESERV RO               0         0          0             0             0            0            0              0
   0x4A SFRST WOS             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x4B SLEEP R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x4C DREV RO                 0         0          0             0             0            0            0              1
   0x4D DVID RO                 0         1          0             1             1            0            0              0
   0x4E SCWR R/W Reserved Reserved Reserved Reserved Reserved Reserved Reserved SCWR EN
   0x4F GPINT R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x50 GPLVL R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x51     GP3T R/W          Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x52 GPINV R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
   0x53 GPSEL R/W             Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
 Addr[5:0] REG R/W            Bit-7     Bit-6      Bit-5         Bit-4         Bit-3        Bit-2        Bit-1          Bit-0
7.3.1.   RECEIVE HOLDING REGISTER – OFFSET 00h
               BIT        FUNCTION            TYPE     DESCRIPTION
               7:0        Rx Holding          RO       When data are read from the Receive Holding Register (RHR), they
                                                       are removed from the top of the receiver’s associated FIFOs, which
                                                       holds a queue of data received by the receiver.
                                                       Data read from the RHR when the FIFOs are empty are invalid. The
                                                       Line Status Register (LSR) indicates the full or empty status of the
                                                       FIFOs.
                                                       Reset to 00h.
7.3.2.   TRANSMIT HOLDING REGISTER – OFFSET 00h
               BIT        FUNCTION            TYPE     DESCRIPTION
               7:0        Tx Holding          WO       When data are written to the Transmit Holding Register (THR), they
                                                       are written to the bottom of the transmitter’s associated FIFOs, which
                                                       holds a queue of data to be transmitted by the transmitter.
                                                       Data written to the THR when the FIFOs are full are lost. The Line
                                                       Status Register (LSR) indicates the full or empty status of the FIFOs.
                                                       Reset to 00h.
PI7C8952                                          Page 38 of 69                                                  January 2019
Document Number DS40347 Rev 3-2                  www.diodes.com                                              © Diodes Incorporated


                                                                                                               PI7C8952
7.3.3.   INTERRUPT ENABLE REGISTER – OFFSET 01h
               BIT       FUNCTION                TYPE   DESCRIPTION
               0         Rx Data Available      RW      0b: Disable the Receive Data Ready Interrupt
                         Interrupt                      1b: Enable the Receive Data Ready Interrupt
                                                        Reset to 0b.
               1         Tx Empty Interrupt     RW      0b: Disable the Transmit Holding Register Empty Interrupt
                                                        1b: Enable the Transmit Holding Register Empty Interrupt
                                                        Reset to 0b.
               2         Rx Error Status        RW      0b: Disable the Receive Line Status Interrupt
                                                        1b: Enable the Receive Line Status Interrupt
                                                        Reset to 0b.
               3         Modem Status           RW      0b: Disable the Modem Status Register Interrupt
                         Interrupt                      1b: Enable the Modem Status Register Interrupt
                                                        Reset to 0b.
               4         Xoff/Special           RW      0b: Disable the Software Flow Control Interrupt
                         character interrupt            1b: Enable the Software Flow Control Interrupt
                                                        Reset to 0b.
               5         RTS Interrupt          RW      0b: Disable RTS/DTR Interrupt
                                                        1b: Enable RTS/DTR Interrupt
                                                        Reset to 0b.
               6         CTS Interrupt          RW      0b: Disable CTS/DSR interrupt
                                                        1b: Enable CTS/DSR interrupt
                                                        Reset to 0b.
               7         Reserved               RW      Reset to 0b.
7.3.4.   INTERRUPT STATUS REGISTER – OFFSET 02h
               BIT       FUNCTION                TYPE   DESCRIPTION
               0         Interrupt Status       RO      0b: An interrupt is pending
                                                        1b: No interrupt pending
                                                        Reset to 1b.
               5:1       Encoded Interrupt      RO      Reset to 00h.
               7:6       Mirror Bit-0           RO      Reset to 11b.
               Priority  Interrupt Status Bits                                                      Interrupt Source
               Level     BIT-7      BIT-6    BIT-5  BIT-4    BIT-3     BIT-2     BIT-1    BIT-0
                   1        0         0        0      0         0         1         1        0      Rx data error
                   2        0         0        0      0         0         1         0        0      Rx data available
                   3        0         0        0      0         1         1         0        0      Rx time-out
                   4        0         0        0      0         0         0         1        0      Tx FIFO empty
                   5        0         0        0      0         0         0         0        0      Modem status change
                   6        0         0        0      1         0         0         0        0      Xoff or special
                                                                                                    character detected
                   7        0         0        1      0         0         0         0        0      CTS or RTS state
                                                                                                    changed
                   X        1         1        0      0         0         0         0        1      No interrupt pending
7.3.5.   FIFO CONTROL REGISTER – OFFSET 02h
               BIT       FUNCTION                TYPE    DESCRIPTION
               0         FIFO Mode Enable       WO       0b: Disable the FIFO mode
                                                         1b: Enable the FIFO mode
                                                         Reset to 0b.
PI7C8952                                            Page 39 of 69                                              January 2019
Document Number DS40347 Rev 3-2                    www.diodes.com                                          © Diodes Incorporated


                                                                                                             PI7C8952
               BIT       FUNCTION          TYPE   DESCRIPTION
               1         Rx FIFO Flush    WO      0b: No action
                                                  1b: Reset the receive FIFO, self-clear after resetting the FIFO
                                                  Reset to 0b.
               2         Tx FIFO Flush    WO      0b: No action
                                                  1b: Reset the transmit FIFO, self-clear after resetting the FIFO
                                                  Reset to 0b.
               3         Reserved         WO      Reset to 0b
               5:4       Tx Trigger Level WO      In the Non-Enhanced mode                  In the Enhanced mode
                                                  00b: 2                                    00b: 16
                                                  01b: 5                                    01b: 32
                                                  10b: 9                                    10b: 64
                                                  11b: 15                                   11b: 112
                                                  Reset to 00b.
               7:6       Rx Trigger Level WO      In the Non-Enhanced mode                  In the Enhanced mode
                                                  00b: 1                                    00b: 15
                                                  01b: 4                                    01b: 31
                                                  10b: 8                                    10b: 63
                                                  11b: 14                                   11b: 111
                                                  Reset to 00b.
7.3.6.   LINE CONTROL REGISTER – OFFSET 03h
               BIT       FUNCTION         TYPE    DESCRIPTION
               1:0       Data Length      RW      00b: 5-bit data length
                                                  01b: 6-bit data length
                                                  10b: 7-bit data length
                                                  11b: 8-bit data length
                                                  Reset to 00b.
               2         Stop-Bit Length  RW
                                                   Bit 2 value              Data length              Stop bit length
                                                   0                        5,6,7,8                  1
                                                   1                        5                        1.5
                                                   1                        6,7,8                    2
                                                  Reset to 0b.
               5:3       Parity Type      RW
                                                   Bit 5         Bit 4       Bit 3       Parity selection
                                                   X             X           0           No parity
                                                   0             0           1           Odd parity
                                                   0             1           1           Even parity
                                                   1             0           1           Mark
                                                   1             1           1           Space
                                                  Reset to 000b.
               6         Transmission     RW      0b: No transmit break condition
                         Break                    1b: Force the transmitter output to a space for alerting the remote
                                                      receiver of a line break condition.
                                                  Reset to 0b.
               7         Divisor Latch    RW      0b: Data registers are selected
                         Enable                   1b: Divisor latch registers are selected
                                                  Reset to 0b.
PI7C8952                                      Page 40 of 69                                                  January 2019
Document Number DS40347 Rev 3-2              www.diodes.com                                              © Diodes Incorporated


                                                                                                            PI7C8952
7.3.7.   MODEM CONTROL REGISTER – OFFSET 04h
               BIT       FUNCTION          TYPE    DESCRIPTION
               0         DTR Pin Control   RW      0b: Forces DTR output high
                                                   1b: Forces DTR output low
                                                   Reset to 0b.
               1         RTS Pin Control   RW      0b: Forces RTS output high
                                                   1b: Forces RTS output low
                                                   Reset to 0b.
               2         Output 1          RW      When the Internal Loopback Mode is enabled by setting Modem
                                                   Control Register Bit[4], output of the Output1 is routed to RI.
                                                   Reset to 0b.
               3         Output 2          RW      When the Internal Loopback Mode is enabled by setting Modem
                                                   Control Register Bit[4], output of the Output2 is routed to DCD.
                                                   Reset to 0b.
               4         Internal Loopback RW      0b: Disables Internal Loopback Mode
                         Mode                      1b: Enables Internal Loopback Mode
                                                   Reset to 0b.
               5         AFE               RW      Autoflow Control Enable. When the AFE is enabled, autoflow control
                                                   is enabled. When it is disabled, the diagnostic mode is enabled. In the
                                                   diagnostic mode, transmitted data is immediately received.
                                                   When AFE is set to “1”, MCR Bit 1 is used to enable and disable the
                                                   auto-RTS.
                                                     MCR Bit 5       MCR Bit 1        Configuration
                                                     (AFE)           (RTS)
                                                     1               1                Auto-RTS and auto-CTS are
                                                                                      enabled (autoflow control
                                                                                      enabled).
                                                     1               0                Only auto-CTS is enabled.
                                                     0               x                Auto-RTS and auto-CTS are
                                                                                      disabled.
                                                   Reset to 0b.
               6         IrDA Mode         RW      IrDA Mode Enable.
                                                   1b: Enables IrDA mode.
                                                   0b: Disables IrDA mode.
                                                   Reset to ENIR pin input.
               7         Enhanced          RW      0b: Insert 1, 1.5 or 2 stop-bits between two transmitted characters.
                         Transmission              1b: Insert 0.5 stop-bits between two transmitted characters.
                                                   Note: Enabling feature may result in certain compatibility issues. This
                                                   feature is only recommended when using two Pericom UART devices.
                                                   Reset to 0b.
7.3.8.   LINE STATUS REGISTER – OFFSET 05h
               BIT       FUNCTION          TYPE    DESCRIPTION
               0         Rx Data Available RO      0b: No data in the receive FIFO
                                                   1b: Data in the receive FIFO
                                                   Reset to 0b.
               1         Rx FIFO Overrun   RO      0b: No overrun error
                                                   1b: Overrun error
                                                   Reset to 0b.
PI7C8952                                       Page 41 of 69                                                January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                            © Diodes Incorporated


                                                                                                         PI7C8952
               BIT       FUNCTION        TYPE    DESCRIPTION
               2         Rx Parity Error RO      0b: No parity error
                                                 1b: Parity error
                                                 Reset to 0b.
               3         Rx Frame Error  RO      0b: No framing error
                                                 1b: Framing error
                                                 Reset to 0b.
               4         Rx Break Error  RO      0b: No break condition
                                                 1b: Break condition
                                                 Reset to 0b.
               5         Tx Empty        RO      0b: Tx Holding Register is not empty.
                                                 1b: Tx Holding Register is empty.
                                                 Reset to 0b.
               6         Tx Complete     RO      0b: Tx Shift Register is not empty.
                                                 1b: Tx Shift Register is empty.
                                                 Reset to 0b.
               7         Rx Data Error   RO      0b: No Rx FIFO error
                                                 1b: Rx FIFO error
                                                 Reset to 0b.
7.3.9.   MODEM STATUS REGISTER – OFFSET 06h
               BIT       FUNCTION        TYPE    DESCRIPTION
               0         Delta CTS       RO      0b: No change in CTS input.
                                                 1b: Indicates the CTS input has changed state.
                                                 This bit is read-clear.
                                                 Reset to 0b.
               1         Delta DSR       RO      0b: No change in DSR input.
                                                 1b: Indicates the DSR input has changed state.
                                                 This bit is read-clear.
                                                 Reset to 0b.
               2         Delta RI        RO      0b: No change in RI input
                                                 1b: Indicates the RI input has changed state from the logic 0 to the
                                                     logic 1.
                                                 This bit is read-clear.
                                                 Reset to 0b.
               3         Delta DCD       RO      0b: No change in DCD input
                                                 1b: Indicates the DCD input has changed state.
                                                 This bit is read-clear.
                                                 Reset to 0b.
               4         CTS             RO      0b: The CTS input state is the logic 0
                                                 1b: The CTS input state is the logic 1
                                                 Reset to 0b.
               5         DSR             RO      0b: The DSR input state is the logic 0
                                                 1b: The DSR input state is the logic 1
                                                 Reset to 0b.
               6         RI              RO      The input state of RI pin
                                                 Reset to 0b.
               7         DCD             RO      The input state of DCD pin
                                                 Reset to 0b.
PI7C8952                                     Page 42 of 69                                               January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                                           © Diodes Incorporated


                                                                                                          PI7C8952
7.3.10. SPECIAL FUNCTION REGISTER – OFFSET 07h
               BIT       FUNCTION           TYPE   DESCRIPTION
               0         Force Transmission RW     Forces transmitter to always to transmit data.
                                                   1b: Enabled
                                                   0b: Disabled
                                                   Reset to 0b.
               1         Auto DSR and       RW     Auto DSR and DTR flow control enable
                         DTR Flow Control
                                                   1b: Enables DSR and DTR auto flow control
                                                   0b: Disables DSR and DTR auto flow control
                                                   Reset to 0b.
               2         Auto RS-485        RW     Auto RS-485 half-duplex direction control mode enable
                                                   1b: Enables RS-485 half-duplex direction control mode
                                                   0b: Disables RS-485 half-duplex direction control mode
                                                   Reset to inversed EN485n pin input.
               3         IrDA Invert        RW     Infrared RX input logic select
                                                   1b: RX input active LOW (Invert mode)
                                                   0b: RX input active HIGH (Normal mode)
                                                   Reset to 0b.
               4         Xon Any Mode       RW     Xon Any mode enable
                                                   1b: Enables Xon Any mode
                                                   0b: Disables Xon Any mode
                                                   Reset to 0b.
               5         950 Mode           RW     1b: Enables 950 mode
                                                   0b: Non-950 mode
                                                   Reset to 0b.
               6         RFD / LSR          RW     RFD or LSR counter register select
                         Counter Select
                                                   1b: OFFSET 15 bit[7:0] acts as the Line Status Register Counter
                                                   0b: OFFSET 15 bit[7:0] acts as the Receive FIFO Data Counter
                                                   Reset to 0b.
               7         TFD / SCR Select   RW     TFD or SCR register select
                                                   1b: OFFSET 16 bit[7:0] acts as the Transmit FIFO Data Counter
                                                   0b: OFFSET 16 bit[7:0] acts as the Sample Clock Register
                                                   Reset to 0b.
7.3.11. DIVISOR LATCH LOW REGISTER – OFFSET 08h
               BIT       FUNCTION           TYPE   DESCRIPTION
               7:0       Divisor Low        RW     Lower-part of the divisor register
                                                   Reset to 00h.
7.3.12. DIVISOR LATCH HIGH REGISTER – OFFSET 09h
               BIT       FUNCTION           TYPE   DESCRIPTION
               7:0       Divisor High       RW     Higher-part of the divisor register
                                                   Reset to 00h.
PI7C8952                                       Page 43 of 69                                              January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                          © Diodes Incorporated


                                                                                                            PI7C8952
7.3.13. ENHANCED FUNCTION REGISTER – OFFSET 0Ah
               BIT       FUNCTION          TYPE   DESCRIPTION
               1:0       In-Band Receive   RW     When in-band receive flow control is enabled, the UART compares the
                         Flow Control Mode        received data with the programmed XOFF character(s). When this
                                                  occurs, the UART will disable transmission as soon as any current
                                                  character transmission is complete. The UART then compares the
                                                  received data with the programmed XON character(s). When a match
                                                  occurs, the UART will re-enable transmission (see section 7.11.6).
                                                  00b: In-band receive flow control is disabled.
                                                  01b: Single character in-band receive flow control enabled,
                                                        recognising XON2 as the XON character and XOFF2 as the
                                                        XOFF character.
                                                  10b: Single character in-band receive flow control enabled,
                                                        recognising XON1 as the XON character and XOFF1 and the
                                                        XOFF character.
                                                  11b: The behavior of the receive flow control is dependent on the
                                                        configuration of EFR[3:2]. Single character in-band receive flow
                                                        control is enabled, accepting XON1 or XON2 as valid XON
                                                        characters and XOFF1 or XOFF2 as valid XOFF characters when
                                                        EFR[3:2] = “01” or “10”. EFR[1:0] should not be set to “11”
                                                        when EFR[3:2] is ‘00’.
                                                  Reset to 00b.
               3:2       In-Band Transmit  RW     When in-band transmit flow control is enabled, XON/XOFF character
                         Flow Control Mode        are inserted into the data stream whenever the
                                                  RFL passes the upper trigger level and falls below the lower trigger
                                                  level respectively. For automatic in-band flow control, bit 4 of EFR
                                                  must be set. The combinations of software transmit flow control can
                                                  then be selected by programming EFR[3:2] as follows.
                                                  00b: In-band transmit flow control is disabled logic.
                                                  01b: Single character in-band transmit flow control enabled, using
                                                        XON2 as the XON character and XOFF2 as the XOFF character.
                                                  10b: Single character in-band transmit flow control enabled, using
                                                        XON1 as the XON character and XOFF1 as the XOFF character.
                                                  11b: The value EFR[3:2] = “11” is reserved for future use and should
                                                        not be used
                                                  Reset to 00b.
               4         Enhanced Mode     RW     0b: Non-Enhanced mode.
                                                  1b: Enhanced mode. Enables the Enhanced Mode functions. If
                                                       use addition function except 16550 mode.
                                                  Reset to 0b.
               5         Special Character RW     0b: Special character detection is disabled.
                         Detection Enable         1b: While in Enhanced mode (EFR[4]=1), the UART compares
                                                       the incoming receiver data with the XOFF1 or XOFF2 value and
                                                       interrupt will be asserted.
                                                  If In-Band Flow Control is enabled, this bit must be set to ‘1’.
                                                  Reset to 0b.
               6         Automatic RTS     RW     0b: RTS flow control is disabled.
                         Flow Control             1b: RTS flow control is enabled in Enhanced mode (i.e. EFR[4]
                         Enable                        = 1), where the RTS# pin will be forced inactive high if the RFL
                                                       reaches the upper flow control threshold. This will be
                                                       released when the RFL drops below the lower threshold. 650 and
                                                       950-mode drivers should use different threshold level.
                                                  Reset to 0b.
               7         Automatic CTS     RW     0b: CTS flow control is disabled (default).
                         Flow Control             1b: CTS flow control is enabled in Enhanced mode (i.e. EFR[4]
                         Enable                        = 1), where the data transmission is prevented whenever the CTS#
                                                       pin is held inactive high. 650 and 950-mode drivers should use
                                                       different threshold level.
PI7C8952                                      Page 44 of 69                                                January 2019
Document Number DS40347 Rev 3-2              www.diodes.com                                            © Diodes Incorporated


                                                                                                                  PI7C8952
               BIT       FUNCTION          TYPE    DESCRIPTION
                                                   Reset to 0b.
7.3.14. XON SPECIAL CHARACTER 1 – OFFSET 0Bh
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       XON1              RW      Xon character 1.
                                                   Reset to 00h.
7.3.15. XON SPECIAL CHARACTER 2 – OFFSET 0Ch
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       XON2              RW      Xon character 2.
                                                   Reset to 00h.
7.3.16. XOFF SPECIAL CHARACTER 1 – OFFSET 0Dh
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       XOFF1             RW      Xoff character 1.
                                                   Reset to 00h.
7.3.17. XOFF SPECIAL CHARACTER 2 – OFFSET 0Eh
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       XOFF2             RW      Xoff character 2.
                                                   Reset to 00h.
7.3.18. ADVANCE CONTROL REGISTER – OFFSET 0Fh
               BIT       FUNCTION          TYPE    DESCRIPTION
               0         Transmitter       RO      Indicates current transmitter terminate condition. If transmitter is
                         Terminate                 disabled by remote terminate, the condition can be shown by this bit.
                         Condition
                                                   1b: Disabled by remote terminate.
                                                   0b: The transmitter can transmit data normally.
                                                   Reset to 0b.
               1         Remote TX Disable RO      Remote TX Disable.
                                                   1b: If transmitter has sent XOFF message or RTS message, then DTR
                                                        is inactive, and then it is enabled.
                                                   0b: otherwise
                                                   Reset to 0b.
               2         Xon/Xoff Detect   RO      When receiving a XON/XOFF character from a remote transmitter,
                                                   this bit is set to ‘1’. Otherwise, this bit is set to ‘0’.
                                                   The bit is read-clear.
                                                   If the Xoff/Special Character Interrupt is enabled, the Xoff Detect
                                                   status is also reflected in the Interrupt Status Register (Priority Level
                                                   6).
                                                   1b: Event true
                                                   0b: Event false
                                                   Reset to 0b.
PI7C8952                                       Page 45 of 69                                                      January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                                  © Diodes Incorporated


                                                                                                             PI7C8952
               BIT       FUNCTION          TYPE    DESCRIPTION
               3         Special Character RO      When detecting the special characters from a remote transmitter, this
                         Detect                    bit is set to ‘1’. Otherwise, this bit is set to ‘0’.
                                                   The bit is read-clear.
                                                   If the Xoff/Special Character Interrupt is enabled, the status is also
                                                   reflected in the Interrupt Status Register (Priority Level 6).
                                                   1b: Event true
                                                   0b: Event false
                                                   Reset to 0b.
               4         Xon Detect        RO      When receiving a XON character from a remote transmitter, this bit is
                                                   set to ‘1’. Otherwise, this bit is set to ‘0’.
                                                   The bit is read-clear.
                                                   1b: Event true
                                                   0b: Event false
                                                   Reset to 0b.
               5         Xoff Detect       RO      When receiving a XOFF character from a remote transmitter, this bit is
                                                   set to ‘1’. Otherwise, this bit is set to ‘0’.
                                                   The bit is read-clear.
                                                   1b: Event true
                                                   0b: Event false
                                                   Reset to 0b.
               7:6       Reserved          RO      Reset to 00b.
7.3.19. TRANSMIT INTERRUPT TRIGGER LEVEL – OFFSET 10h
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       TTL               RW      Transmitter Interrupt Trigger Level.
                                                   Reset to 00h.
7.3.20. RECEIVE INTERRUPT TRIGGER LEVEL – OFFSET 11h
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       RTL               RW      Receiver Interrupt Trigger Level.
                                                   Reset to 00h.
7.3.21. FLOW CONTROL LOW TRIGGER LEVEL – OFFSET 12h
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       FCL               RW      Automatic Flow Control Low Trigger Level.
                                                   Reset to 00h.
7.3.22. FLOW CONTROL HIGH TRIGGER LEVEL – OFFSET 13h
               BIT       FUNCTION          TYPE    DESCRIPTION
               7:0       FCH               RW      Automatic Flow Control High Trigger Level.
                                                   Reset to 00h.
PI7C8952                                       Page 46 of 69                                                 January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                                             © Diodes Incorporated


                                                                                                              PI7C8952
7.3.23. CLOCK PRESCALE REGISTER – OFFSET 14h
                 BIT       FUNCTION           TYPE    DESCRIPTION
                 2:0       CPRN               RW      N number in calculating the Prescaler, which is used to generate the
                                                      Baud Rate.
                                                      Reset to 000b.
                 7:3       CPRM               RW      M number in calculating the Prescaler, which is used to generate the
                                                      Baud Rate.
                                                      It is recommended that the value of the CPRM be set to “00001” or
                                                      “00010”.
                                                      Reset to 00001b.
7.3.24. RECEIVE FIFO DATA COUNTER – OFFSET 15h, SFR[6] = 0
The function of this register is selected by the Special Function Register (Offset 07h) bit 6. When SFR[6]
is set to ‘1’, this register functions as the Receive FIFO Data Counter. Otherwise, it functions as the Line
Status Register Counter.
                 BIT       FUNCTION           TYPE    DESCRIPTION
                 7:0       Receive FIFO Data  RO      The Receive FIFO Data Counter indicates the amount of data in the
                           Counter                    Receive FIFO.
                                                      Reset to 00h.
7.3.25. LINE STATUS REGISTER COUNTER – OFFSET 15h, SFR[6] = 1
                 BIT       FUNCTION           TYPE    DESCRIPTION
                 7:0       Line Status        RO      The Line Status Register Counter indicates the amount of data in the
                           Register Counter           LSR.
                                                      Reset to 00h.
7.3.26. TRANSMIT FIFO DATA COUNTER – OFFSET 16h, SFR[7] = 1
The function of this register is selected by the Special Function Register (Offset 07h) bit 7. When SFR[7]
is set to ‘1’, this register functions as the Transmit FIFO Data Counter. Otherwise, it functions as the
Sample Clock Register.
                 BIT       FUNCTION           TYPE    DESCRIPTION
                 7:0       Transmit FIFO      RO      The Transmit FIFO Data Counter indicates the amount of data in the
                           Data Counter               Transmit FIFO.
                                                      Reset to 00h.
7.3.27. SAMPLE CLOCK REGISTER – OFFSET 16h, SFR[7] = 0
                 BIT       FUNCTION           TYPE    DESCRIPTION
                 3:0       Sample Clock       RW      This register determines the Sample Clock value (SC) used in the
                                                      Baud Rate Generator. Please refer to 5.2.12 Baud Rate Generation for
                                                      more detail
                                                        0000b: SC = 16       0101b: SC = 11        1010b: SC = 6
                                                        0001b: SC = 15       0110b: SC = 10        1011b: SC = 5
                                                        0010b: SC = 14       0111b: SC = 9         1100b: SC = 4
                                                        0011b: SC = 13       1000b: SC = 8         Other settings are
                                                        0100b: SC = 12       1001b: SC = 7         reserved.
                                                      Reset to 0h.
                 7:4       Reserved           RO      Reset to 0h.
PI7C8952                                          Page 47 of 69                                               January 2019
Document Number DS40347 Rev 3-2                  www.diodes.com                                          © Diodes Incorporated


                                                                                                   PI7C8952
7.3.28. GLOBAL LINE STATUS REGISTER – OFFSET 17h
               BIT       FUNCTION           TYPE    DESCRIPTION
               0         RX Data Available  RO      0b: No data in the receive FIFO
                                                    1b: Data in the receive FIFO
                                                    Reset to 0b.
               1         RX FIFO Overrun    RO      0b: No overrun error
                                                    1b: Overrun error
                                                    Reset to 0b.
               2         RX Parity Error    RO      0b: No parity error
                                                    1b: Parity error
                                                    Reset to 0b.
               3         RX Frame Error     RO      0b: No framing error
                                                    1b: Framing error
                                                    Reset to 0b.
               4         RX Break Error     RO      0b: No break condition
                                                    1b: Break condition
                                                    Reset to 0b.
               5         TX Empty           RO      0b: Tx Holding Register is not empty.
                                                    1b: Tx Holding Register is empty.
                                                    Reset to 0b.
               6         TX Complete        RO      0b: Tx Shift Register is not empty.
                                                    1b: Tx Shift Register is empty.
                                                    Reset to 0b.
               7         RX Data Error      RO      0b: No Rx FIFO error
                                                    1b: Rx FIFO error
                                                    Reset to 0b.
7.3.29. GLOBAL INTERRUPT ENABLE REGISTER – OFFSET 18h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       Enable Channel 0-7 RW      1b: INT enable
                         Interrupt
                                                    Reset to FFh.
7.3.30. GLOBAL INTERRUPT STATUS REGISTER – OFFSET 19h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       Channel 0-7        RO      1b: INT is pending
                         Interrupt Status
                                                    Reset to 00h
7.3.31. TX OVERRUN REGISTER – OFFSET 1Ah
               BIT       FUNCTION           TYPE    DESCRIPTION
               6:0       Reserved           RO      Reset to 00h
               7         TX Overrun Index   RO      This bit set indicates TX has ever overrun
                                                    Reset to 0b
PI7C8952                                        Page 48 of 69                                      January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                  © Diodes Incorporated


                                                                                                   PI7C8952
7.3.32. RX OVERRUN REGISTER – OFFSET 1Bh
               BIT       FUNCTION           TYPE    DESCRIPTION
               3:0       Reserved           RO      Reset to 0h
               4         TX Overrun Index   RO      This bit set indicates RX has ever overrun
                                                    Reset to 0b
               7:5       Reserved           RO      Reset to 000b
7.3.33. INTERRUPT STATUS REGISTER – OFFSET 1Ch
               BIT       FUNCTION           TYPE    DESCRIPTION
               0         Reserved           RO
                                                    Reset to 0b.
               1         RX Error Interrupt RO      0b: No RX error interrupt pending
                                                    1b: RX error interrupt pending
                                                    Reset to 0b.
               2         RX Ready Interrupt RO      0b: No RX ready interrupt pending
                                                    1b: RX ready interrupt pending
                                                    Reset to 0b.
               3         RX Timeout         RO      0b: No RX timeout interrupt pending
                         Interrupt                  1b: RX timeout interrupt pending
                                                    Reset to 0b.
               4         THR Empty          RO      0b: No THR empty interrupt pending
                         Interrupt                  1b: THR empty interrupt pending
                                                    Reset to 0b.
               5         Modem Interrupt    RO      0b: No Modem interrupt pending
                                                    1b: Modem interrupt pending
                                                    Reset to 0b.
               6         Xoff Interrupt     RO      0b: No Xoff interrupt pending
                                                    1b: Xoff interrupt pending
                                                    Reset to 0b.
               7         RTS/CTS Interrupt  RO      0b: No RTS/CTS interrupt pending
                                                    1b: RTS/CTS interrupt pending
                                                    Reset to 0b.
7.3.34. RX FIFO COUNTER – OFFSET 1Dh
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       RX FIFO Counter    RO      RX FIFO Counter
                                                    Reset to 00h
7.3.35. TX FIFO COUNTER – OFFSET 1Eh
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       TX FIFO Counter    RO      TX FIFO Counter
                                                    Reset to 00h
7.3.36. FCR MIRROR REGISTER – OFFSET 1Fh
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       Mirror of FCR set  RO      Read of the FCR register setting
                                                    Reset to 00h
PI7C8952                                        Page 49 of 69                                      January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                  © Diodes Incorporated


                                                                                                     PI7C8952
7.3.37.   USER DEFINED TIMEOUT COUNTER REGISTER-1 – OFFSET 20h
                BIT       FUNCTION            TYPE    DESCRIPTION
                7:0       TIMEOUT_REG[7:0]   RW       User defined timeout counter register LSB
                                                      Reset to 00h
7.3.38.   USER DEFINED TIMEOUT COUNTER REGISTER-2 – OFFSET 21h
                BIT       FUNCTION             TYPE    DESCRIPTION
                6:0       TIMEOUT_REG[14:8]   RW       User defined timeout counter register MSB
                7         Reserved            RO
                                                       Reset to 00h
7.3.39.   USER DEFINED TRIGGER LEVEL REGISTER – OFFSET 22h
                BIT       FUNCTION          TYPE    DESCRIPTION
                7:0       RXTH_REG[7:0]     RW      User defined trigger level
                                                    Reset to 00h
7.3.40.   USER DEFINED REGISTER ENABLE – OFFSET 23h
                BIT       FUNCTION           TYPE     DESCRIPTION
                0         TIMEOUT_EN_REG     RW       User defined timeout register enable
                1         RXTH_EN_REG        RW       User defined trigger level register enable
                7:2       Reserved
                                                      Reset to 00h
7.3.41.   TX IDLE COUNTER REGISTER– OFFSET 24h
                BIT       FUNCTION           TYPE     DESCRIPTION
                7:0       TX Idle Counter    RW       User defined TX idle counter
                                                      Reset to 00h
7.3.42.   TX IDLE ENABLE REGISTER– OFFSET 25h
                BIT       FUNCTION           TYPE     DESCRIPTION
                0         TX Idle Enable     RW       1b: Enable TX idle
                                                      Reset to 1b
                1         RX Timeout Enable  RW       1b: Enable RX timeout
                                                      Reset to 1b
                6:2       Reserved           RO       Reset to 00h
7.3.43.   SPECIAL CHARACTER 1 REGISTER– OFFSET 28h
                BIT       FUNCTION           TYPE     DESCRIPTION
                7:0       SPCH1              RW       The number 1 special character register
                                                      Reset to 00h
 PI7C8952                                       Page 50 of 69                                        January 2019
 Document Number DS40347 Rev 3-2               www.diodes.com                                    © Diodes Incorporated


                                                                                                     PI7C8952
7.3.44.   SPECIAL CHARACTER 2 REGISTER– OFFSET 29h
                BIT       FUNCTION     TYPE    DESCRIPTION
                7:0       SPCH2        RW      The number 2 special character register
                                               Reset to 00h
7.3.45.   SPECIAL CHARACTER 3 REGISTER– OFFSET 2Ah
                BIT       FUNCTION     TYPE    DESCRIPTION
                7:0       SPCH3        RW      The number 3 special character register
                                               Reset to 00h
7.3.46.   SPECIAL CHARACTER 4 REGISTER– OFFSET 2Bh
                BIT       FUNCTION     TYPE    DESCRIPTION
                7:0       SPCH4        RW      The number 4 special character register
                                               Reset to 00h
7.3.47.   SPECIAL CHARACTER ENABLE / CLEAR REGISTER– OFFSET 2Ch
                BIT       FUNCTION     TYPE    DESCRIPTION
                3:0       SPCH_EN      RW      Enable special character register 1-4
                7:4       SPCH_CLR     RW      Clear special character register 1-4
                                               Reset to 00h
7.3.48.   FLASH LSR/TX_EMPTY INTERRUPT REGISTER– OFFSET 2Dh
                BIT       FUNCTION     TYPE    DESCRIPTION
                0         TX_EMPTY_EN  RW      When set, TX FIFO empty interrupt is enabled
                                               Reset to 1b
                1         FLASH_LSR_EN RW      When set, LSR FIFO is read following the DATA FIFO reading
                                               Reset to 1b
                7:2       Reserved     RO      Reset to 00h
7.3.49.   IN BAND TRANSMIT FLOW CONTROL REGISTER– OFFSET 2Eh
                BIT       FUNCTION     TYPE    DESCRIPTION
                0         IN BAND CTL  RW      When set, In band transmit turn off to enable send XON
                                               Reset to 1b
                7:1       Reserved     RO      Reset to 00h
7.3.50.   ADVANCE CONTROL REGISTER– OFFSET 2Fh
                BIT       FUNCTION     TYPE    DESCRIPTION
                0         RX Disable   RW      When set, receiver be disabled
                                               Reset to 0b
                1         TX Disable   RW      When set, transmitter be disabled
                                               Reset to 0b
                3:2       Reserved     RO      Reset to 00b
                4         IrDA 1.1     RW      IrDA 1.1 fast mode enable when set
                                               Reset to 0b
 PI7C8952                                Page 51 of 69                                               January 2019
 Document Number DS40347 Rev 3-2        www.diodes.com                                           © Diodes Incorporated


                                                                                                                 PI7C8952
               BIT       FUNCTION               TYPE     DESCRIPTION
               5         RS-485 CTL            RW        Auto RS-485 direction control polarity inversion
                                                         1b: RTS# output is LOW when transmitting and HIGH when
                                                         receiving
                                                         0b: RTS# output is HIGH when transmitting and LOW when
                                                         receiving
                                                         Reset to 0b
               6         RS-485 9-bit          RW        When set, enable RS-485 9-bit mode
                                                         Reset to 0b
               7         Reserved              RO        Reset to 0b
7.3.51. RECEIVE FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh
               BIT       FUNCTION             TYPE     DESCRIPTION
               7:0       Receive FIFO Data    RO       This register is used to map RX FIFO data content.
                                                       Reset to 00h.
7.3.52. TRANSMIT FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh
               BIT       FUNCTION             TYPE     DESCRIPTION
               7:0       Transmit FIFO        WO       This register is used to map TX FIFO to memory space.
                         Data
                                                       Reset to 00h.
7.3.53. LINE STATUS FIFO REGISTERS –OFFSET 180h ~ 1FFh
               BIT       FUNCTION             TYPE     DESCRIPTION
               7:0       Line Status FIFO     RO       This register is used to map FIFO data relative LSR content.
                                                       Reset to 00h.
The Device Configuration Registers Accessible Channle-0 Only
7.3.54. GLOBAL INTERRUPT REGISTERS 0 –OFFSET 40h
               BIT       FUNCTION             TYPE     DESCRIPTION
               7:0       Interrupt Status     RO       This register shows individual interrupt status for each channel
                                                       Reset to 00h.
                 INT0[7]      INT0[6]      INT0[5]      INT0[4]         INT0[3]       INT0[2]         INT0[1]          INT0[0]
                Reserved      Reserved    Reserved     Reserved        Reserved       Reserved       Reserved         Reserved
7.3.55. GLOBAL INTERRUPT REGISTERS 1 –OFFSET 41h
               BIT       FUNCTION             TYPE     DESCRIPTION
               7:0       Interrupt Status     RO       This register shows encoded interrupt indicator
                                                       (3-bits per channel)
                                                       Reset to 00h.
PI7C8952                                           Page 52 of 69                                                 January 2019
Document Number DS40347 Rev 3-2                  www.diodes.com                                              © Diodes Incorporated


                                                                                                                 PI7C8952
7.3.56. GLOBAL INTERRUPT REGISTERS 2 –OFFSET 42h
               BIT        FUNCTION              TYPE        DESCRIPTION
               7:0        Interrupt Status      RO          This register shows encoded interrupt indicator
                                                            (3-bits per channel)
                                                            Reset to 00h.
7.3.57. GLOBAL INTERRUPT REGISTERS 3 –OFFSET 43h
               BIT        FUNCTION              TYPE        DESCRIPTION
               7:0        Interrupt Status      RO          This register shows encoded interrupt indicator
                                                            (3-bits per channel)
                                                            Reset to 00h.
                 INT1[7]       INT1[6]     INT1[5]       INT1[4]        INT1[3]      INT1[2]     INT1[1]    INT1[0]
                 Reserved      Reserved    CH-1[2]       CH-1[1]        CH-1[0]      CH-0[2]     CH-0[1]    CH-0[0]
                 INT2[7]       INT2[6]     INT2[5]       INT2[4]        INT2[3]      INT2[2]     INT2[1]    INT2[0]
                 Reserved      Reserved    Reserved      Reserved      Reserved     Reserved    Reserved    Reserved
                 INT3[7]       INT3[6]     INT3[5]       INT3[4]        INT3[3]      INT3[2]     INT3[1]    INT3[0]
                 Reserved      Reserved    Reserved      Reserved      Reserved     Reserved    Reserved    Reserved
                Priority  Bit[2]    Bit[1]  Bit[0]   Interrupt Source And Clearing
                   X        0          0      0      None or wake-up indicator
                   1        0          0      1      RX line status
                   2        0          1      0      RX time-out
                   3        0          1      1      THR or TSR empty
                   4        1          0      0      MSR, RTS/CTS or DTR/DSR Delta, Xoff/Xon or Special
                                                     Character detected
                   5        1          0      1      Reserved
                   6        1          1      0      GPIO pin(s), shows up on channel_0 only
                   7        1          1      1      TIMER time-out, shows up on channel_0 only
7.3.58. TIMER CONTROL REGISTER –OFFSET 44h
               BIT        FUNCTION              TYPE        DESCRIPTION
               0          Interrupt Enable      RW          Enable timer interrupt
                                                            1b: Enables timer interrupt
                                                            0b: Disables timer interrupt
                                                            Reset to 0b.
               1          Start Timer           RW          Timer start when set
                                                            Reset to 0b.
               2          Function Select       RW          Timer control function select
                                                            Reset to 0b.
               3          Clock Source          RW          Select Clock Source
                                                            Reset to 0b.
               7:4        Reserved              RO          Reset to 0h.
                     TIMER_CTL[3:0]             Timer Control Commands Decode
                            0001                Enable timer interrupt
                            0010                Disable timer interrupt
                            0011                Select one-shot mode
                            0100                Select re-trigger mode
                            0101                Select internal clock source for the timer
PI7C8952                                             Page 53 of 69                                               January 2019
Document Number DS40347 Rev 3-2                    www.diodes.com                                            © Diodes Incorporated


                                                                                                    PI7C8952
                           0110          Select external clock source for the timer
                           0111          Reserved
                           1000          Reserved
                           1001          Start timer
                           1010          Stop timer
                           1011          Reset timer
                        1100-1111        Reserved
7.3.59. TIMER/COUNTER LATCH LSB REGISTER –OFFSET 46h
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       Timer/Counter   RW          LSB bits of timer/counter
                         LSB
                                                     Reset to 00h.
7.3.60. TIMER/COUNTER LATCH MSB REGISTER –OFFSET 47h
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       Timer/Counter   RW          MSB bits of timer/counter
                         MSB
                                                     Reset to 00h.
7.3.61. SOFTWARE RESET REGISTER –OFFSET 4Ah
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       UART Reset      WOS         Individual UART channel reset enable.
                                                     1b: UART reset
                                                     0b: Normal
                                                     Reset to 00h.
7.3.62. SLEEP MODE CONTROL REGISTER –OFFSET 4Bh
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       UART Reset      RW          Individual enable UART channel sleep mode.
                                                     1b: UART channel sleep mode enable
                                                     0b: Disables UART channel sleep mode
                                                     Reset to 00h.
7.3.63. DEVICE REVISION REGISTER –OFFSET 4Ch
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       Device Revision RO          Revision number of PI7C8952
                                                     Reset to 01h.
7.3.64. DEVICE IDENTIFICATION REGISTER –OFFSET 4Dh
               BIT       FUNCTION        TYPE        DESCRIPTION
               7:0       Device ID       RO          The device ID for PI7C8952
                                                     Reset to 58h.
PI7C8952                                       Page 54 of 69                                        January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                                      © Diodes Incorporated


                                                                                                           PI7C8952
7.3.65. SIMULTANEOUS CONFIGURATION ALL UART REGISTER –OFFSET 4Eh
               BIT       FUNCTION           TYPE    DESCRIPTION
               0         Simultaneous       RW      When set, enable write to all UART channels
                         Configuration All
                         UART                       Reset to 0b.
               7:1       Reserved           RO      Reset to 00h
7.3.66. GENERALPURPOSE IO INTERRUPT MASK REGISTER –OFFSET 4Fh
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       GPIO Interrupt     RW      When set, the input status change interrupt enable
                         Mask
                                                    Reset to 00h.
7.3.67. GENERALPURPOSE IO OUTPUT LEVEL CONTROL REGISTER –OFFSET 50h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       GPIO Output Level  RW      GPIO output level control:
                         Control
                                                    0b: output LOW
                                                    1b: output HIGH
                                                    Reset to 00h.
7.3.68. GENERALPURPOSE IO OUTPUT STATE CONTROL REGISTER –OFFSET 51h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       GPIO Output State  RW      GPIO output state control:
                         Control
                                                    0b: output normal
                                                    1b: tri-state
                                                    Reset to 00h.
7.3.69. GENERALPURPOSE IO INPUT POLARITY SELECT REGISTER –OFFSET 52h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       GPIO Input         RW      Select GPIO input polarity:
                         Polarity
                                                    0b: input normal
                                                    1b: invert the input in logic
                                                    Reset to 00h.
7.3.70. GENERALPURPOSE IO SELECT REGISTER –OFFSET 53h
               BIT       FUNCTION           TYPE    DESCRIPTION
               7:0       GPIO In/Out Select RW      Select GPIO pin IN/OUT direction:
                                                    0b: input
                                                    1b: output
                                                    Reset to 00h.
PI7C8952                                        Page 55 of 69                                              January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                                          © Diodes Incorporated


                                                                                                 PI7C8952
8. EEPROM INTERFACE
An external 93C46 EEPROM is only used to store the vendor’s ID and model number, and the
sub-vendor’s ID and product model number. This information is only used with the plug-and-play auto
configuration of the PCI local bus. These data provide automatic hardware installation onto the PCI bus.
The EEPROM interface consists of 4 signals, EEDI, EEDO, EECS, and EECK. The EEPROM is not
needed when auto configuration is not required in the application. However, if your design requires
non-volatile memory for other purpose, it is possible to store and retrieve data on the EEPROM through a
special PCI device configuration register.
8.1.      EEPROM MODE AT RESET
During a reset, the device will automatically load the information/data from the EEPROM if the automatic
load condition is met. The first offset in the EEPROM contains a signature. If the signature is recognized,
the auto load initiates right after the reset.
8.2.      EEPROM SPACE ADDRESS MAP AND DESCRIPTION
        EEPROM        PCI REGISTER OFFSET           DEFAULT    DESCRIPTION
        ADDRESS                                       Value
        00h                                           A868h    Check Code
        02h           Offset 00h bit[15:0]            12D8h    Vendor ID
        04h           Offset 00h bit[31:16]           8952h    Device ID
        06h           Offset 2Ch bit[15:0]            0000h    Subsytem Vendor ID
        08h           Offset 2Ch bit[31:16]           0000h    Subsytem ID
        0Ah           Offset 08h bit[7:0]              00h     Revision ID
        0Ch                                           FFFFh    Stop Code
PI7C8952                                         Page 56 of 69                                   January 2019
Document Number DS40347 Rev 3-2                 www.diodes.com                               © Diodes Incorporated


                                                   PI7C8952
9. ELECTRICAL SPECIFICATION
PI7C8952                         Page 57 of 69     January 2019
Document Number DS40347 Rev 3-2 www.diodes.com © Diodes Incorporated


                                                   PI7C8952
PI7C8952                         Page 58 of 69     January 2019
Document Number DS40347 Rev 3-2 www.diodes.com © Diodes Incorporated


                                                   PI7C8952
PI7C8952                         Page 59 of 69     January 2019
Document Number DS40347 Rev 3-2 www.diodes.com © Diodes Incorporated


                                                   PI7C8952
PI7C8952                         Page 60 of 69     January 2019
Document Number DS40347 Rev 3-2 www.diodes.com © Diodes Incorporated


                                                                                   PI7C8952
                       Figure 9-1 Timing For External Clock Input at XTAL1 Pin
PI7C8952                                     Page 61 of 69                         January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                     © Diodes Incorporated


                                                                                     PI7C8952
             Figure 9-2 PCI Bus Configuration Space and UART Registers Read and Write
             Operation
PI7C8952                                   Page 62 of 69                             January 2019
Document Number DS40347 Rev 3-2          www.diodes.com                          © Diodes Incorporated


                                                                                 PI7C8952
                                Figure 9-3 Receive Data Burst read Operation
                             Figure 9-4 Transmit Data Burst Write Operation
PI7C8952                                        Page 63 of 69                    January 2019
Document Number DS40347 Rev 3-2                www.diodes.com                © Diodes Incorporated


                                                                              PI7C8952
                                Figure 9-5 5V PCI Bus Clock (DC to 66MHz)
PI7C8952                                        Page 64 of 69                 January 2019
Document Number DS40347 Rev 3-2                www.diodes.com             © Diodes Incorporated


                                                                               PI7C8952
                               Figure 9-6 3.3V PCI Bus Clock (DC to 66MHz)
PI7C8952                                        Page 65 of 69                  January 2019
Document Number DS40347 Rev 3-2                www.diodes.com              © Diodes Incorporated


                                                                                     PI7C8952
                           Figure 9-7 Transmit Data Interrupt at Trigger Level
                        Figure 9-8 Receive Data Ready Interrupt at Trigger Level
PI7C8952                                      Page 66 of 69                          January 2019
Document Number DS40347 Rev 3-2             www.diodes.com                       © Diodes Incorporated


                                                                                   PI7C8952
10.      PACKAGE INFORMATION
The Package of the PI7C8952 is a 100-pin LQFP. The following are the package information and
mechanical dimensions.
                                Figure 10-1 Package Outline Drawing
PI7C8952                                    Page 67 of 69                          January 2019
Document Number DS40347 Rev 3-2            www.diodes.com                      © Diodes Incorporated


                                                             PI7C8952
                                Figure 10-2 Part Marking
PI7C8952                              Page 68 of 69          January 2019
Document Number DS40347 Rev 3-2      www.diodes.com      © Diodes Incorporated


                                                                                            PI7C8952
11.      Order Information
      Part Number               Temperature Range          Package            Pb-Free & Green
      PI7C8952□FAEX             -40o to 85oC               100-pin LQFP       Yes
                                (Industrial Temperature)   14mm x 14mm
                    PI 7C 8952                  FA E X
                                                                     Tape & Reel
                                                             Pb-Fr ee and Gr een
                                                                   Pac kage Code
                                                               Blank = Standar d
                                                                        = Revision
                                                                     Devic e Type
                                                                  Devic e Number
                                                                           Family
                                                                          Per ic om
PI7C8952                                       Page 69 of 69                                January 2019
Document Number DS40347 Rev 3-2               www.diodes.com                            © Diodes Incorporated


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Diodes Incorporated:
 PI7C8952AFAEX
