vendor_name = ModelSim
source_file = 1, C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/atividade1-2/adder.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/atividade1-2/db/adder.cbx.xml
design_name = adder
instance = comp, \s~output\, s~output, adder, 1
instance = comp, \cout~output\, cout~output, adder, 1
instance = comp, \cin~input\, cin~input, adder, 1
instance = comp, \a~input\, a~input, adder, 1
instance = comp, \b~input\, b~input, adder, 1
instance = comp, \s~0\, s~0, adder, 1
instance = comp, \cout~0\, cout~0, adder, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, adder, 1
