<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_cdt_20" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 08 14 17:09:09.354" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_cdt_20.lpc" type="lpc" modified="2012 08 14 17:09:06.000"/>
		<File name="fifo_cdt_20.vhd" type="top_level_vhdl" modified="2012 08 14 17:09:06.000"/>
		<File name="fifo_cdt_20_tmpl.vhd" type="template_vhdl" modified="2012 08 14 17:09:06.000"/>
		<File name="tb_fifo_cdt_20_tmpl.vhd" type="testbench_vhdl" modified="2012 08 14 17:09:06.000"/>
  </Package>
</DiamondModule>
