Loading plugins phase: Elapsed time ==> 1s.031ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -d CY8C4A45AZI-483 -s \\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.437ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WW101-Shield.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 WW101-Shield.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Shield.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 WW101-Shield.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Shield.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 08 11:43:38 2017


======================================================================
Compiling:  WW101-Shield.v
Program  :   vpp
Options  :    -yv2 -q10 WW101-Shield.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 08 11:43:38 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WW101-Shield.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  WW101-Shield.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 08 11:43:39 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\codegentemp\WW101-Shield.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\codegentemp\WW101-Shield.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
WW101-Shield.v (line 873, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v1_30_4'.
tovif:  WW101-Shield.v:  Warning: (W5120) Attempt to connect scalar net 'Net_339' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  WW101-Shield.v:  Warning: (W5120) Attempt to connect scalar net 'Net_341' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  WW101-Shield.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 08 11:43:39 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\codegentemp\WW101-Shield.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\codegentemp\WW101-Shield.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_2
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	\CapSense:Net_147\
	\CapSense:Net_146\
	\ADC_1:Net_448\
	\ADC_1:Net_446\
	\ADC_1:Net_1002\
	\ADC_1:Net_1009\
	\ADC_1:Net_1003\
	\ADC_1:Net_1007\
	\ADC_1:Net_991\
	\ADC_1:Net_987\
	\ADC_1:Net_993\
	\ADC_1:Net_986\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_505
	Net_506
	Net_515
	Net_516
	Net_517
	Net_518
	Net_519
	Net_520
	Net_521


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \EZI2C:rx_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:sclk_s_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:mosi_s_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:miso_m_wire\ to \EZI2C:select_s_wire\
Aliasing zero to \EZI2C:select_s_wire\
Aliasing one to \EZI2C:tmpOE__sda_net_0\
Aliasing \EZI2C:tmpOE__scl_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \EZI2C:cts_wire\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_95\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_94\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_93\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_92\ to \EZI2C:select_s_wire\
Aliasing \CapSense:tmpOE__Sns_net_4\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \CapSense:tmpOE__Sns_net_3\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \CapSense:tmpOE__Sns_net_2\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \CapSense:tmpOE__Sns_net_1\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \CapSense:Net_57\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_56\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_55\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_54\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_44\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_46\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_47\ to \EZI2C:select_s_wire\
Aliasing \CapSense:Net_48\ to \EZI2C:select_s_wire\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__tia_in_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__tia_out_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing \ADC_1:Net_410\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:st_sel_1\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:st_sel_0\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:Net_412\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:Net_413\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:Net_414\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:Net_416\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:Net_431\ to \EZI2C:select_s_wire\
Aliasing \ADC_1:tmpOE__Bypass_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__therm_buff_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__therm_ref_high_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__therm_ref_middle_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__therm_ref_low_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED1_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED2_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_1:Net_75\ to \EZI2C:select_s_wire\
Aliasing \PWM_1:Net_69\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_1:Net_66\ to \EZI2C:select_s_wire\
Aliasing \PWM_1:Net_82\ to \EZI2C:select_s_wire\
Aliasing \PWM_1:Net_72\ to \EZI2C:select_s_wire\
Aliasing \PWM_2:Net_75\ to \EZI2C:select_s_wire\
Aliasing \PWM_2:Net_69\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_2:Net_66\ to \EZI2C:select_s_wire\
Aliasing \PWM_2:Net_82\ to \EZI2C:select_s_wire\
Aliasing \PWM_2:Net_72\ to \EZI2C:select_s_wire\
Aliasing \UART:select_s_wire\ to \EZI2C:select_s_wire\
Aliasing \UART:sclk_s_wire\ to \EZI2C:select_s_wire\
Aliasing \UART:mosi_s_wire\ to \EZI2C:select_s_wire\
Aliasing \UART:miso_m_wire\ to \EZI2C:select_s_wire\
Aliasing \UART:tmpOE__tx_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \UART:tmpOE__rx_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \UART:cts_wire\ to \EZI2C:select_s_wire\
Aliasing tmpOE__SW1_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__SW2_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__D0_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__D1_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__D2_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__D3_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__POT_net_0 to \EZI2C:tmpOE__sda_net_0\
Removing Lhs of wire \EZI2C:rx_wire\[3] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:Net_1170\[6] = \EZI2C:Net_847\[1]
Removing Lhs of wire \EZI2C:sclk_s_wire\[7] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:mosi_s_wire\[8] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:miso_m_wire\[9] = \EZI2C:select_s_wire\[2]
Removing Rhs of wire zero[12] = \EZI2C:select_s_wire\[2]
Removing Rhs of wire one[16] = \EZI2C:tmpOE__sda_net_0\[11]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \EZI2C:cts_wire\[28] = zero[12]
Removing Lhs of wire \CapSense:Net_95\[73] = zero[12]
Removing Lhs of wire \CapSense:Net_94\[74] = zero[12]
Removing Lhs of wire \CapSense:Net_93\[78] = zero[12]
Removing Lhs of wire \CapSense:Net_92\[97] = zero[12]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[100] = one[16]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[101] = one[16]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[102] = one[16]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[103] = one[16]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[104] = one[16]
Removing Lhs of wire \CapSense:Net_57\[120] = zero[12]
Removing Lhs of wire \CapSense:Net_56\[121] = zero[12]
Removing Lhs of wire \CapSense:Net_55\[122] = zero[12]
Removing Lhs of wire \CapSense:Net_54\[123] = zero[12]
Removing Lhs of wire \CapSense:Net_44\[125] = zero[12]
Removing Lhs of wire \CapSense:Net_46\[126] = zero[12]
Removing Lhs of wire \CapSense:Net_47\[127] = zero[12]
Removing Lhs of wire \CapSense:Net_48\[128] = zero[12]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[130] = one[16]
Removing Lhs of wire tmpOE__tia_in_net_0[141] = one[16]
Removing Lhs of wire tmpOE__tia_out_net_0[150] = one[16]
Removing Rhs of wire \ADC_1:sarClock\[725] = \ADC_1:Net_428\[755]
Removing Lhs of wire \ADC_1:Net_410\[747] = zero[12]
Removing Lhs of wire \ADC_1:st_sel_1\[748] = zero[12]
Removing Lhs of wire \ADC_1:st_sel_0\[749] = zero[12]
Removing Lhs of wire \ADC_1:Net_412\[750] = zero[12]
Removing Lhs of wire \ADC_1:Net_413\[751] = zero[12]
Removing Lhs of wire \ADC_1:Net_414\[752] = zero[12]
Removing Lhs of wire \ADC_1:Net_415\[753] = zero[12]
Removing Lhs of wire \ADC_1:Net_416\[754] = zero[12]
Removing Lhs of wire \ADC_1:Net_431\[756] = zero[12]
Removing Lhs of wire \ADC_1:tmpOE__Bypass_net_0\[762] = one[16]
Removing Lhs of wire tmpOE__therm_buff_net_0[1134] = one[16]
Removing Lhs of wire tmpOE__therm_ref_high_net_0[1141] = one[16]
Removing Lhs of wire tmpOE__therm_ref_middle_net_0[1147] = one[16]
Removing Lhs of wire tmpOE__therm_ref_low_net_0[1157] = one[16]
Removing Lhs of wire tmpOE__LED1_net_0[1163] = one[16]
Removing Lhs of wire tmpOE__LED2_net_0[1170] = one[16]
Removing Lhs of wire \PWM_1:Net_81\[1177] = Net_460[1188]
Removing Lhs of wire \PWM_1:Net_75\[1178] = zero[12]
Removing Lhs of wire \PWM_1:Net_69\[1179] = one[16]
Removing Lhs of wire \PWM_1:Net_66\[1180] = zero[12]
Removing Lhs of wire \PWM_1:Net_82\[1181] = zero[12]
Removing Lhs of wire \PWM_1:Net_72\[1182] = zero[12]
Removing Lhs of wire \PWM_2:Net_81\[1190] = Net_471[1201]
Removing Lhs of wire \PWM_2:Net_75\[1191] = zero[12]
Removing Lhs of wire \PWM_2:Net_69\[1192] = one[16]
Removing Lhs of wire \PWM_2:Net_66\[1193] = zero[12]
Removing Lhs of wire \PWM_2:Net_82\[1194] = zero[12]
Removing Lhs of wire \PWM_2:Net_72\[1195] = zero[12]
Removing Lhs of wire \UART:select_s_wire\[1206] = zero[12]
Removing Rhs of wire \UART:rx_wire\[1207] = \UART:Net_1268\[1208]
Removing Lhs of wire \UART:Net_1170\[1211] = \UART:Net_847\[1205]
Removing Lhs of wire \UART:sclk_s_wire\[1212] = zero[12]
Removing Lhs of wire \UART:mosi_s_wire\[1213] = zero[12]
Removing Lhs of wire \UART:miso_m_wire\[1214] = zero[12]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[1216] = one[16]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[1225] = one[16]
Removing Lhs of wire \UART:cts_wire\[1229] = zero[12]
Removing Lhs of wire tmpOE__SW1_net_0[1264] = one[16]
Removing Lhs of wire tmpOE__SW2_net_0[1270] = one[16]
Removing Lhs of wire tmpOE__D0_net_0[1276] = one[16]
Removing Lhs of wire tmpOE__D1_net_0[1282] = one[16]
Removing Lhs of wire tmpOE__D2_net_0[1288] = one[16]
Removing Lhs of wire tmpOE__D3_net_0[1294] = one[16]
Removing Lhs of wire tmpOE__POT_net_0[1300] = one[16]

------------------------------------------------------
Aliased 0 equations, 74 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj" -dcpsoc3 WW101-Shield.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.312ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.2557, Family: PSoC3, Started at: Wednesday, 08 February 2017 11:43:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\PSoC Creator\Workspace36\WW101-Shield.cydsn\WW101-Shield.cyprj -d CY8C4A45AZI-483 WW101-Shield.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_1_intUabClock'. Fanout=0
    Fixed Function Clock 3: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff3\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_1'. Signal=Net_460_ff4
    Fixed Function Clock 5: Automatic-assigning  clock 'Clock_2'. Signal=Net_471_ff5
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_1_intSarClock'. Signal=\ADC_1:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \ADC_1:Bypass(0)\, \CapSense:Cmod(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, \CapSense:Sns(2)\, \CapSense:Sns(3)\, \CapSense:Sns(4)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => \EZI2C:sda_wire\ ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => \EZI2C:scl_wire\ ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Button2_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Button3_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Proximity0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Cmod(0)_PAD\ );

    Pin : Name = tia_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => tia_in(0)__PA ,
            analog_term => Net_122 ,
            pad => tia_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = tia_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => tia_out(0)__PA ,
            analog_term => Net_500 ,
            pad => tia_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_1:Bypass(0)\__PA ,
            analog_term => \ADC_1:Net_408\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );

    Pin : Name = therm_buff(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => therm_buff(0)__PA ,
            analog_term => Net_34 ,
            annotation => Net_406 ,
            pad => therm_buff(0)_PAD );
        Properties:
        {
        }

    Pin : Name = therm_ref_high(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => therm_ref_high(0)__PA ,
            analog_term => Net_348 ,
            annotation => Net_406 ,
            pad => therm_ref_high(0)_PAD );
        Properties:
        {
        }

    Pin : Name = therm_ref_middle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => therm_ref_middle(0)__PA ,
            analog_term => Net_400 ,
            annotation => Net_405 ,
            pad => therm_ref_middle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = therm_ref_low(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => therm_ref_low(0)__PA ,
            analog_term => Net_445 ,
            annotation => Net_423 ,
            pad => therm_ref_low(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pin_input => Net_458 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pin_input => Net_448 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D0(0)__PA ,
            pad => D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D1(0)__PA ,
            pad => D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D2(0)__PA ,
            pad => D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D3(0)__PA ,
            pad => D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POT(0)__PA ,
            analog_term => Net_525 ,
            pad => POT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    3 :   22 :   25 : 12.00 %
IO                            :   26 :   12 :   38 : 68.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    1 :    3 : 66.67 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    6 :    8 : 25.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    3 :    1 :    4 : 75.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    3 :    1 :    4 : 75.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.875ms
Tech Mapping phase: Elapsed time ==> 0s.906ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\EZI2C:sda(0)\                      : [IOP=(4)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(4)][IoId=(0)]                
tia_in(0)                           : [IOP=(2)][IoId=(1)]                
tia_out(0)                          : [IOP=(2)][IoId=(2)]                
therm_buff(0)                       : [IOP=(1)][IoId=(3)]                
therm_ref_high(0)                   : [IOP=(3)][IoId=(7)]                
therm_ref_middle(0)                 : [IOP=(3)][IoId=(5)]                
therm_ref_low(0)                    : [IOP=(3)][IoId=(6)]                
LED1(0)                             : [IOP=(0)][IoId=(2)]                
LED2(0)                             : [IOP=(0)][IoId=(4)]                
\UART:tx(0)\                        : [IOP=(1)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(1)][IoId=(0)]                
SW1(0)                              : [IOP=(0)][IoId=(0)]                
SW2(0)                              : [IOP=(0)][IoId=(1)]                
D0(0)                               : [IOP=(0)][IoId=(6)]                
D1(0)                               : [IOP=(0)][IoId=(7)]                
D2(0)                               : [IOP=(0)][IoId=(3)]                
D3(0)                               : [IOP=(0)][IoId=(5)]                
POT(0)                              : [IOP=(3)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\EZI2C:SCB\                         : SCB_[FFB(SCB,2)]                   
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\ADC_1:cy_psoc4_sar_1\              : SARADC_[FFB(SARADC,0)]             
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,5)]               
\PWM_2:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,6)]               
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\Opamp_2:cy_psoc4_abuf\             : OA_CTB1.OA1                        
\Opamp_3:cy_psoc4_abuf\             : OA_CTB0.OA0                        
\CapSense:IDACMod\                  : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDACComp\                 : CSIDAC7_[FFB(CSIDAC7,1)]           
\Opamp_1:cy_psoc4_abuf\             : OA_CTB0.OA1                        
\PVref_2:cy_psoc4_pref\             : REF_PRB0.REF0                      
CyDesignWideVoltageReference        : REF_PRB0.REF1                      
\PVref_1:cy_psoc4_pref\             : REF_PRB0.REF2                      
\ADC_1:vssa_kelvin_0\               : Vref_[FFB(Vref,0)]                 
vRef_1                              : Vref_[FFB(Vref,1)]                 
\ADC_1:Bypass(0)\                   : [IOP=(2)][IoId=(7)]                
\CapSense:Cmod(0)\                  : [IOP=(5)][IoId=(0)]                
\CapSense:Sns(0)\                   : [IOP=(5)][IoId=(1)]                
\CapSense:Sns(1)\                   : [IOP=(5)][IoId=(2)]                
\CapSense:Sns(2)\                   : [IOP=(5)][IoId=(3)]                
\CapSense:Sns(3)\                   : [IOP=(1)][IoId=(2)]                
\CapSense:Sns(4)\                   : [IOP=(1)][IoId=(4)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1754578s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=4 Elapsed=0.0797879 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_122 {
    p2_1
    PASS0_CTB0_A11
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_30 {
    PASS0_vref2
    PASS0_AROUTE0_CTB0_V12
    PASS0_ctb0_vref1
    PASS0_CTB0_A73
    PASS0_CTB0_oa1_vplus
  }
  Net: Net_33 {
    PASS0_vref0
    PASS0_AROUTE0_CTB1_V10
    PASS0_ctb1_vref1
    PASS0_CTB1_A73
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_34 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
  }
  Net: Net_348 {
    p3_7
  }
  Net: Net_400 {
    p3_5
  }
  Net: Net_445 {
    p3_6
  }
  Net: Net_492 {
    PASS0_ctb0_vout1
    PASS0_CTB0_A82
    PASS0_CTB0_oa1_vminus
    PASS0_CTB0_D62
    PASS0_ctb0_ctbus3
    PASS0_CTB0_A60
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_500 {
    p2_2
  }
  Net: Net_525 {
    p3_4
  }
  Net: Net_531 {
    vdda
  }
  Net: \ADC_1:Net_1448\ {
  }
  Net: \ADC_1:Net_331\ {
  }
  Net: \ADC_1:Net_408\ {
    PASS0_ext_vref0
    PASS0_SW_SAR_VREF_EXT
    sar_ext_vref
    swh_1
    p2_7
  }
  Net: \CapSense:Net_150\ {
  }
  Net: \CapSense:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    P5_P41
    p5_1
    P5_P42
    p5_2
    P5_P40
    p5_0
    AMUX_CSD_SWITCH_A_SL
    amuxbridge_ctb_csd_a
    AMUX_CTB_SWITCH_A_SR
    amuxbusa_ctb
    P1_P47
    p1_7
    P1_P44
    p1_4
    idac1_out
    IAIB
    idac0_out
    swhv_3
    P5_P43
    p5_3
  }
  Net: \CapSense:Net_324\ {
  }
  Net: \ADC_1:muxoutPlus\ {
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
    PASS0_AROUTE0_SMP_C0O0
    PASS0_ctb0_vout0
    PASS0_CTB0_D81
    PASS0_SARMUX0_sw7
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw4
  }
  Net: \ADC_1:muxoutMinus\ {
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
    PASS0_AROUTE0_SMM_C0O1
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw14
    PASS0_AROUTE0_SMM_U1O1
    PASS0_uab1_vout1
    PASS0_AROUTE0_SMC3_U1O1
    PASS0_sarmux_coreio3
    PASS0_AROUTE0_SMC3_AU1
    PASS0_AROUTE0_acore_u1
    PASS0_AROUTE0_VDA_AU1
  }
}
Map of item to net {
  p2_1                                             -> Net_122
  PASS0_CTB0_A11                                   -> Net_122
  PASS0_CTB0_oa0_vminus                            -> Net_122
  PASS0_vref2                                      -> Net_30
  PASS0_AROUTE0_CTB0_V12                           -> Net_30
  PASS0_ctb0_vref1                                 -> Net_30
  PASS0_CTB0_A73                                   -> Net_30
  PASS0_CTB0_oa1_vplus                             -> Net_30
  PASS0_vref0                                      -> Net_33
  PASS0_AROUTE0_CTB1_V10                           -> Net_33
  PASS0_ctb1_vref1                                 -> Net_33
  PASS0_CTB1_A73                                   -> Net_33
  PASS0_CTB1_oa1_vplus                             -> Net_33
  p1_3                                             -> Net_34
  PASS0_CTB1_A92                                   -> Net_34
  PASS0_CTB1_oa1_vminus                            -> Net_34
  p3_7                                             -> Net_348
  p3_5                                             -> Net_400
  p3_6                                             -> Net_445
  PASS0_ctb0_vout1                                 -> Net_492
  PASS0_CTB0_A82                                   -> Net_492
  PASS0_CTB0_oa1_vminus                            -> Net_492
  PASS0_CTB0_D62                                   -> Net_492
  PASS0_ctb0_ctbus3                                -> Net_492
  PASS0_CTB0_A60                                   -> Net_492
  PASS0_CTB0_oa0_vplus                             -> Net_492
  p2_2                                             -> Net_500
  p3_4                                             -> Net_525
  vdda                                             -> Net_531
  PASS0_ext_vref0                                  -> \ADC_1:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC_1:Net_408\
  sar_ext_vref                                     -> \ADC_1:Net_408\
  swh_1                                            -> \ADC_1:Net_408\
  p2_7                                             -> \ADC_1:Net_408\
  CSD0_sense_internal                              -> \CapSense:Net_2_0\
  swh_7                                            -> \CapSense:Net_2_0\
  sense0                                           -> \CapSense:Net_2_0\
  BYA                                              -> \CapSense:Net_2_0\
  amuxbusa_csd                                     -> \CapSense:Net_2_0\
  P5_P41                                           -> \CapSense:Net_2_0\
  p5_1                                             -> \CapSense:Net_2_0\
  P5_P42                                           -> \CapSense:Net_2_0\
  p5_2                                             -> \CapSense:Net_2_0\
  P5_P40                                           -> \CapSense:Net_2_0\
  p5_0                                             -> \CapSense:Net_2_0\
  AMUX_CSD_SWITCH_A_SL                             -> \CapSense:Net_2_0\
  amuxbridge_ctb_csd_a                             -> \CapSense:Net_2_0\
  AMUX_CTB_SWITCH_A_SR                             -> \CapSense:Net_2_0\
  amuxbusa_ctb                                     -> \CapSense:Net_2_0\
  P1_P47                                           -> \CapSense:Net_2_0\
  p1_7                                             -> \CapSense:Net_2_0\
  P1_P44                                           -> \CapSense:Net_2_0\
  p1_4                                             -> \CapSense:Net_2_0\
  idac1_out                                        -> \CapSense:Net_2_0\
  IAIB                                             -> \CapSense:Net_2_0\
  idac0_out                                        -> \CapSense:Net_2_0\
  swhv_3                                           -> \CapSense:Net_2_0\
  P5_P43                                           -> \CapSense:Net_2_0\
  p5_3                                             -> \CapSense:Net_2_0\
  PASS0_sarmux_vplus                               -> \ADC_1:muxoutPlus\
  PASS0_AROUTE0_SMP_SRP                            -> \ADC_1:muxoutPlus\
  PASS0_sar_vplus                                  -> \ADC_1:muxoutPlus\
  PASS0_AROUTE0_SMP_C0O0                           -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_ctb0_vout0                                 -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_CTB0_D81                                   -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_1:muxoutMinus\
  PASS0_AROUTE0_SMM_SRM                            -> \ADC_1:muxoutMinus\
  PASS0_sar_vminus                                 -> \ADC_1:muxoutMinus\
  PASS0_AROUTE0_SMM_C0O1                           -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw13                               -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw14                               -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_AROUTE0_SMM_U1O1                           -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_uab1_vout1                                 -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_AROUTE0_SMC3_U1O1                          -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_sarmux_coreio3                             -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_AROUTE0_SMC3_AU1                           -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_AROUTE0_acore_u1                           -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_AROUTE0_VDA_AU1                            -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
     Mouth: \ADC_1:muxoutPlus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_500
      Outer: PASS0_AROUTE0_SMP_C0O0
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMP_C0O0
        PASS0_ctb0_vout0
        PASS0_CTB0_D81
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_348
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
    Arm: 2 {
      Net:   Net_400
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 3 {
      Net:   Net_525
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p3_4
      }
    }
  }
  Mux: \ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
     Mouth: \ADC_1:muxoutMinus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_492
      Outer: PASS0_AROUTE0_SMM_C0O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMM_C0O1
        PASS0_ctb0_vout1
      }
    }
    Arm: 1 {
      Net:   Net_400
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 2 {
      Net:   Net_445
      Outer: PASS0_SARMUX0_sw14
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw14
        p3_6
      }
    }
    Arm: 3 {
      Net:   Net_531
      Outer: PASS0_AROUTE0_SMM_U1O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMM_U1O1
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMC3_U1O1
        PASS0_sarmux_coreio3
        PASS0_AROUTE0_SMC3_AU1
        PASS0_AROUTE0_acore_u1
        PASS0_AROUTE0_VDA_AU1
        vdda
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pin_input => Net_458 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D2(0)__PA ,
        pad => D2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pin_input => Net_448 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D3(0)__PA ,
        pad => D3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D0(0)__PA ,
        pad => D0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D1(0)__PA ,
        pad => D1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = therm_buff(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => therm_buff(0)__PA ,
        analog_term => Net_34 ,
        annotation => Net_406 ,
        pad => therm_buff(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Button3_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Button2_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = tia_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => tia_in(0)__PA ,
        analog_term => Net_122 ,
        pad => tia_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = tia_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => tia_out(0)__PA ,
        analog_term => Net_500 ,
        pad => tia_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_1:Bypass(0)\__PA ,
        analog_term => \ADC_1:Net_408\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = POT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POT(0)__PA ,
        analog_term => Net_525 ,
        pad => POT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = therm_ref_middle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => therm_ref_middle(0)__PA ,
        analog_term => Net_400 ,
        annotation => Net_405 ,
        pad => therm_ref_middle(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = therm_ref_low(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => therm_ref_low(0)__PA ,
        analog_term => Net_445 ,
        annotation => Net_423 ,
        pad => therm_ref_low(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = therm_ref_high(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => therm_ref_high(0)__PA ,
        analog_term => Net_348 ,
        annotation => Net_406 ,
        pad => therm_ref_high(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => \EZI2C:scl_wire\ ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => \EZI2C:sda_wire\ ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Proximity0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_3 => \CapSense:Net_1423_ff3\ ,
            ff_div_4 => Net_460_ff4 ,
            ff_div_5 => Net_471_ff5 ,
            ff_div_12 => \ADC_1:sarClock_ff12\ ,
            ff_div_0 => \EZI2C:Net_847_ff0\ ,
            ff_div_1 => \UART:Net_847_ff1\ );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,0): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_531 );
        Properties:
        {
            autoenable = 1
            guid = "B74D6918-8667-4120-BC06-4E4570AA7C06"
            ignoresleep = 0
            name = "VDDA"
        }
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC_1:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC_1:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_507 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_510 ,
            tr_rx_req => Net_509 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff0\ ,
            interrupt => Net_4 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => \EZI2C:scl_wire\ ,
            i2c_sda => \EZI2C:sda_wire\ ,
            tr_tx_req => Net_7 ,
            tr_rx_req => Net_6 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_2_0\ ,
            shield => \CapSense:Net_122\ ,
            csh => \CapSense:Net_84\ ,
            cmod => \CapSense:Net_86\ ,
            shield_pad => \CapSense:Net_15\ ,
            vref_ext => \CapSense:Net_150\ ,
            sense_out => \CapSense:Net_317\ ,
            sample_out => \CapSense:Net_316\ ,
            dsi_csh_tank => \CapSense:Net_323\ ,
            dsi_cmod => \CapSense:Net_322\ ,
            dsi_hscmp => \CapSense:Net_321\ ,
            dsi_sampling => \CapSense:Net_318\ ,
            dsi_adc_on => \CapSense:Net_319\ ,
            dsi_count_15 => \CapSense:Net_320_15\ ,
            dsi_count_14 => \CapSense:Net_320_14\ ,
            dsi_count_13 => \CapSense:Net_320_13\ ,
            dsi_count_12 => \CapSense:Net_320_12\ ,
            dsi_count_11 => \CapSense:Net_320_11\ ,
            dsi_count_10 => \CapSense:Net_320_10\ ,
            dsi_count_9 => \CapSense:Net_320_9\ ,
            dsi_count_8 => \CapSense:Net_320_8\ ,
            dsi_count_7 => \CapSense:Net_320_7\ ,
            dsi_count_6 => \CapSense:Net_320_6\ ,
            dsi_count_5 => \CapSense:Net_320_5\ ,
            dsi_count_4 => \CapSense:Net_320_4\ ,
            dsi_count_3 => \CapSense:Net_320_3\ ,
            dsi_count_2 => \CapSense:Net_320_2\ ,
            dsi_count_1 => \CapSense:Net_320_1\ ,
            dsi_count_0 => \CapSense:Net_320_0\ ,
            clk => \CapSense:Net_1423_ff3\ ,
            irq => \CapSense:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 5
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,5): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_460_ff4 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_456 ,
            tr_overflow => Net_455 ,
            tr_compare_match => Net_457 ,
            line => Net_458 ,
            line_compl => Net_459 ,
            interrupt => Net_454 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,6): 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_471_ff5 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_468 ,
            tr_overflow => Net_467 ,
            tr_compare_match => Net_469 ,
            line => Net_448 ,
            line_compl => Net_470 ,
            interrupt => Net_466 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp_3:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_492 ,
            vminus => Net_122 ,
            vout1 => \Opamp_3:Net_18\ ,
            vout10 => Net_500 ,
            ctb_dsi_comp => \Opamp_3:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_30 ,
            vminus => Net_492 ,
            vout1 => Net_492 ,
            vout10 => \Opamp_1:Net_19\ ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\Opamp_2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_33 ,
            vminus => Net_34 ,
            vout1 => \Opamp_2:Net_18\ ,
            vout10 => Net_34 ,
            ctb_dsi_comp => \Opamp_2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: empty
HALFUAB group 0: empty
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =\PVref_2:cy_psoc4_pref\
        PORT MAP (
            vout => Net_33 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
    Voltage References @ F(REF,1): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC_1:Net_1379\ );
        Properties:
        {
        }
    Voltage References @ F(REF,2): 
    p4prefcell: Name =\PVref_1:cy_psoc4_pref\
        PORT MAP (
            vout => Net_30 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar_1\
        PORT MAP (
            vplus => \ADC_1:muxoutPlus\ ,
            vminus => \ADC_1:muxoutMinus\ ,
            vref => \ADC_1:Net_1448\ ,
            ext_vref => \ADC_1:Net_408\ ,
            clock => \ADC_1:sarClock_ff12\ ,
            sample_done => Net_336 ,
            chan_id_valid => Net_338 ,
            chan_id_0 => Net_339 ,
            data_valid => Net_340 ,
            data_0 => Net_341 ,
            tr_sar_out => Net_337 ,
            irq => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_1:cy_psoc4_sarmux_1\
        PORT MAP (
            muxin_plus_3 => Net_525 ,
            muxin_plus_2 => Net_400 ,
            muxin_plus_1 => Net_348 ,
            muxin_plus_0 => Net_500 ,
            muxin_minus_3 => Net_531 ,
            muxin_minus_2 => Net_445 ,
            muxin_minus_1 => Net_400 ,
            muxin_minus_0 => Net_492 ,
            cmn_neg_0 => \ADC_1:Net_331\ ,
            vout_plus => \ADC_1:muxoutPlus\ ,
            vout_minus => \ADC_1:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "1111"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |              SW1(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |              SW2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             LED1(0) | In(Net_458)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |               D2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             LED2(0) | In(Net_448)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               D3(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               D0(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |               D1(0) | 
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |        \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |        \UART:tx(0)\ | In(\UART:tx_wire\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |       therm_buff(0) | Analog(Net_34)
     |   4 |       |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(3)\ | Analog(\CapSense:Net_2_0\)
     |   7 |       |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(2)\ | Analog(\CapSense:Net_2_0\)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   2 |   1 |     * |      NONE |      HI_Z_ANALOG |           tia_in(0) | Analog(Net_122)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          tia_out(0) | Analog(Net_500)
     |   7 |       |      NONE |      HI_Z_ANALOG |   \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_408\)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   3 |   4 |     * |      NONE |      HI_Z_ANALOG |              POT(0) | Analog(Net_525)
     |   5 |     * |      NONE |      HI_Z_ANALOG | therm_ref_middle(0) | Analog(Net_400)
     |   6 |     * |      NONE |      HI_Z_ANALOG |    therm_ref_low(0) | Analog(Net_445)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   therm_ref_high(0) | Analog(Net_348)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |      \EZI2C:scl(0)\ | FB(\EZI2C:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |      \EZI2C:sda(0)\ | FB(\EZI2C:sda_wire\)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   5 |   0 |       |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(4)\ | Analog(\CapSense:Net_2_0\)
     |   1 |       |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(1)\ | Analog(\CapSense:Net_2_0\)
     |   2 |       |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(0)\ | Analog(\CapSense:Net_2_0\)
     |   3 |       |      NONE |      HI_Z_ANALOG |  \CapSense:Cmod(0)\ | Analog(\CapSense:Net_2_0\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.656ms
Digital Placement phase: Elapsed time ==> 0s.828ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "WW101-Shield_r.vh2" --pcf-path "WW101-Shield.pco" --des-name "WW101-Shield" --dsf-path "WW101-Shield.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45AZI-483
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.609ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.609ms
API generation phase: Elapsed time ==> 8s.922ms
Dependency generation phase: Elapsed time ==> 0s.095ms
Cleanup phase: Elapsed time ==> 0s.107ms
