
Memory Configuration

Name             Origin             Length             Attributes
RAM              0x00000000         0x00010000
ROM              0xfff80000         0x00080000
*default*        0x00000000         0xffffffff

Linker script and memory map


.fvectors       0xffffff80       0x80
 *(.fvectors)
 .fvectors      0xffffff80       0x80 ./src/vector_table.o
                0xffffff80                HardwareVectors

.text           0xfff80000      0x9ec
 *(.text)
 .text          0xfff80000       0x7a ./src/reset_program.o
                0xfff80000                PowerON_Reset
 *(.text.*)
 *(P)
 P              0xfff8007a       0xf2 ./src/encoder/decoder_quadra.o
                0xfff8007a                mtclk_init
                0xfff80158                mtclk_start
 P              0xfff8016c      0x1cb ./src/hardware_setup.o
                0xfff8016c                HardwareSetup
 P              0xfff80337        0x0 ./src/reset_program.o
 P              0xfff80337       0xf2 ./src/rx210.o
                0xfff80337                main
 P              0xfff80429        0x0 ./src/vector_table.o
 P              0xfff80429      0x560 ./src/interrupt/interrupt_handlers.o
                0xfff80429                Excep_SuperVisorInst
                0xfff80431                Excep_UndefinedInst
                0xfff80439                NonMaskableInterrupt
                0xfff80441                Dummy
                0xfff80449                Excep_BRK
                0xfff80451                Excep_BSC_BUSERR
                0xfff80459                Excep_FCU_FIFERR
                0xfff80461                Excep_FCU_FRDYI
                0xfff80469                Excep_ICU_SWINT
                0xfff80471                Excep_CMT0_CMI0
                0xfff80479                Excep_CMT1_CMI1
                0xfff80481                Excep_CMT2_CMI2
                0xfff80489                Excep_CMT3_CMI3
                0xfff80491                Excep_CAC_FERRF
                0xfff80499                Excep_CAC_MENDF
                0xfff804a1                Excep_CAC_OVFF
                0xfff804a9                Excep_RSPI0_SPEI0
                0xfff804b1                Excep_RSPI0_SPRI0
                0xfff804b9                Excep_RSPI0_SPTI0
                0xfff804c1                Excep_RSPI0_SPII0
                0xfff804c9                Excep_DOC_DOPCF
                0xfff804d1                Excep_CMPB_CMPB0
                0xfff804d9                Excep_CMPB_CMPB1
                0xfff804e1                Excep_RTC_CUP
                0xfff804e9                Excep_ICU_IRQ0
                0xfff804f1                Excep_ICU_IRQ1
                0xfff804f9                Excep_ICU_IRQ2
                0xfff80501                Excep_ICU_IRQ3
                0xfff80509                Excep_ICU_IRQ4
                0xfff80511                Excep_ICU_IRQ5
                0xfff80519                Excep_ICU_IRQ6
                0xfff80521                Excep_ICU_IRQ7
                0xfff80529                Excep_LVD_LVD1
                0xfff80531                Excep_LVD_LVD2
                0xfff80539                Excep_RTC_ALM
                0xfff80541                Excep_RTC_PRD
                0xfff80549                Excep_S12AD_S12ADI0
                0xfff80551                Excep_S12AD_GBADI
                0xfff80559                Excep_ELC_ELSR18I
                0xfff80561                Excep_ELC_ELSR19I
                0xfff80569                Excep_MTU0_TGIA0
                0xfff80571                Excep_MTU0_TGIB0
                0xfff80579                Excep_MTU0_TGIC0
                0xfff80581                Excep_MTU0_TGID0
                0xfff80589                Excep_MTU0_TCIV0
                0xfff80591                Excep_MTU0_TGIE0
                0xfff80599                Excep_MTU0_TGIF0
                0xfff805a1                Excep_MTU1_TGIA1
                0xfff805a9                Excep_MTU1_TGIB1
                0xfff805b1                Excep_MTU1_TCIV1
                0xfff805b9                Excep_MTU1_TCIU1
                0xfff805c1                Excep_MTU2_TGIA2
                0xfff805c9                Excep_MTU2_TGIB2
                0xfff805d1                Excep_MTU2_TCIV2
                0xfff805d9                Excep_MTU2_TCIU2
                0xfff805e1                Excep_MTU3_TGIA3
                0xfff805e9                Excep_MTU3_TGIB3
                0xfff805f1                Excep_MTU3_TGIC3
                0xfff805f9                Excep_MTU3_TGID3
                0xfff80601                Excep_MTU3_TCIV3
                0xfff80609                Excep_MTU4_TGIA4
                0xfff80611                Excep_MTU4_TGIB4
                0xfff80619                Excep_MTU4_TGIC4
                0xfff80621                Excep_MTU4_TGID4
                0xfff80629                Excep_MTU4_TCIV4
                0xfff80631                Excep_MTU5_TGIU5
                0xfff80639                Excep_MTU5_TGIV5
                0xfff80641                Excep_MTU5_TGIW5
                0xfff80649                Excep_TPU0_TGI0A
                0xfff80651                Excep_TPU0_TGI0B
                0xfff80659                Excep_TPU0_TGI0C
                0xfff80661                Excep_TPU0_TGI0D
                0xfff80669                Excep_TPU0_TCI0V
                0xfff80671                Excep_TPU1_TGI1A
                0xfff80679                Excep_TPU1_TGI1B
                0xfff80681                Excep_TPU1_TCI1V
                0xfff80689                Excep_TPU1_TCI1U
                0xfff80691                Excep_TPU2_TGI2A
                0xfff80699                Excep_TPU2_TGI2B
                0xfff806a1                Excep_TPU2_TCI2V
                0xfff806a9                Excep_TPU2_TCI2U
                0xfff806b1                Excep_TPU3_TGI3A
                0xfff806b9                Excep_TPU3_TGI3B
                0xfff806c1                Excep_TPU3_TGI3C
                0xfff806c9                Excep_TPU3_TGI3D
                0xfff806d1                Excep_TPU3_TCI3V
                0xfff806d9                Excep_TPU4_TGI4A
                0xfff806e1                Excep_TPU4_TGI4B
                0xfff806e9                Excep_TPU4_TCI4V
                0xfff806f1                Excep_TPU4_TCI4U
                0xfff806f9                Excep_TPU5_TGI5A
                0xfff80701                Excep_TPU5_TGI5B
                0xfff80709                Excep_TPU5_TCI5V
                0xfff80711                Excep_TPU5_TCI5U
                0xfff80719                Excep_POE_OEI1
                0xfff80721                Excep_POE_OEI2
                0xfff80729                Excep_TMR0_CMIA0
                0xfff80731                Excep_TMR0_CMIB0
                0xfff80739                Excep_TMR0_OVI0
                0xfff80741                Excep_TMR1_CMIA1
                0xfff80749                Excep_TMR1_CMIB1
                0xfff80751                Excep_TMR1_OVI1
                0xfff80759                Excep_TMR2_CMIA2
                0xfff80761                Excep_TMR2_CMIB2
                0xfff80769                Excep_TMR2_OVI2
                0xfff80771                Excep_TMR3_CMIA3
                0xfff80779                Excep_TMR3_CMIB3
                0xfff80781                Excep_TMR3_OVI3
                0xfff80789                Excep_SCI2_ERI2
                0xfff80791                Excep_SCI2_RXI2
                0xfff80799                Excep_SCI2_TXI2
                0xfff807a1                Excep_SCI2_TEI2
                0xfff807a9                Excep_SCI3_ERI3
                0xfff807b1                Excep_SCI3_RXI3
                0xfff807b9                Excep_SCI3_TXI3
                0xfff807c1                Excep_SCI3_TEI3
                0xfff807c9                Excep_SCI4_ERI4
                0xfff807d1                Excep_SCI4_RXI4
                0xfff807d9                Excep_SCI4_TXI4
                0xfff807e1                Excep_SCI4_TEI4
                0xfff807e9                Excep_DMAC_DMAC0I
                0xfff807f1                Excep_DMAC_DMAC1I
                0xfff807f9                Excep_DMAC_DMAC2I
                0xfff80801                Excep_DMAC_DMAC3I
                0xfff80809                Excep_SCI7_ERI7
                0xfff80811                Excep_SCI7_RXI7
                0xfff80819                Excep_SCI7_TXI7
                0xfff80821                Excep_SCI7_TEI7
                0xfff80829                Excep_SCI10_ERI10
                0xfff80831                Excep_SCI10_RXI10
                0xfff80839                Excep_SCI10_TXI10
                0xfff80841                Excep_SCI10_TEI10
                0xfff80849                Excep_SCI0_ERI0
                0xfff80851                Excep_SCI0_RXI0
                0xfff80859                Excep_SCI0_TXI0
                0xfff80861                Excep_SCI0_TEI0
                0xfff80869                Excep_SCI1_ERI1
                0xfff80871                Excep_SCI1_RXI1
                0xfff80879                Excep_SCI1_TXI1
                0xfff80881                Excep_SCI1_TEI1
                0xfff80889                Excep_SCI5_ERI5
                0xfff80891                Excep_SCI5_RXI5
                0xfff80899                Excep_SCI5_TXI5
                0xfff808a1                Excep_SCI5_TEI5
                0xfff808a9                Excep_SCI6_ERI6
                0xfff808b1                Excep_SCI6_RXI6
                0xfff808b9                Excep_SCI6_TXI6
                0xfff808c1                Excep_SCI6_TEI6
                0xfff808c9                Excep_SCI8_ERI8
                0xfff808d1                Excep_SCI8_RXI8
                0xfff808d9                Excep_SCI8_TXI8
                0xfff808e1                Excep_SCI8_TEI8
                0xfff808e9                Excep_SCI9_ERI9
                0xfff808f1                Excep_SCI9_RXI9
                0xfff808f9                Excep_SCI9_TXI9
                0xfff80901                Excep_SCI9_TEI9
                0xfff80909                Excep_SCI12_ERI12
                0xfff80911                Excep_SCI12_RXI12
                0xfff80919                Excep_SCI12_TXI12
                0xfff80921                Excep_SCI12_TEI12
                0xfff80929                Excep_SCI12_SCIX0
                0xfff80931                Excep_SCI12_SCIX1
                0xfff80939                Excep_SCI12_SCIX2
                0xfff80941                Excep_SCI12_SCIX3
                0xfff80949                Excep_RIIC0_EEI0
                0xfff80951                Excep_RIIC0_RXI0
                0xfff80959                Excep_RIIC0_TXI0
                0xfff80961                Excep_RIIC0_TEI0
                0xfff80969                Excep_SCI11_ERI11
                0xfff80971                Excep_SCI11_RXI11
                0xfff80979                Excep_SCI11_TXI11
                0xfff80981                Excep_SCI11_TEI11
 P              0xfff80989       0x63 ./src/pwm/pwm_asser_RX210.o
                0xfff80989                PWM_asser_init
                0xfff809ec                etext = .

.rvectors       0xfff809ec      0x400
                0xfff809ec                _rvectors_start = .
 *(.rvectors)
 .rvectors      0xfff809ec      0x400 ./src/vector_table.o
                0xfff809ec                RelocatableVectors
                0xfff80dec                _rvectors_end = .

.init           0xfff80dec        0x0
 *(.init)
                0xfff80dec                __preinit_array_start = .
 *(.preinit_array)
                0xfff80dec                __preinit_array_end = .
                0xfff80dec                __init_array_start = ((. + 0x3) & 0xfffffffc)
 *(.init_array)
 *(SORT(.init_array.*))
                0xfff80dec                __init_array_end = .
                0xfff80dec                __fini_array_start = .
 *(.fini_array)
 *(SORT(.fini_array.*))
                0xfff80dec                __fini_array_end = .

.fini
 *(.fini)

.got
 *(.got)
 *(.got.plt)

.rodata         0xfff80dec        0x0
 *(.rodata)
 *(.rodata.*)
 *(C_1)
 *(C_2)
 *(C)
                0xfff80dec                _erodata = .

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame
 *(.eh_frame)

.jcr
 *(.jcr)

.tors           0xfff80dec        0x0
                0xfff80dec                __CTOR_LIST__ = .
                0xfff80dec                . = ALIGN (0x2)
                0xfff80dec                ___ctors = .
 *(.ctors)
                0xfff80dec                ___ctors_end = .
                0xfff80dec                __CTOR_END__ = .
                0xfff80dec                __DTOR_LIST__ = .
                0xfff80dec                ___dtors = .
 *(.dtors)
                0xfff80dec                ___dtors_end = .
                0xfff80dec                __DTOR_END__ = .
                0xfff80dec                . = ALIGN (0x2)
                0xfff80dec                _mdata = .

.ustack         0x00000200        0x0
                0x00000200                _ustack = .

.istack         0x00000100        0x0
                0x00000100                _istack = .

.data           0x00000204        0x0 load address 0xfff80dec
                0x00000204                _data = .
 *(.data)
 *(.data.*)
 *(D)
 *(D_1)
 D_1            0x00000204        0x0 ./src/encoder/decoder_quadra.o
 D_1            0x00000204        0x0 ./src/hardware_setup.o
 D_1            0x00000204        0x0 ./src/reset_program.o
 D_1            0x00000204        0x0 ./src/rx210.o
 D_1            0x00000204        0x0 ./src/vector_table.o
 D_1            0x00000204        0x0 ./src/interrupt/interrupt_handlers.o
 D_1            0x00000204        0x0 ./src/pwm/pwm_asser_RX210.o
 *(D_2)
                0x00000204                _edata = .

.gcc_exc
 *(.gcc_exc)

.bss            0x00000204        0x4 load address 0xfff80dec
                0x00000204                _bss = .
 *(.bss)
 *(.bss.**)
 *(COMMON)
 *(B)
 B              0x00000204        0x4 ./src/rx210.o
                0x00000204                compteur
 *(B_1)
 B_1            0x00000208        0x0 ./src/encoder/decoder_quadra.o
 B_1            0x00000208        0x0 ./src/hardware_setup.o
 B_1            0x00000208        0x0 ./src/reset_program.o
 B_1            0x00000208        0x0 ./src/rx210.o
 B_1            0x00000208        0x0 ./src/vector_table.o
 B_1            0x00000208        0x0 ./src/interrupt/interrupt_handlers.o
 B_1            0x00000208        0x0 ./src/pwm/pwm_asser_RX210.o
 *(B_2)
                0x00000208                _ebss = .
                0x00000208                _end = .
LOAD ./src/encoder/decoder_quadra.o
LOAD ./src/hardware_setup.o
LOAD ./src/reset_program.o
LOAD ./src/rx210.o
LOAD ./src/vector_table.o
LOAD ./src/interrupt/interrupt_handlers.o
LOAD ./src/pwm/pwm_asser_RX210.o
START GROUP
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptm.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptc.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/lib/gcc/rx-elf/4.8.0.201603-GNURX/no-fpu-libs\libgcc.a
END GROUP
OUTPUT(rx210.x elf32-rx-le)

.debug_frame    0x00000000     0x16c8
 .debug_frame   0x00000000       0x6c ./src/encoder/decoder_quadra.o
 .debug_frame   0x0000006c       0x40 ./src/hardware_setup.o
 .debug_frame   0x000000ac       0x40 ./src/rx210.o
 .debug_frame   0x000000ec     0x1594 ./src/interrupt/interrupt_handlers.o
 .debug_frame   0x00001680       0x48 ./src/pwm/pwm_asser_RX210.o

.debug_info     0x00000000     0xa07f
 .debug_info    0x00000000     0x2606 ./src/encoder/decoder_quadra.o
 .debug_info    0x00002606     0x588c ./src/hardware_setup.o
 .debug_info    0x00007e92       0x85 ./src/reset_program.o
 .debug_info    0x00007f17      0x8b9 ./src/rx210.o
 .debug_info    0x000087d0       0x84 ./src/vector_table.o
 .debug_info    0x00008854      0xbf3 ./src/interrupt/interrupt_handlers.o
 .debug_info    0x00009447      0xc38 ./src/pwm/pwm_asser_RX210.o

.debug_abbrev   0x00000000      0x4cd
 .debug_abbrev  0x00000000      0x115 ./src/encoder/decoder_quadra.o
 .debug_abbrev  0x00000115       0xfb ./src/hardware_setup.o
 .debug_abbrev  0x00000210       0x14 ./src/reset_program.o
 .debug_abbrev  0x00000224      0x110 ./src/rx210.o
 .debug_abbrev  0x00000334       0x67 ./src/vector_table.o
 .debug_abbrev  0x0000039b       0x44 ./src/interrupt/interrupt_handlers.o
 .debug_abbrev  0x000003df       0xee ./src/pwm/pwm_asser_RX210.o

.debug_aranges  0x00000000       0xd8
 .debug_aranges
                0x00000000       0x20 ./src/encoder/decoder_quadra.o
 .debug_aranges
                0x00000020       0x20 ./src/hardware_setup.o
 .debug_aranges
                0x00000040       0x20 ./src/reset_program.o
 .debug_aranges
                0x00000060       0x20 ./src/rx210.o
 .debug_aranges
                0x00000080       0x18 ./src/vector_table.o
 .debug_aranges
                0x00000098       0x20 ./src/interrupt/interrupt_handlers.o
 .debug_aranges
                0x000000b8       0x20 ./src/pwm/pwm_asser_RX210.o

.debug_line     0x00000000      0x4a4
 .debug_line    0x00000000       0xb5 ./src/encoder/decoder_quadra.o
 .debug_line    0x000000b5       0x86 ./src/hardware_setup.o
 .debug_line    0x0000013b       0x6d ./src/reset_program.o
 .debug_line    0x000001a8       0x7a ./src/rx210.o
 .debug_line    0x00000222       0x36 ./src/vector_table.o
 .debug_line    0x00000258      0x1ac ./src/interrupt/interrupt_handlers.o
 .debug_line    0x00000404       0xa0 ./src/pwm/pwm_asser_RX210.o

.debug_str      0x00000000     0x19af
 .debug_str     0x00000000      0x96b ./src/encoder/decoder_quadra.o
                                0x9c8 (size before relaxing)
 .debug_str     0x0000096b      0x429 ./src/hardware_setup.o
                                0xbaf (size before relaxing)
 .debug_str     0x00000d94       0x1d ./src/rx210.o
                                0x1a7 (size before relaxing)
 .debug_str     0x00000db1       0x39 ./src/vector_table.o
                                 0xd1 (size before relaxing)
 .debug_str     0x00000dea      0xb51 ./src/interrupt/interrupt_handlers.o
                                0xbe0 (size before relaxing)
 .debug_str     0x0000193b       0x74 ./src/pwm/pwm_asser_RX210.o
                                0x31f (size before relaxing)

.comment        0x00000000       0x2d
 .comment       0x00000000       0x2d ./src/encoder/decoder_quadra.o
                                 0x2e (size before relaxing)
 .comment       0x00000000       0x2e ./src/hardware_setup.o
 .comment       0x00000000       0x2e ./src/rx210.o
 .comment       0x00000000       0x2e ./src/vector_table.o
 .comment       0x00000000       0x2e ./src/interrupt/interrupt_handlers.o
 .comment       0x00000000       0x2e ./src/pwm/pwm_asser_RX210.o
