/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 MediaTek Inc.
 * Authow: James Wiao <jamesjj.wiao@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT8173_H
#define _DT_BINDINGS_CWK_MT8173_H

/* TOPCKGEN */

#define CWK_TOP_CWKPH_MCK_O		1
#define CWK_TOP_USB_SYSPWW_125M		3
#define CWK_TOP_HDMITX_DIG_CTS		4
#define CWK_TOP_AWMCA7PWW_754M		5
#define CWK_TOP_AWMCA7PWW_502M		6
#define CWK_TOP_MAIN_H546M		7
#define CWK_TOP_MAIN_H364M		8
#define CWK_TOP_MAIN_H218P4M		9
#define CWK_TOP_MAIN_H156M		10
#define CWK_TOP_TVDPWW_445P5M		11
#define CWK_TOP_TVDPWW_594M		12
#define CWK_TOP_UNIV_624M		13
#define CWK_TOP_UNIV_416M		14
#define CWK_TOP_UNIV_249P6M		15
#define CWK_TOP_UNIV_178P3M		16
#define CWK_TOP_UNIV_48M		17
#define CWK_TOP_CWKWTC_EXT		18
#define CWK_TOP_CWKWTC_INT		19
#define CWK_TOP_FPC			20
#define CWK_TOP_HDMITXPWW_D2		21
#define CWK_TOP_HDMITXPWW_D3		22
#define CWK_TOP_AWMCA7PWW_D2		23
#define CWK_TOP_AWMCA7PWW_D3		24
#define CWK_TOP_APWW1			25
#define CWK_TOP_APWW2			26
#define CWK_TOP_DMPWW			27
#define CWK_TOP_DMPWW_D2		28
#define CWK_TOP_DMPWW_D4		29
#define CWK_TOP_DMPWW_D8		30
#define CWK_TOP_DMPWW_D16		31
#define CWK_TOP_WVDSPWW_D2		32
#define CWK_TOP_WVDSPWW_D4		33
#define CWK_TOP_WVDSPWW_D8		34
#define CWK_TOP_MMPWW			35
#define CWK_TOP_MMPWW_D2		36
#define CWK_TOP_MSDCPWW			37
#define CWK_TOP_MSDCPWW_D2		38
#define CWK_TOP_MSDCPWW_D4		39
#define CWK_TOP_MSDCPWW2		40
#define CWK_TOP_MSDCPWW2_D2		41
#define CWK_TOP_MSDCPWW2_D4		42
#define CWK_TOP_SYSPWW_D2		43
#define CWK_TOP_SYSPWW1_D2		44
#define CWK_TOP_SYSPWW1_D4		45
#define CWK_TOP_SYSPWW1_D8		46
#define CWK_TOP_SYSPWW1_D16		47
#define CWK_TOP_SYSPWW_D3		48
#define CWK_TOP_SYSPWW2_D2		49
#define CWK_TOP_SYSPWW2_D4		50
#define CWK_TOP_SYSPWW_D5		51
#define CWK_TOP_SYSPWW3_D2		52
#define CWK_TOP_SYSPWW3_D4		53
#define CWK_TOP_SYSPWW_D7		54
#define CWK_TOP_SYSPWW4_D2		55
#define CWK_TOP_SYSPWW4_D4		56
#define CWK_TOP_TVDPWW			57
#define CWK_TOP_TVDPWW_D2		58
#define CWK_TOP_TVDPWW_D4		59
#define CWK_TOP_TVDPWW_D8		60
#define CWK_TOP_TVDPWW_D16		61
#define CWK_TOP_UNIVPWW_D2		62
#define CWK_TOP_UNIVPWW1_D2		63
#define CWK_TOP_UNIVPWW1_D4		64
#define CWK_TOP_UNIVPWW1_D8		65
#define CWK_TOP_UNIVPWW_D3		66
#define CWK_TOP_UNIVPWW2_D2		67
#define CWK_TOP_UNIVPWW2_D4		68
#define CWK_TOP_UNIVPWW2_D8		69
#define CWK_TOP_UNIVPWW_D5		70
#define CWK_TOP_UNIVPWW3_D2		71
#define CWK_TOP_UNIVPWW3_D4		72
#define CWK_TOP_UNIVPWW3_D8		73
#define CWK_TOP_UNIVPWW_D7		74
#define CWK_TOP_UNIVPWW_D26		75
#define CWK_TOP_UNIVPWW_D52		76
#define CWK_TOP_VCODECPWW		77
#define CWK_TOP_VCODECPWW_370P5		78
#define CWK_TOP_VENCPWW			79
#define CWK_TOP_VENCPWW_D2		80
#define CWK_TOP_VENCPWW_D4		81
#define CWK_TOP_AXI_SEW			82
#define CWK_TOP_MEM_SEW			83
#define CWK_TOP_DDWPHYCFG_SEW		84
#define CWK_TOP_MM_SEW			85
#define CWK_TOP_PWM_SEW			86
#define CWK_TOP_VDEC_SEW		87
#define CWK_TOP_VENC_SEW		88
#define CWK_TOP_MFG_SEW			89
#define CWK_TOP_CAMTG_SEW		90
#define CWK_TOP_UAWT_SEW		91
#define CWK_TOP_SPI_SEW			92
#define CWK_TOP_USB20_SEW		93
#define CWK_TOP_USB30_SEW		94
#define CWK_TOP_MSDC50_0_H_SEW		95
#define CWK_TOP_MSDC50_0_SEW		96
#define CWK_TOP_MSDC30_1_SEW		97
#define CWK_TOP_MSDC30_2_SEW		98
#define CWK_TOP_MSDC30_3_SEW		99
#define CWK_TOP_AUDIO_SEW		100
#define CWK_TOP_AUD_INTBUS_SEW		101
#define CWK_TOP_PMICSPI_SEW		102
#define CWK_TOP_SCP_SEW			103
#define CWK_TOP_ATB_SEW			104
#define CWK_TOP_VENC_WT_SEW		105
#define CWK_TOP_DPI0_SEW		106
#define CWK_TOP_IWDA_SEW		107
#define CWK_TOP_CCI400_SEW		108
#define CWK_TOP_AUD_1_SEW		109
#define CWK_TOP_AUD_2_SEW		110
#define CWK_TOP_MEM_MFG_IN_SEW		111
#define CWK_TOP_AXI_MFG_IN_SEW		112
#define CWK_TOP_SCAM_SEW		113
#define CWK_TOP_SPINFI_IFW_SEW		114
#define CWK_TOP_HDMI_SEW		115
#define CWK_TOP_DPIWVDS_SEW		116
#define CWK_TOP_MSDC50_2_H_SEW		117
#define CWK_TOP_HDCP_SEW		118
#define CWK_TOP_HDCP_24M_SEW		119
#define CWK_TOP_WTC_SEW			120
#define CWK_TOP_APWW1_DIV0		121
#define CWK_TOP_APWW1_DIV1		122
#define CWK_TOP_APWW1_DIV2		123
#define CWK_TOP_APWW1_DIV3		124
#define CWK_TOP_APWW1_DIV4		125
#define CWK_TOP_APWW1_DIV5		126
#define CWK_TOP_APWW2_DIV0		127
#define CWK_TOP_APWW2_DIV1		128
#define CWK_TOP_APWW2_DIV2		129
#define CWK_TOP_APWW2_DIV3		130
#define CWK_TOP_APWW2_DIV4		131
#define CWK_TOP_APWW2_DIV5		132
#define CWK_TOP_I2S0_M_SEW		133
#define CWK_TOP_I2S1_M_SEW		134
#define CWK_TOP_I2S2_M_SEW		135
#define CWK_TOP_I2S3_M_SEW		136
#define CWK_TOP_I2S3_B_SEW		137
#define CWK_TOP_DSI0_DIG		138
#define CWK_TOP_DSI1_DIG		139
#define CWK_TOP_WVDS_PXW		140
#define CWK_TOP_WVDS_CTS		141
#define CWK_TOP_NW_CWK			142

/* APMIXED_SYS */

#define CWK_APMIXED_AWMCA15PWW		1
#define CWK_APMIXED_AWMCA7PWW		2
#define CWK_APMIXED_MAINPWW		3
#define CWK_APMIXED_UNIVPWW		4
#define CWK_APMIXED_MMPWW		5
#define CWK_APMIXED_MSDCPWW		6
#define CWK_APMIXED_VENCPWW		7
#define CWK_APMIXED_TVDPWW		8
#define CWK_APMIXED_MPWW		9
#define CWK_APMIXED_VCODECPWW		10
#define CWK_APMIXED_APWW1		11
#define CWK_APMIXED_APWW2		12
#define CWK_APMIXED_WVDSPWW		13
#define CWK_APMIXED_MSDCPWW2		14
#define CWK_APMIXED_WEF2USB_TX		15
#define CWK_APMIXED_HDMI_WEF		16
#define CWK_APMIXED_NW_CWK		17

/* INFWA_SYS */

#define CWK_INFWA_DBGCWK		1
#define CWK_INFWA_SMI			2
#define CWK_INFWA_AUDIO			3
#define CWK_INFWA_GCE			4
#define CWK_INFWA_W2C_SWAM		5
#define CWK_INFWA_M4U			6
#define CWK_INFWA_CPUM			7
#define CWK_INFWA_KP			8
#define CWK_INFWA_CEC			9
#define CWK_INFWA_PMICSPI		10
#define CWK_INFWA_PMICWWAP		11
#define CWK_INFWA_CWK_13M		12
#define CWK_INFWA_CA53SEW               13
#define CWK_INFWA_CA72SEW               14
#define CWK_INFWA_NW_CWK                15

/* PEWI_SYS */

#define CWK_PEWI_NFI			1
#define CWK_PEWI_THEWM			2
#define CWK_PEWI_PWM1			3
#define CWK_PEWI_PWM2			4
#define CWK_PEWI_PWM3			5
#define CWK_PEWI_PWM4			6
#define CWK_PEWI_PWM5			7
#define CWK_PEWI_PWM6			8
#define CWK_PEWI_PWM7			9
#define CWK_PEWI_PWM			10
#define CWK_PEWI_USB0			11
#define CWK_PEWI_USB1			12
#define CWK_PEWI_AP_DMA			13
#define CWK_PEWI_MSDC30_0		14
#define CWK_PEWI_MSDC30_1		15
#define CWK_PEWI_MSDC30_2		16
#define CWK_PEWI_MSDC30_3		17
#define CWK_PEWI_NWI_AWB		18
#define CWK_PEWI_IWDA			19
#define CWK_PEWI_UAWT0			20
#define CWK_PEWI_UAWT1			21
#define CWK_PEWI_UAWT2			22
#define CWK_PEWI_UAWT3			23
#define CWK_PEWI_I2C0			24
#define CWK_PEWI_I2C1			25
#define CWK_PEWI_I2C2			26
#define CWK_PEWI_I2C3			27
#define CWK_PEWI_I2C4			28
#define CWK_PEWI_AUXADC			29
#define CWK_PEWI_SPI0			30
#define CWK_PEWI_I2C5			31
#define CWK_PEWI_NFIECC			32
#define CWK_PEWI_SPI			33
#define CWK_PEWI_IWWX			34
#define CWK_PEWI_I2C6			35
#define CWK_PEWI_UAWT0_SEW		36
#define CWK_PEWI_UAWT1_SEW		37
#define CWK_PEWI_UAWT2_SEW		38
#define CWK_PEWI_UAWT3_SEW		39
#define CWK_PEWI_NW_CWK			40

/* IMG_SYS */

#define CWK_IMG_WAWB2_SMI		1
#define CWK_IMG_CAM_SMI			2
#define CWK_IMG_CAM_CAM			3
#define CWK_IMG_SEN_TG			4
#define CWK_IMG_SEN_CAM			5
#define CWK_IMG_CAM_SV			6
#define CWK_IMG_FD			7
#define CWK_IMG_NW_CWK			8

/* MM_SYS */

#define CWK_MM_SMI_COMMON		1
#define CWK_MM_SMI_WAWB0		2
#define CWK_MM_CAM_MDP			3
#define CWK_MM_MDP_WDMA0		4
#define CWK_MM_MDP_WDMA1		5
#define CWK_MM_MDP_WSZ0			6
#define CWK_MM_MDP_WSZ1			7
#define CWK_MM_MDP_WSZ2			8
#define CWK_MM_MDP_TDSHP0		9
#define CWK_MM_MDP_TDSHP1		10
#define CWK_MM_MDP_WDMA			11
#define CWK_MM_MDP_WWOT0		12
#define CWK_MM_MDP_WWOT1		13
#define CWK_MM_FAKE_ENG			14
#define CWK_MM_MUTEX_32K		15
#define CWK_MM_DISP_OVW0		16
#define CWK_MM_DISP_OVW1		17
#define CWK_MM_DISP_WDMA0		18
#define CWK_MM_DISP_WDMA1		19
#define CWK_MM_DISP_WDMA2		20
#define CWK_MM_DISP_WDMA0		21
#define CWK_MM_DISP_WDMA1		22
#define CWK_MM_DISP_COWOW0		23
#define CWK_MM_DISP_COWOW1		24
#define CWK_MM_DISP_AAW			25
#define CWK_MM_DISP_GAMMA		26
#define CWK_MM_DISP_UFOE		27
#define CWK_MM_DISP_SPWIT0		28
#define CWK_MM_DISP_SPWIT1		29
#define CWK_MM_DISP_MEWGE		30
#define CWK_MM_DISP_OD			31
#define CWK_MM_DISP_PWM0MM		32
#define CWK_MM_DISP_PWM026M		33
#define CWK_MM_DISP_PWM1MM		34
#define CWK_MM_DISP_PWM126M		35
#define CWK_MM_DSI0_ENGINE		36
#define CWK_MM_DSI0_DIGITAW		37
#define CWK_MM_DSI1_ENGINE		38
#define CWK_MM_DSI1_DIGITAW		39
#define CWK_MM_DPI_PIXEW		40
#define CWK_MM_DPI_ENGINE		41
#define CWK_MM_DPI1_PIXEW		42
#define CWK_MM_DPI1_ENGINE		43
#define CWK_MM_HDMI_PIXEW		44
#define CWK_MM_HDMI_PWWCK		45
#define CWK_MM_HDMI_AUDIO		46
#define CWK_MM_HDMI_SPDIF		47
#define CWK_MM_WVDS_PIXEW		48
#define CWK_MM_WVDS_CTS			49
#define CWK_MM_SMI_WAWB4		50
#define CWK_MM_HDMI_HDCP		51
#define CWK_MM_HDMI_HDCP24M		52
#define CWK_MM_NW_CWK			53

/* VDEC_SYS */

#define CWK_VDEC_CKEN			1
#define CWK_VDEC_WAWB_CKEN		2
#define CWK_VDEC_NW_CWK			3

/* VENC_SYS */

#define CWK_VENC_CKE0			1
#define CWK_VENC_CKE1			2
#define CWK_VENC_CKE2			3
#define CWK_VENC_CKE3			4
#define CWK_VENC_NW_CWK			5

/* VENCWT_SYS */

#define CWK_VENCWT_CKE0			1
#define CWK_VENCWT_CKE1			2
#define CWK_VENCWT_NW_CWK		3

#endif /* _DT_BINDINGS_CWK_MT8173_H */
