

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Fri Aug  9 22:05:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2_u25_ap_r13
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  343|  343|  343|  343|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_exp_15_7_s_fu_137  |exp_15_7_s  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  270|  270|        27|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    133|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     374|    505|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        -|      -|     161|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     535|    871|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_sdiv_22ns_14svdy_U140  |cnn_sdiv_22ns_14svdy  |        0|      0|  275|  167|    0|
    |grp_exp_15_7_s_fu_137      |exp_15_7_s            |        0|      3|   99|  338|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      3|  374|  505|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_189_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_230_p2                |     +    |      0|  0|  13|           4|           1|
    |m_fu_154_p2                |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_218_p2            |     +    |      0|  0|  19|          14|          14|
    |grp_exp_15_7_s_fu_137_x_V  |     -    |      0|  0|  21|          15|          15|
    |icmp_ln12_fu_148_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1495_fu_169_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln20_fu_183_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_224_p2        |   icmp   |      0|  0|   9|           4|           4|
    |select_ln13_fu_175_p3      |  select  |      0|  0|  14|           1|          14|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 133|          68|          72|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  161|         36|    1|         36|
    |dense_array_V_address0  |   27|          5|    4|         20|
    |i_0_reg_115             |    9|          2|    4|          8|
    |j_0_reg_126             |    9|          2|    4|          8|
    |m_0_reg_92              |    9|          2|    4|          8|
    |p_Val2_1_reg_80         |    9|          2|   14|         28|
    |p_Val2_3_reg_103        |    9|          2|   14|         28|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  233|         51|   45|        136|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  35|   0|   35|          0|
    |dense_array_V_addr_1_reg_290        |   4|   0|    4|          0|
    |grp_exp_15_7_s_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_115                         |   4|   0|    4|          0|
    |i_reg_285                           |   4|   0|    4|          0|
    |j_0_reg_126                         |   4|   0|    4|          0|
    |j_reg_313                           |   4|   0|    4|          0|
    |m_0_reg_92                          |   4|   0|    4|          0|
    |m_reg_262                           |   4|   0|    4|          0|
    |p_Val2_1_reg_80                     |  14|   0|   14|          0|
    |p_Val2_3_reg_103                    |  14|   0|   14|          0|
    |p_Val2_4_reg_300                    |  14|   0|   14|          0|
    |rhs_V_reg_272                       |  15|   0|   15|          0|
    |sext_ln27_reg_295                   |  22|   0|   22|          0|
    |sum_V_reg_305                       |  14|   0|   14|          0|
    |zext_ln29_reg_318                   |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 161|   0|  221|         60|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    soft_max   | return value |
|dense_array_V_address0  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_we0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_d0        | out |   14|  ap_memory | dense_array_V |     array    |
|dense_array_V_q0        |  in |   14|  ap_memory | dense_array_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

