# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../AXI4S-ROM.srcs/sources_1/bd/Receiver/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../AXI4S-ROM.ip_user_files/bd/Receiver/ip/Receiver_axi4stream_vip_0_0/sim/Receiver_axi4stream_vip_0_0_pkg.sv" \
"../../../../AXI4S-ROM.ip_user_files/bd/Receiver/ip/Receiver_axi4stream_vip_0_0/sim/Receiver_axi4stream_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../AXI4S-ROM.srcs/sources_1/bd/Receiver/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../AXI4S-ROM.ip_user_files/bd/Receiver/ip/Receiver_axis_dwidth_converter_0_0/sim/Receiver_axis_dwidth_converter_0_0.v" \
"../../../../AXI4S-ROM.ip_user_files/bd/DataROM/ip/DataROM_blk_mem_gen_0_0/sim/DataROM_blk_mem_gen_0_0.v" \

sv xil_defaultlib  --include "../../../../AXI4S-ROM.srcs/sources_1/bd/Receiver/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../AXI4S-ROM.srcs/sim_1/Testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
