<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rv6xxd.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv6xxd.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv6xxd.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rv6xxd.h.html'>rv6xxd.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rv6xxd.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2011 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/RV6XXD_H">RV6XXD_H</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/RV6XXD_H" data-ref="_M/RV6XXD_H">RV6XXD_H</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* RV6xx power management */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/SPLL_CNTL_MODE" data-ref="_M/SPLL_CNTL_MODE">SPLL_CNTL_MODE</dfn>                                    0x60c</u></td></tr>
<tr><th id="30">30</th><td><u>#       define <dfn class="macro" id="_M/SPLL_DIV_SYNC" data-ref="_M/SPLL_DIV_SYNC">SPLL_DIV_SYNC</dfn>                              (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                    0x618</u></td></tr>
<tr><th id="33">33</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="34">34</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="35">35</th><td><u>#       define <dfn class="macro" id="_M/MOBILE_SU" data-ref="_M/MOBILE_SU">MOBILE_SU</dfn>                                  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="36">36</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                            (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/SW_GPIO_INDEX" data-ref="_M/SW_GPIO_INDEX">SW_GPIO_INDEX</dfn>(x)                           ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/SW_GPIO_INDEX_MASK" data-ref="_M/SW_GPIO_INDEX_MASK">SW_GPIO_INDEX_MASK</dfn>                         (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="41">41</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                           (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                             (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_PAD_EN" data-ref="_M/BACKBIAS_PAD_EN">BACKBIAS_PAD_EN</dfn>                            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_VALUE" data-ref="_M/BACKBIAS_VALUE">BACKBIAS_VALUE</dfn>                             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="46">46</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_DPM_CNTL" data-ref="_M/BACKBIAS_DPM_CNTL">BACKBIAS_DPM_CNTL</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                     (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>                                  0x624</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="51">51</th><td><u>#       define <dfn class="macro" id="_M/YCLK_TURNOFF" data-ref="_M/YCLK_TURNOFF">YCLK_TURNOFF</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="52">52</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF" data-ref="_M/MPLL_TURNOFF">MPLL_TURNOFF</dfn>                               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="53">53</th><td><u>#       define <dfn class="macro" id="_M/SU_MCLK_USE_BCLK" data-ref="_M/SU_MCLK_USE_BCLK">SU_MCLK_USE_BCLK</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="54">54</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="55">55</th><td><u>#       define <dfn class="macro" id="_M/MC_BUSY" data-ref="_M/MC_BUSY">MC_BUSY</dfn>                                    (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="56">56</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                                (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="57">57</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_SLEEP" data-ref="_M/MRDCKA_SLEEP">MRDCKA_SLEEP</dfn>                               (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="58">58</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_SLEEP" data-ref="_M/MRDCKB_SLEEP">MRDCKB_SLEEP</dfn>                               (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="59">59</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_SLEEP" data-ref="_M/MRDCKC_SLEEP">MRDCKC_SLEEP</dfn>                               (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="60">60</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_SLEEP" data-ref="_M/MRDCKD_SLEEP">MRDCKD_SLEEP</dfn>                               (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="61">61</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_SLEEP" data-ref="_M/MRDCKE_SLEEP">MRDCKE_SLEEP</dfn>                               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="62">62</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_SLEEP" data-ref="_M/MRDCKF_SLEEP">MRDCKF_SLEEP</dfn>                               (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="63">63</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_SLEEP" data-ref="_M/MRDCKG_SLEEP">MRDCKG_SLEEP</dfn>                               (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="64">64</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_SLEEP" data-ref="_M/MRDCKH_SLEEP">MRDCKH_SLEEP</dfn>                               (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="65">65</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_RESET" data-ref="_M/MRDCKA_RESET">MRDCKA_RESET</dfn>                               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="66">66</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_RESET" data-ref="_M/MRDCKB_RESET">MRDCKB_RESET</dfn>                               (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="67">67</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_RESET" data-ref="_M/MRDCKC_RESET">MRDCKC_RESET</dfn>                               (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="68">68</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_RESET" data-ref="_M/MRDCKD_RESET">MRDCKD_RESET</dfn>                               (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="69">69</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_RESET" data-ref="_M/MRDCKE_RESET">MRDCKE_RESET</dfn>                               (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="70">70</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_RESET" data-ref="_M/MRDCKF_RESET">MRDCKF_RESET</dfn>                               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_RESET" data-ref="_M/MRDCKG_RESET">MRDCKG_RESET</dfn>                               (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_RESET" data-ref="_M/MRDCKH_RESET">MRDCKH_RESET</dfn>                               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                             (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="75">75</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                  (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="76">76</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP_CTXSW" data-ref="_M/USE_DISPLAY_GAP_CTXSW">USE_DISPLAY_GAP_CTXSW</dfn>                      (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="77">77</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                            (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="78">78</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_CTXSW" data-ref="_M/USE_DISPLAY_URGENT_CTXSW">USE_DISPLAY_URGENT_CTXSW</dfn>                   (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MPLL_FREQ_LEVEL_0" data-ref="_M/MPLL_FREQ_LEVEL_0">MPLL_FREQ_LEVEL_0</dfn>                                 0x6e8</u></td></tr>
<tr><th id="81">81</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_POST_DIV" data-ref="_M/LEVEL0_MPLL_POST_DIV">LEVEL0_MPLL_POST_DIV</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="82">82</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_POST_DIV_MASK" data-ref="_M/LEVEL0_MPLL_POST_DIV_MASK">LEVEL0_MPLL_POST_DIV_MASK</dfn>                  (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_FB_DIV" data-ref="_M/LEVEL0_MPLL_FB_DIV">LEVEL0_MPLL_FB_DIV</dfn>(x)                      ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="84">84</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_FB_DIV_MASK" data-ref="_M/LEVEL0_MPLL_FB_DIV_MASK">LEVEL0_MPLL_FB_DIV_MASK</dfn>                    (0xfff &lt;&lt; 8)</u></td></tr>
<tr><th id="85">85</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_REF_DIV" data-ref="_M/LEVEL0_MPLL_REF_DIV">LEVEL0_MPLL_REF_DIV</dfn>(x)                     ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_REF_DIV_MASK" data-ref="_M/LEVEL0_MPLL_REF_DIV_MASK">LEVEL0_MPLL_REF_DIV_MASK</dfn>                   (0x3f &lt;&lt; 20)</u></td></tr>
<tr><th id="87">87</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_MPLL_DIV_EN" data-ref="_M/LEVEL0_MPLL_DIV_EN">LEVEL0_MPLL_DIV_EN</dfn>                         (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="88">88</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_DLL_BYPASS" data-ref="_M/LEVEL0_DLL_BYPASS">LEVEL0_DLL_BYPASS</dfn>                          (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="89">89</th><td><u>#       define <dfn class="macro" id="_M/LEVEL0_DLL_RESET" data-ref="_M/LEVEL0_DLL_RESET">LEVEL0_DLL_RESET</dfn>                           (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/VID_RT" data-ref="_M/VID_RT">VID_RT</dfn>                                            0x6f8</u></td></tr>
<tr><th id="92">92</th><td><u>#       define <dfn class="macro" id="_M/VID_CRT" data-ref="_M/VID_CRT">VID_CRT</dfn>(x)                                 ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="93">93</th><td><u>#       define <dfn class="macro" id="_M/VID_CRT_MASK" data-ref="_M/VID_CRT_MASK">VID_CRT_MASK</dfn>                               (0x1fff &lt;&lt; 0)</u></td></tr>
<tr><th id="94">94</th><td><u>#       define <dfn class="macro" id="_M/VID_CRTU" data-ref="_M/VID_CRTU">VID_CRTU</dfn>(x)                                ((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="95">95</th><td><u>#       define <dfn class="macro" id="_M/VID_CRTU_MASK" data-ref="_M/VID_CRTU_MASK">VID_CRTU_MASK</dfn>                              (7 &lt;&lt; 13)</u></td></tr>
<tr><th id="96">96</th><td><u>#       define <dfn class="macro" id="_M/SSTU" data-ref="_M/SSTU">SSTU</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="97">97</th><td><u>#       define <dfn class="macro" id="_M/SSTU_MASK" data-ref="_M/SSTU_MASK">SSTU_MASK</dfn>                                  (7 &lt;&lt; 16)</u></td></tr>
<tr><th id="98">98</th><td><u>#       define <dfn class="macro" id="_M/VID_SWT" data-ref="_M/VID_SWT">VID_SWT</dfn>(x)                                 ((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="99">99</th><td><u>#       define <dfn class="macro" id="_M/VID_SWT_MASK" data-ref="_M/VID_SWT_MASK">VID_SWT_MASK</dfn>                               (0x1f &lt;&lt; 19)</u></td></tr>
<tr><th id="100">100</th><td><u>#       define <dfn class="macro" id="_M/BRT" data-ref="_M/BRT">BRT</dfn>(x)                                     ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/BRT_MASK" data-ref="_M/BRT_MASK">BRT_MASK</dfn>                                   (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x70c</u></td></tr>
<tr><th id="104">104</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PROFILE_INDEX_MASK" data-ref="_M/TARGET_PROFILE_INDEX_MASK">TARGET_PROFILE_INDEX_MASK</dfn>                  (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="105">105</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PROFILE_INDEX_SHIFT" data-ref="_M/TARGET_PROFILE_INDEX_SHIFT">TARGET_PROFILE_INDEX_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="106">106</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_MASK" data-ref="_M/CURRENT_PROFILE_INDEX_MASK">CURRENT_PROFILE_INDEX_MASK</dfn>                 (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="107">107</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_SHIFT" data-ref="_M/CURRENT_PROFILE_INDEX_SHIFT">CURRENT_PROFILE_INDEX_SHIFT</dfn>                2</u></td></tr>
<tr><th id="108">108</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX" data-ref="_M/DYN_PWR_ENTER_INDEX">DYN_PWR_ENTER_INDEX</dfn>(x)                     ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="109">109</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX_MASK" data-ref="_M/DYN_PWR_ENTER_INDEX_MASK">DYN_PWR_ENTER_INDEX_MASK</dfn>                   (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="110">110</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX_SHIFT" data-ref="_M/DYN_PWR_ENTER_INDEX_SHIFT">DYN_PWR_ENTER_INDEX_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="111">111</th><td><u>#       define <dfn class="macro" id="_M/CURR_MCLK_INDEX_MASK" data-ref="_M/CURR_MCLK_INDEX_MASK">CURR_MCLK_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="112">112</th><td><u>#       define <dfn class="macro" id="_M/CURR_MCLK_INDEX_SHIFT" data-ref="_M/CURR_MCLK_INDEX_SHIFT">CURR_MCLK_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="113">113</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_MASK" data-ref="_M/CURR_SCLK_INDEX_MASK">CURR_SCLK_INDEX_MASK</dfn>                       (0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_SHIFT" data-ref="_M/CURR_SCLK_INDEX_SHIFT">CURR_SCLK_INDEX_SHIFT</dfn>                      8</u></td></tr>
<tr><th id="115">115</th><td><u>#       define <dfn class="macro" id="_M/CURR_VID_INDEX_MASK" data-ref="_M/CURR_VID_INDEX_MASK">CURR_VID_INDEX_MASK</dfn>                        (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="116">116</th><td><u>#       define <dfn class="macro" id="_M/CURR_VID_INDEX_SHIFT" data-ref="_M/CURR_VID_INDEX_SHIFT">CURR_VID_INDEX_SHIFT</dfn>                       13</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/VID_UPPER_GPIO_CNTL" data-ref="_M/VID_UPPER_GPIO_CNTL">VID_UPPER_GPIO_CNTL</dfn>                               0x740</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_UPPER_GPIO_VALUES" data-ref="_M/CTXSW_UPPER_GPIO_VALUES">CTXSW_UPPER_GPIO_VALUES</dfn>(x)                 ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="120">120</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_UPPER_GPIO_VALUES_MASK" data-ref="_M/CTXSW_UPPER_GPIO_VALUES_MASK">CTXSW_UPPER_GPIO_VALUES_MASK</dfn>               (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="121">121</th><td><u>#       define <dfn class="macro" id="_M/HIGH_UPPER_GPIO_VALUES" data-ref="_M/HIGH_UPPER_GPIO_VALUES">HIGH_UPPER_GPIO_VALUES</dfn>(x)                  ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/HIGH_UPPER_GPIO_VALUES_MASK" data-ref="_M/HIGH_UPPER_GPIO_VALUES_MASK">HIGH_UPPER_GPIO_VALUES_MASK</dfn>                (7 &lt;&lt; 3)</u></td></tr>
<tr><th id="123">123</th><td><u>#       define <dfn class="macro" id="_M/MEDIUM_UPPER_GPIO_VALUES" data-ref="_M/MEDIUM_UPPER_GPIO_VALUES">MEDIUM_UPPER_GPIO_VALUES</dfn>(x)                ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="124">124</th><td><u>#       define <dfn class="macro" id="_M/MEDIUM_UPPER_GPIO_VALUES_MASK" data-ref="_M/MEDIUM_UPPER_GPIO_VALUES_MASK">MEDIUM_UPPER_GPIO_VALUES_MASK</dfn>              (7 &lt;&lt; 6)</u></td></tr>
<tr><th id="125">125</th><td><u>#       define <dfn class="macro" id="_M/LOW_UPPER_GPIO_VALUES" data-ref="_M/LOW_UPPER_GPIO_VALUES">LOW_UPPER_GPIO_VALUES</dfn>(x)                   ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/LOW_UPPER_GPIO_VALUES_MASK" data-ref="_M/LOW_UPPER_GPIO_VALUES_MASK">LOW_UPPER_GPIO_VALUES_MASK</dfn>                 (7 &lt;&lt; 9)</u></td></tr>
<tr><th id="127">127</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_BACKBIAS_VALUE" data-ref="_M/CTXSW_BACKBIAS_VALUE">CTXSW_BACKBIAS_VALUE</dfn>                       (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="128">128</th><td><u>#       define <dfn class="macro" id="_M/HIGH_BACKBIAS_VALUE" data-ref="_M/HIGH_BACKBIAS_VALUE">HIGH_BACKBIAS_VALUE</dfn>                        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="129">129</th><td><u>#       define <dfn class="macro" id="_M/MEDIUM_BACKBIAS_VALUE" data-ref="_M/MEDIUM_BACKBIAS_VALUE">MEDIUM_BACKBIAS_VALUE</dfn>                      (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="130">130</th><td><u>#       define <dfn class="macro" id="_M/LOW_BACKBIAS_VALUE" data-ref="_M/LOW_BACKBIAS_VALUE">LOW_BACKBIAS_VALUE</dfn>                         (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CG_DISPLAY_GAP_CNTL" data-ref="_M/CG_DISPLAY_GAP_CNTL">CG_DISPLAY_GAP_CNTL</dfn>                               0x7dc</u></td></tr>
<tr><th id="133">133</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP" data-ref="_M/DISP1_GAP">DISP1_GAP</dfn>(x)                               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="134">134</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MASK" data-ref="_M/DISP1_GAP_MASK">DISP1_GAP_MASK</dfn>                             (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="135">135</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP" data-ref="_M/DISP2_GAP">DISP2_GAP</dfn>(x)                               ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="136">136</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MASK" data-ref="_M/DISP2_GAP_MASK">DISP2_GAP_MASK</dfn>                             (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="137">137</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT" data-ref="_M/VBI_TIMER_COUNT">VBI_TIMER_COUNT</dfn>(x)                         ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="138">138</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT_MASK" data-ref="_M/VBI_TIMER_COUNT_MASK">VBI_TIMER_COUNT_MASK</dfn>                       (0x3fff &lt;&lt; 4)</u></td></tr>
<tr><th id="139">139</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT" data-ref="_M/VBI_TIMER_UNIT">VBI_TIMER_UNIT</dfn>(x)                          ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="140">140</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT_MASK" data-ref="_M/VBI_TIMER_UNIT_MASK">VBI_TIMER_UNIT_MASK</dfn>                        (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="141">141</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG" data-ref="_M/DISP1_GAP_MCHG">DISP1_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="142">142</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG_MASK" data-ref="_M/DISP1_GAP_MCHG_MASK">DISP1_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="143">143</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG" data-ref="_M/DISP2_GAP_MCHG">DISP2_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="144">144</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG_MASK" data-ref="_M/DISP2_GAP_MCHG_MASK">DISP2_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 26)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CG_THERMAL_CTRL" data-ref="_M/CG_THERMAL_CTRL">CG_THERMAL_CTRL</dfn>                                   0x7f0</u></td></tr>
<tr><th id="147">147</th><td><u>#       define <dfn class="macro" id="_M/DPM_EVENT_SRC" data-ref="_M/DPM_EVENT_SRC">DPM_EVENT_SRC</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="148">148</th><td><u>#       define <dfn class="macro" id="_M/DPM_EVENT_SRC_MASK" data-ref="_M/DPM_EVENT_SRC_MASK">DPM_EVENT_SRC_MASK</dfn>                         (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="149">149</th><td><u>#       define <dfn class="macro" id="_M/THERM_INC_CLK" data-ref="_M/THERM_INC_CLK">THERM_INC_CLK</dfn>                              (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="150">150</th><td><u>#       define <dfn class="macro" id="_M/TOFFSET" data-ref="_M/TOFFSET">TOFFSET</dfn>(x)                                 ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="151">151</th><td><u>#       define <dfn class="macro" id="_M/TOFFSET_MASK" data-ref="_M/TOFFSET_MASK">TOFFSET_MASK</dfn>                               (0xff &lt;&lt; 4)</u></td></tr>
<tr><th id="152">152</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_DPM" data-ref="_M/DIG_THERM_DPM">DIG_THERM_DPM</dfn>(x)                           ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="153">153</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_DPM_MASK" data-ref="_M/DIG_THERM_DPM_MASK">DIG_THERM_DPM_MASK</dfn>                         (0xff &lt;&lt; 12)</u></td></tr>
<tr><th id="154">154</th><td><u>#       define <dfn class="macro" id="_M/CTF_SEL" data-ref="_M/CTF_SEL">CTF_SEL</dfn>(x)                                 ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="155">155</th><td><u>#       define <dfn class="macro" id="_M/CTF_SEL_MASK" data-ref="_M/CTF_SEL_MASK">CTF_SEL_MASK</dfn>                               (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="156">156</th><td><u>#       define <dfn class="macro" id="_M/CTF_PAD_POLARITY" data-ref="_M/CTF_PAD_POLARITY">CTF_PAD_POLARITY</dfn>                           (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="157">157</th><td><u>#       define <dfn class="macro" id="_M/CTF_PAD_EN" data-ref="_M/CTF_PAD_EN">CTF_PAD_EN</dfn>                                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_LOW" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_LOW">CG_SPLL_SPREAD_SPECTRUM_LOW</dfn>                       0x820</u></td></tr>
<tr><th id="160">160</th><td><u>#       define <dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>                                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="161">161</th><td><u>#       define <dfn class="macro" id="_M/CLKS" data-ref="_M/CLKS">CLKS</dfn>(x)                                    ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/CLKS_MASK" data-ref="_M/CLKS_MASK">CLKS_MASK</dfn>                                  (0xff &lt;&lt; 3)</u></td></tr>
<tr><th id="163">163</th><td><u>#       define <dfn class="macro" id="_M/CLKS_SHIFT" data-ref="_M/CLKS_SHIFT">CLKS_SHIFT</dfn>                                 3</u></td></tr>
<tr><th id="164">164</th><td><u>#       define <dfn class="macro" id="_M/CLKV" data-ref="_M/CLKV">CLKV</dfn>(x)                                    ((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="165">165</th><td><u>#       define <dfn class="macro" id="_M/CLKV_MASK" data-ref="_M/CLKV_MASK">CLKV_MASK</dfn>                                  (0x7ff &lt;&lt; 11)</u></td></tr>
<tr><th id="166">166</th><td><u>#       define <dfn class="macro" id="_M/CLKV_SHIFT" data-ref="_M/CLKV_SHIFT">CLKV_SHIFT</dfn>                                 11</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CG_MPLL_SPREAD_SPECTRUM" data-ref="_M/CG_MPLL_SPREAD_SPECTRUM">CG_MPLL_SPREAD_SPECTRUM</dfn>                           0x830</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/CITF_CNTL" data-ref="_M/CITF_CNTL">CITF_CNTL</dfn>					0x200c</u></td></tr>
<tr><th id="170">170</th><td><u>#       define <dfn class="macro" id="_M/BLACKOUT_RD" data-ref="_M/BLACKOUT_RD">BLACKOUT_RD</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="171">171</th><td><u>#       define <dfn class="macro" id="_M/BLACKOUT_WR" data-ref="_M/BLACKOUT_WR">BLACKOUT_WR</dfn>                              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RAMCFG" data-ref="_M/RAMCFG">RAMCFG</dfn>						0x2408</u></td></tr>
<tr><th id="174">174</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_SHIFT" data-ref="_M/NOOFBANK_SHIFT">NOOFBANK_SHIFT</dfn>					0</u></td></tr>
<tr><th id="175">175</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_MASK" data-ref="_M/NOOFBANK_MASK">NOOFBANK_MASK</dfn>					0x00000001</u></td></tr>
<tr><th id="176">176</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_SHIFT" data-ref="_M/NOOFRANK_SHIFT">NOOFRANK_SHIFT</dfn>					1</u></td></tr>
<tr><th id="177">177</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_MASK" data-ref="_M/NOOFRANK_MASK">NOOFRANK_MASK</dfn>					0x00000002</u></td></tr>
<tr><th id="178">178</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_SHIFT" data-ref="_M/NOOFROWS_SHIFT">NOOFROWS_SHIFT</dfn>					2</u></td></tr>
<tr><th id="179">179</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_MASK" data-ref="_M/NOOFROWS_MASK">NOOFROWS_MASK</dfn>					0x0000001C</u></td></tr>
<tr><th id="180">180</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_SHIFT" data-ref="_M/NOOFCOLS_SHIFT">NOOFCOLS_SHIFT</dfn>					5</u></td></tr>
<tr><th id="181">181</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_MASK" data-ref="_M/NOOFCOLS_MASK">NOOFCOLS_MASK</dfn>					0x00000060</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_SHIFT" data-ref="_M/CHANSIZE_SHIFT">CHANSIZE_SHIFT</dfn>					7</u></td></tr>
<tr><th id="183">183</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_MASK" data-ref="_M/CHANSIZE_MASK">CHANSIZE_MASK</dfn>					0x00000080</u></td></tr>
<tr><th id="184">184</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_SHIFT" data-ref="_M/BURSTLENGTH_SHIFT">BURSTLENGTH_SHIFT</dfn>				8</u></td></tr>
<tr><th id="185">185</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_MASK" data-ref="_M/BURSTLENGTH_MASK">BURSTLENGTH_MASK</dfn>				0x00000100</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_OVERRIDE" data-ref="_M/CHANSIZE_OVERRIDE">CHANSIZE_OVERRIDE</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SQM_RATIO" data-ref="_M/SQM_RATIO">SQM_RATIO</dfn>					0x2424</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/STATE0" data-ref="_M/STATE0">STATE0</dfn>(x)                                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/STATE0_MASK" data-ref="_M/STATE0_MASK">STATE0_MASK</dfn>                              (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/STATE1" data-ref="_M/STATE1">STATE1</dfn>(x)                                ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="192">192</th><td><u>#       define <dfn class="macro" id="_M/STATE1_MASK" data-ref="_M/STATE1_MASK">STATE1_MASK</dfn>                              (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="193">193</th><td><u>#       define <dfn class="macro" id="_M/STATE2" data-ref="_M/STATE2">STATE2</dfn>(x)                                ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/STATE2_MASK" data-ref="_M/STATE2_MASK">STATE2_MASK</dfn>                              (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/STATE3" data-ref="_M/STATE3">STATE3</dfn>(x)                                ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/STATE3_MASK" data-ref="_M/STATE3_MASK">STATE3_MASK</dfn>                              (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/ARB_RFSH_CNTL" data-ref="_M/ARB_RFSH_CNTL">ARB_RFSH_CNTL</dfn>					0x2460</u></td></tr>
<tr><th id="199">199</th><td><u>#       define <dfn class="macro" id="_M/ENABLE" data-ref="_M/ENABLE">ENABLE</dfn>                                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ARB_RFSH_RATE" data-ref="_M/ARB_RFSH_RATE">ARB_RFSH_RATE</dfn>					0x2464</u></td></tr>
<tr><th id="201">201</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE0" data-ref="_M/POWERMODE0">POWERMODE0</dfn>(x)                            ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="202">202</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE0_MASK" data-ref="_M/POWERMODE0_MASK">POWERMODE0_MASK</dfn>                          (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE1" data-ref="_M/POWERMODE1">POWERMODE1</dfn>(x)                            ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE1_MASK" data-ref="_M/POWERMODE1_MASK">POWERMODE1_MASK</dfn>                          (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="205">205</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE2" data-ref="_M/POWERMODE2">POWERMODE2</dfn>(x)                            ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="206">206</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE2_MASK" data-ref="_M/POWERMODE2_MASK">POWERMODE2_MASK</dfn>                          (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="207">207</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE3" data-ref="_M/POWERMODE3">POWERMODE3</dfn>(x)                            ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="208">208</th><td><u>#       define <dfn class="macro" id="_M/POWERMODE3_MASK" data-ref="_M/POWERMODE3_MASK">POWERMODE3_MASK</dfn>                          (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_DRAM" data-ref="_M/MC_SEQ_DRAM">MC_SEQ_DRAM</dfn>					0x2608</u></td></tr>
<tr><th id="211">211</th><td><u>#       define <dfn class="macro" id="_M/CKE_DYN" data-ref="_M/CKE_DYN">CKE_DYN</dfn>                                  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CMD" data-ref="_M/MC_SEQ_CMD">MC_SEQ_CMD</dfn>					0x26c4</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RESERVE_S" data-ref="_M/MC_SEQ_RESERVE_S">MC_SEQ_RESERVE_S</dfn>				0x2890</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RESERVE_M" data-ref="_M/MC_SEQ_RESERVE_M">MC_SEQ_RESERVE_M</dfn>				0x2894</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/LVTMA_DATA_SYNCHRONIZATION" data-ref="_M/LVTMA_DATA_SYNCHRONIZATION">LVTMA_DATA_SYNCHRONIZATION</dfn>                      0x7adc</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/LVTMA_PFREQCHG" data-ref="_M/LVTMA_PFREQCHG">LVTMA_PFREQCHG</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DCE3_LVTMA_DATA_SYNCHRONIZATION" data-ref="_M/DCE3_LVTMA_DATA_SYNCHRONIZATION">DCE3_LVTMA_DATA_SYNCHRONIZATION</dfn>                 0x7f98</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* PCIE indirect regs */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/PCIE_P_CNTL" data-ref="_M/PCIE_P_CNTL">PCIE_P_CNTL</dfn>                                       0x40</u></td></tr>
<tr><th id="224">224</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_PWRDN_IN_L1L23" data-ref="_M/P_PLL_PWRDN_IN_L1L23">P_PLL_PWRDN_IN_L1L23</dfn>                       (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="225">225</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_BUF_PDNB" data-ref="_M/P_PLL_BUF_PDNB">P_PLL_BUF_PDNB</dfn>                             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="226">226</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_PDNB" data-ref="_M/P_PLL_PDNB">P_PLL_PDNB</dfn>                                 (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="227">227</th><td><u>#       define <dfn class="macro" id="_M/P_ALLOW_PRX_FRONTEND_SHUTOFF" data-ref="_M/P_ALLOW_PRX_FRONTEND_SHUTOFF">P_ALLOW_PRX_FRONTEND_SHUTOFF</dfn>               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="228">228</th><td><i>/* PCIE PORT indirect regs */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL" data-ref="_M/PCIE_LC_CNTL">PCIE_LC_CNTL</dfn>                                      0xa0</u></td></tr>
<tr><th id="230">230</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY" data-ref="_M/LC_L0S_INACTIVITY">LC_L0S_INACTIVITY</dfn>(x)                       ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="231">231</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_MASK" data-ref="_M/LC_L0S_INACTIVITY_MASK">LC_L0S_INACTIVITY_MASK</dfn>                     (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="232">232</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_SHIFT" data-ref="_M/LC_L0S_INACTIVITY_SHIFT">LC_L0S_INACTIVITY_SHIFT</dfn>                    8</u></td></tr>
<tr><th id="233">233</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY" data-ref="_M/LC_L1_INACTIVITY">LC_L1_INACTIVITY</dfn>(x)                        ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="234">234</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_MASK" data-ref="_M/LC_L1_INACTIVITY_MASK">LC_L1_INACTIVITY_MASK</dfn>                      (0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="235">235</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_SHIFT" data-ref="_M/LC_L1_INACTIVITY_SHIFT">LC_L1_INACTIVITY_SHIFT</dfn>                     12</u></td></tr>
<tr><th id="236">236</th><td><u>#       define <dfn class="macro" id="_M/LC_PMI_TO_L1_DIS" data-ref="_M/LC_PMI_TO_L1_DIS">LC_PMI_TO_L1_DIS</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="237">237</th><td><u>#       define <dfn class="macro" id="_M/LC_ASPM_TO_L1_DIS" data-ref="_M/LC_ASPM_TO_L1_DIS">LC_ASPM_TO_L1_DIS</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4</u></td></tr>
<tr><th id="239">239</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN" data-ref="_M/LC_GEN2_EN">LC_GEN2_EN</dfn>                                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="240">240</th><td><u>#       define <dfn class="macro" id="_M/LC_INITIATE_LINK_SPEED_CHANGE" data-ref="_M/LC_INITIATE_LINK_SPEED_CHANGE">LC_INITIATE_LINK_SPEED_CHANGE</dfn>              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="241">241</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE" data-ref="_M/LC_CURRENT_DATA_RATE">LC_CURRENT_DATA_RATE</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="242">242</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL">LC_HW_VOLTAGE_IF_CONTROL</dfn>(x)                ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="243">243</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK">LC_HW_VOLTAGE_IF_CONTROL_MASK</dfn>              (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="244">244</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT">LC_HW_VOLTAGE_IF_CONTROL_SHIFT</dfn>             12</u></td></tr>
<tr><th id="245">245</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="246">246</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="25">endif</span></u></td></tr>
<tr><th id="249">249</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rv6xx_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rv6xx_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
