#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5cf777c0fae0 .scope module, "sequence_test" "sequence_test" 2 4;
 .timescale -11 -12;
L_0x7d7ca1084018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5cf777c305e0_0 .net/2u *"_ivl_0", 7 0, L_0x7d7ca1084018;  1 drivers
v0x5cf777c306e0_0 .var "clk", 0 0;
v0x5cf777c307a0_0 .var "enable", 0 0;
v0x5cf777c308d0_0 .net "out", 7 0, L_0x5cf777c31300;  1 drivers
v0x5cf777c30970_0 .var "reset", 0 0;
v0x5cf777c30aa0_0 .var "x", 7 0;
v0x5cf777c30b40_0 .net "x_n_1", 7 0, L_0x5cf777c30c00;  1 drivers
E_0x5cf777c0d530 .event posedge, v0x5cf777bfbda0_0;
L_0x5cf777c30c00 .arith/sub 8, v0x5cf777c30aa0_0, L_0x7d7ca1084018;
S_0x5cf777c0fc70 .scope module, "SEQ" "sequence" 2 38, 3 4 0, S_0x5cf777c0fae0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable_start";
    .port_info 3 /INPUT 8 "x_n";
    .port_info 4 /INPUT 8 "x_n_1";
    .port_info 5 /OUTPUT 8 "y";
P_0x5cf777c003f0 .param/l "a" 0 3 14, C4<00000010>;
P_0x5cf777c00430 .param/l "aa" 0 3 16, C4<00000100>;
P_0x5cf777c00470 .param/l "ab" 0 3 17, C4<00000110>;
P_0x5cf777c004b0 .param/l "b" 0 3 15, C4<00000011>;
v0x5cf777c2fcd0_0 .net *"_ivl_14", 7 0, L_0x5cf777c30e70;  1 drivers
v0x5cf777c2fdd0_0 .net *"_ivl_16", 7 0, L_0x5cf777c30f90;  1 drivers
v0x5cf777c2feb0_0 .net *"_ivl_17", 7 0, L_0x5cf777c31030;  1 drivers
v0x5cf777c2ff70_0 .net *"_ivl_20", 7 0, L_0x5cf777c311d0;  1 drivers
v0x5cf777c30050_0 .net "clk", 0 0, v0x5cf777c306e0_0;  1 drivers
v0x5cf777c30140_0 .net "enable_start", 0 0, v0x5cf777c307a0_0;  1 drivers
v0x5cf777c301e0_0 .net "mult_result", 23 0, L_0x5cf777c30d10;  1 drivers
v0x5cf777c302a0_0 .net "reset", 0 0, v0x5cf777c30970_0;  1 drivers
v0x5cf777c30340_0 .net "x_n", 7 0, v0x5cf777c30aa0_0;  1 drivers
v0x5cf777c30400_0 .net "x_n_1", 7 0, L_0x5cf777c30c00;  alias, 1 drivers
v0x5cf777c304a0_0 .net "y", 7 0, L_0x5cf777c31300;  alias, 1 drivers
L_0x5cf777c30d10 .concat8 [ 8 8 8 0], v0x5cf777c2e5d0_0, v0x5cf777c2eec0_0, v0x5cf777c2f7f0_0;
L_0x5cf777c30e70 .part L_0x5cf777c30d10, 0, 8;
L_0x5cf777c30f90 .part L_0x5cf777c30d10, 8, 8;
L_0x5cf777c31030 .arith/sum 8, L_0x5cf777c30e70, L_0x5cf777c30f90;
L_0x5cf777c311d0 .part L_0x5cf777c30d10, 16, 8;
L_0x5cf777c31300 .arith/sum 8, L_0x5cf777c31030, L_0x5cf777c311d0;
S_0x5cf777c071d0 .scope module, "MULT_AAY" "mult_2t" 3 23, 4 2 0, S_0x5cf777c0fc70;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "multipliable_1";
    .port_info 4 /INPUT 8 "multipliable_2";
    .port_info 5 /OUTPUT 8 "mult_result";
v0x5cf777bfbda0_0 .net "clk", 0 0, v0x5cf777c306e0_0;  alias, 1 drivers
v0x5cf777bfbe70_0 .net "enable", 0 0, v0x5cf777c307a0_0;  alias, 1 drivers
v0x5cf777c2e510_0 .var "mult_delay", 31 0;
v0x5cf777c2e5d0_0 .var "mult_result", 7 0;
L_0x7d7ca1084060 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5cf777c2e6b0_0 .net "multipliable_1", 7 0, L_0x7d7ca1084060;  1 drivers
v0x5cf777c2e7e0_0 .net "multipliable_2", 7 0, L_0x5cf777c31300;  alias, 1 drivers
v0x5cf777c2e8c0_0 .net "reset", 0 0, v0x5cf777c30970_0;  alias, 1 drivers
E_0x5cf777bf3180/0 .event negedge, v0x5cf777c2e8c0_0;
E_0x5cf777bf3180/1 .event posedge, v0x5cf777bfbda0_0;
E_0x5cf777bf3180 .event/or E_0x5cf777bf3180/0, E_0x5cf777bf3180/1;
S_0x5cf777c2ea40 .scope module, "MULT_ABX" "mult_2t" 3 33, 4 2 0, S_0x5cf777c0fc70;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "multipliable_1";
    .port_info 4 /INPUT 8 "multipliable_2";
    .port_info 5 /OUTPUT 8 "mult_result";
v0x5cf777c2ece0_0 .net "clk", 0 0, v0x5cf777c306e0_0;  alias, 1 drivers
v0x5cf777c2ed80_0 .net "enable", 0 0, v0x5cf777c307a0_0;  alias, 1 drivers
v0x5cf777c2ee20_0 .var "mult_delay", 31 0;
v0x5cf777c2eec0_0 .var "mult_result", 7 0;
L_0x7d7ca10840a8 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x5cf777c2ef80_0 .net "multipliable_1", 7 0, L_0x7d7ca10840a8;  1 drivers
v0x5cf777c2f0b0_0 .net "multipliable_2", 7 0, L_0x5cf777c30c00;  alias, 1 drivers
v0x5cf777c2f190_0 .net "reset", 0 0, v0x5cf777c30970_0;  alias, 1 drivers
S_0x5cf777c2f2d0 .scope module, "MULT_BX" "mult_2t" 3 43, 4 2 0, S_0x5cf777c0fc70;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "multipliable_1";
    .port_info 4 /INPUT 8 "multipliable_2";
    .port_info 5 /OUTPUT 8 "mult_result";
v0x5cf777c2f550_0 .net "clk", 0 0, v0x5cf777c306e0_0;  alias, 1 drivers
v0x5cf777c2f640_0 .net "enable", 0 0, v0x5cf777c307a0_0;  alias, 1 drivers
v0x5cf777c2f750_0 .var "mult_delay", 31 0;
v0x5cf777c2f7f0_0 .var "mult_result", 7 0;
L_0x7d7ca10840f0 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x5cf777c2f8d0_0 .net "multipliable_1", 7 0, L_0x7d7ca10840f0;  1 drivers
v0x5cf777c2fa00_0 .net "multipliable_2", 7 0, v0x5cf777c30aa0_0;  alias, 1 drivers
v0x5cf777c2fae0_0 .net "reset", 0 0, v0x5cf777c30970_0;  alias, 1 drivers
    .scope S_0x5cf777c071d0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cf777c2e5d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf777c2e510_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5cf777c071d0;
T_1 ;
    %wait E_0x5cf777bf3180;
    %load/vec4 v0x5cf777c2e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cf777c2e510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cf777c2e5d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5cf777bfbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5cf777c2e6b0_0;
    %pad/u 32;
    %load/vec4 v0x5cf777c2e7e0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5cf777c2e510_0, 0;
T_1.2 ;
    %load/vec4 v0x5cf777c2e510_0;
    %pad/u 8;
    %assign/vec4 v0x5cf777c2e5d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cf777c2ea40;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cf777c2eec0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf777c2ee20_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5cf777c2ea40;
T_3 ;
    %wait E_0x5cf777bf3180;
    %load/vec4 v0x5cf777c2f190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cf777c2ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cf777c2eec0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cf777c2ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5cf777c2ef80_0;
    %pad/u 32;
    %load/vec4 v0x5cf777c2f0b0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5cf777c2ee20_0, 0;
T_3.2 ;
    %load/vec4 v0x5cf777c2ee20_0;
    %pad/u 8;
    %assign/vec4 v0x5cf777c2eec0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cf777c2f2d0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cf777c2f7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf777c2f750_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5cf777c2f2d0;
T_5 ;
    %wait E_0x5cf777bf3180;
    %load/vec4 v0x5cf777c2fae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cf777c2f750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cf777c2f7f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5cf777c2f640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5cf777c2f8d0_0;
    %pad/u 32;
    %load/vec4 v0x5cf777c2fa00_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5cf777c2f750_0, 0;
T_5.2 ;
    %load/vec4 v0x5cf777c2f750_0;
    %pad/u 8;
    %assign/vec4 v0x5cf777c2f7f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5cf777c0fae0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf777c306e0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5cf777c30aa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cf777c30970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cf777c307a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5cf777c0fae0;
T_7 ;
    %vpi_call 2 7 "$dumpfile", "sequence_simulation.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cf777c0fae0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5cf777c0fae0;
T_8 ;
    %delay 50, 0;
    %load/vec4 v0x5cf777c306e0_0;
    %nor/r;
    %store/vec4 v0x5cf777c306e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5cf777c0fae0;
T_9 ;
    %wait E_0x5cf777c0d530;
    %load/vec4 v0x5cf777c30aa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cf777c30aa0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5cf777c0fae0;
T_10 ;
    %delay 910, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf777c30970_0, 0;
    %end;
    .thread T_10;
    .scope S_0x5cf777c0fae0;
T_11 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf777c307a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf777c307a0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5cf777c0fae0;
T_12 ;
    %vpi_call 2 49 "$monitor", "At time %t, reset : %b, en : %b, in : %b, %b, out %b", $time, v0x5cf777c30970_0, v0x5cf777c307a0_0, v0x5cf777c30aa0_0, v0x5cf777c30b40_0, v0x5cf777c308d0_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenches/sequence_tb.v";
    "src/sequence.v";
    "src//mult_2t.v";
