\BOOKMARK [1][-]{section.1}{Introdu\347\343o}{}% 1
\BOOKMARK [1][-]{section.2}{Objetivo}{}% 2
\BOOKMARK [1][-]{section.3}{Material Utilizado}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{FPGA VC7203}{section.3}% 4
\BOOKMARK [2][-]{subsection.3.2}{TB-FMCH-HDMI2-TX e TB-FMCH-HDMI2-RX}{section.3}% 5
\BOOKMARK [1][-]{section.4}{Arquitetura}{}% 6
\BOOKMARK [2][-]{subsection.4.1}{Gera\347\343o do m\363dulo GTX}{section.4}% 7
\BOOKMARK [2][-]{subsection.4.2}{Arquitetura D}{section.4}% 8
\BOOKMARK [2][-]{subsection.4.3}{Arquitetura E}{section.4}% 9
\BOOKMARK [1][-]{section.5}{Configura\347\343o do setup}{}% 10
\BOOKMARK [2][-]{subsection.5.1}{FPGA VC7203}{section.5}% 11
\BOOKMARK [3][-]{subsubsection.5.1.1}{Programa\347\343o do m\363dulo gerador do sinal de rel\363gio de refer\352ncia}{subsection.5.1}% 12
\BOOKMARK [3][-]{subsubsection.5.1.2}{Programa\347\343o da FPGA com o respetivo bitstream}{subsection.5.1}% 13
\BOOKMARK [2][-]{subsection.5.2}{TB-FMCH-HDMI TX e TB-FMCH-HDMI RX}{section.5}% 14
\BOOKMARK [2][-]{subsection.5.3}{Arquitetura D}{section.5}% 15
\BOOKMARK [2][-]{subsection.5.4}{Arquitetura E}{section.5}% 16
\BOOKMARK [1][-]{section.6}{Utiliza\347\343o dos recursos da FPGA}{}% 17
\BOOKMARK [1][-]{section.7}{Resultados}{}% 18
\BOOKMARK [2][-]{subsection.7.1}{Arquitetura D}{section.7}% 19
\BOOKMARK [2][-]{subsection.7.2}{Arquitetura E}{section.7}% 20
