# vsim -novopt work.hvl_top work.hdl_top -l spi_simulate.log -c -do "log -r /*; add wave -r /*; run -all;" -wlf waveform.wlf 
# Start time: 02:24:18 on Oct 28,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.hvl_top
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.test_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_virtual_seq_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_env_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_slave_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_globals_pkg
# Loading sv_std.std
# Loading work.spi_globals_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.spi_slave_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_master_pkg
# Loading work.spi_master_pkg
# Loading work.spi_env_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_slave_seq_pkg
# Loading work.spi_slave_seq_pkg
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_master_seq_pkg
# Loading work.spi_master_seq_pkg
# Loading work.spi_virtual_seq_pkg
# Loading work.test_pkg
# Loading work.hvl_top
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.hdl_top
# Loading work.hdl_top
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.spi_if
# Loading work.spi_if
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.slave_agent_bfm
# Loading work.slave_agent_bfm
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.slave_driver_bfm
# Loading work.slave_driver_bfm
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.slave_monitor_bfm
# Loading work.slave_monitor_bfm
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.master_agent_bfm
# Loading work.master_agent_bfm
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.master_driver_bfm
# Loading work.master_driver_bfm
# Refreshing /hwetools/work_area/frontend/deepikapatil/spi_avip/sim/questa_sim/work.master_monitor_bfm
# Loading work.master_monitor_bfm
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# HDL_TOP
# Slave Driver BFM
# Slave Monitor BFM
# Slave Agent BFM
# Master driver BFM
# Master Monitor BFM
# Master Agent BFM
# UVM_INFO ../../src/hvl_top/env/env.sv(68) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] ENV: build_phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------
# Name                          Type                        Size  Value
# ---------------------------------------------------------------------
# uvm_test_top                  base_test                   -     @473 
#   env_h                       env                         -     @511 
#     master_agent_h            master_agent                -     @519 
#       master_drv_proxy_h      master_driver_proxy         -     @651 
#         rsp_port              uvm_analysis_port           -     @666 
#         seq_item_port         uvm_seq_item_pull_port      -     @658 
#       master_mon_proxy_h      master_monitor_proxy        -     @783 
#         master_analysis_port  uvm_analysis_port           -     @791 
#       master_seqr_h           master_sequencer            -     @674 
#         rsp_export            uvm_analysis_export         -     @681 
#         seq_item_export       uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     scoreboard_h              spi_scoreboard              -     @642 
#       master_analysis_fifo    uvm_tlm_analysis_fifo #(T)  -     @804 
#         analysis_export       uvm_analysis_imp            -     @843 
#         get_ap                uvm_analysis_port           -     @835 
#         get_peek_export       uvm_get_peek_imp            -     @819 
#         put_ap                uvm_analysis_port           -     @827 
#         put_export            uvm_put_imp                 -     @811 
#       slave_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export       uvm_analysis_imp            -     @890 
#         get_ap                uvm_analysis_port           -     @882 
#         get_peek_export       uvm_get_peek_imp            -     @866 
#         put_ap                uvm_analysis_port           -     @874 
#         put_export            uvm_put_imp                 -     @858 
#     slave_agent_h[0]          slave_agent                 -     @526 
#       slave_drv_proxy_h       slave_driver_proxy          -     @900 
#         rsp_port              uvm_analysis_port           -     @915 
#         seq_item_port         uvm_seq_item_pull_port      -     @907 
#       slave_mon_proxy_h       slave_monitor_proxy         -     @1032
#         slave_analysis_port   uvm_analysis_port           -     @1039
#       slave_seqr_h            slave_sequencer             -     @923 
#         rsp_export            uvm_analysis_export         -     @930 
#         seq_item_export       uvm_seq_item_pull_imp       -     @1024
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     virtual_seqr_h            virtual_sequencer           -     @533 
#       master_seqr_h           master_sequencer            -     @1060
#         rsp_export            uvm_analysis_export         -     @1067
#         seq_item_export       uvm_seq_item_pull_imp       -     @1161
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       rsp_export              uvm_analysis_export         -     @540 
#       seq_item_export         uvm_seq_item_pull_imp       -     @634 
#       slave_seqr_h            slave_sequencer             -     @1169
#         rsp_export            uvm_analysis_export         -     @1176
#         seq_item_export       uvm_seq_item_pull_imp       -     @1270
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       arbitration_queue       array                       0     -    
#       lock_queue              array                       0     -    
#       num_last_reqs           integral                    32    'd1  
#       num_last_rsps           integral                    32    'd1  
# ---------------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# [uvm_test_top.env_h]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /hvl_top
# End time: 02:24:28 on Oct 28,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
