{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520863166914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520863166920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 22:59:26 2018 " "Processing started: Mon Mar 12 22:59:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520863166920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520863166920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520863166920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520863167560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520863167560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520863177097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520863177097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4 " "Found entity 1: rc4" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520863177102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520863177102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rc4 " "Elaborating entity \"rc4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520863177137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Si rc4.v(20) " "Verilog HDL or VHDL warning at rc4.v(20): object \"Si\" assigned a value but never read" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520863177138 "|rc4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sj rc4.v(20) " "Verilog HDL or VHDL warning at rc4.v(20): object \"Sj\" assigned a value but never read" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520863177138 "|rc4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rc4.v(120) " "Verilog HDL assignment warning at rc4.v(120): truncated value with size 32 to match size of target (8)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520863177140 "|rc4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:SBox " "Elaborating entity \"ram\" for hierarchy \"ram:SBox\"" {  } { { "rc4.v" "SBox" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520863177183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[0\] GND " "Pin \"ckey\[0\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[1\] GND " "Pin \"ckey\[1\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[2\] GND " "Pin \"ckey\[2\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[3\] GND " "Pin \"ckey\[3\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[4\] GND " "Pin \"ckey\[4\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[5\] GND " "Pin \"ckey\[5\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[6\] GND " "Pin \"ckey\[6\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ckey\[7\] GND " "Pin \"ckey\[7\]\" is stuck at GND" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|ckey[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Pin \"done\" is stuck at VCC" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520863179541 "|rc4|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1520863179541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520863179579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520863179853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520863179853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cipher_req " "No output dependent on input pin \"cipher_req\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|cipher_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[0\] " "No output dependent on input pin \"key_length\[0\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[1\] " "No output dependent on input pin \"key_length\[1\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[2\] " "No output dependent on input pin \"key_length\[2\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[3\] " "No output dependent on input pin \"key_length\[3\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[4\] " "No output dependent on input pin \"key_length\[4\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[5\] " "No output dependent on input pin \"key_length\[5\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[6\] " "No output dependent on input pin \"key_length\[6\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_length\[7\] " "No output dependent on input pin \"key_length\[7\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key_length[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[9\] " "No output dependent on input pin \"key\[9\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[5\] " "No output dependent on input pin \"key\[5\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[13\] " "No output dependent on input pin \"key\[13\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[10\] " "No output dependent on input pin \"key\[10\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[14\] " "No output dependent on input pin \"key\[14\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[8\] " "No output dependent on input pin \"key\[8\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[12\] " "No output dependent on input pin \"key\[12\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[7\] " "No output dependent on input pin \"key\[7\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[11\] " "No output dependent on input pin \"key\[11\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[15\] " "No output dependent on input pin \"key\[15\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[26\] " "No output dependent on input pin \"key\[26\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[22\] " "No output dependent on input pin \"key\[22\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[18\] " "No output dependent on input pin \"key\[18\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[30\] " "No output dependent on input pin \"key\[30\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[21\] " "No output dependent on input pin \"key\[21\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[25\] " "No output dependent on input pin \"key\[25\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[17\] " "No output dependent on input pin \"key\[17\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[29\] " "No output dependent on input pin \"key\[29\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[24\] " "No output dependent on input pin \"key\[24\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[20\] " "No output dependent on input pin \"key\[20\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[16\] " "No output dependent on input pin \"key\[16\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[28\] " "No output dependent on input pin \"key\[28\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[23\] " "No output dependent on input pin \"key\[23\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[27\] " "No output dependent on input pin \"key\[27\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[19\] " "No output dependent on input pin \"key\[19\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[31\] " "No output dependent on input pin \"key\[31\]\"" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520863180056 "|rc4|key[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1520863180056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520863180057 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520863180057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520863180057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520863180118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 22:59:40 2018 " "Processing ended: Mon Mar 12 22:59:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520863180118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520863180118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520863180118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520863180118 ""}
