
a1.elf:     file format elf32-littlenios2
a1.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00015dec memsz 0x00015dec flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000024f0 memsz 0x0007fa14 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00015bc4  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000006e4  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001e0c  080006e4  080006e4  000176e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7d1  080024f0  080024f0  000194f0  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000194f0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e88  00000000  00000000  00019518  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002405  00000000  00000000  0001a3a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002e6aa  00000000  00000000  0001c7a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000095c5  00000000  00000000  0004ae4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a7c4  00000000  00000000  00054414  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002e38  00000000  00000000  0006ebd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a8c  00000000  00000000  00071a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000dd82  00000000  00000000  0007449c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  00082220  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000950  00000000  00000000  00082270  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000880bd  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  000880c0  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000880c5  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000880c6  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000880c7  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000880cb  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000880cf  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  000880d3  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  000880dc  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  000880e5  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  000880ee  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000013  00000000  00000000  000880f3  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000adc75  00000000  00000000  00088106  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080006e4 l    d  .rwdata	00000000 .rwdata
080024f0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0000028c l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080024f4 l     O .bss	00000004 uxTopCoRoutineReadyPriority
080024f8 l     O .bss	00000004 xCoRoutineTickCount
080024fc l     O .bss	00000004 xLastTickCount
08002500 l     O .bss	00000004 xPassedTicks
00000780 l     F .text	0000009c prvInitialiseCoRoutineLists
08002590 l     O .bss	00000028 pxReadyCoRoutineLists
08002508 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002504 l     O .bss	00000004 pxDelayedCoRoutineList
00000470 l     F .text	000000d4 prvCheckPendingReadyList
080025e0 l     O .bss	00000014 xPendingReadyCoRoutineList
00000544 l     F .text	00000150 prvCheckDelayedList
080025b8 l     O .bss	00000014 xDelayedCoRoutineList1
080025cc l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 event_groups.c
00000f44 l     F .text	00000078 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002490 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002494 l     O .rwdata	00000004 xTotalHeapSize
0800250c l     O .bss	00000004 pxEnd
08002498 l     O .rwdata	00000004 xFreeBytesRemaining
0000120c l     F .text	000000c0 prvHeapInit
08002510 l     O .bss	00000008 xStart
000012cc l     F .text	00000138 prvInsertBlockIntoFreeList
080025f4 l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016cc l     F .text	00000028 prvReadGp
00001830 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
0000270c l     F .text	00000194 prvCopyDataToQueue
00002ac4 l     F .text	00000058 prvIsQueueFull
0000293c l     F .text	000000f0 prvUnlockQueue
000028a0 l     F .text	0000009c prvCopyDataFromQueue
00002a2c l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0800251c l     O .bss	00000004 uxTasksDeleted
08002520 l     O .bss	00000004 uxCurrentNumberOfTasks
08002524 l     O .bss	00000004 xTickCount
08002528 l     O .bss	00000004 uxTopReadyPriority
0800252c l     O .bss	00000004 xSchedulerRunning
08002530 l     O .bss	00000004 uxPendedTicks
08002534 l     O .bss	00000004 xYieldPending
08002538 l     O .bss	00000004 xNumOfOverflows
0800253c l     O .bss	00000004 uxTaskNumber
0800249c l     O .rwdata	00000004 xNextTaskUnblockTime
08002540 l     O .bss	00000004 uxSchedulerSuspended
00003c10 l     F .text	000000d8 prvAllocateTCBAndStack
00003910 l     F .text	0000013c prvInitialiseTCBVariables
00003a4c l     F .text	000000a8 prvInitialiseTaskLists
0807f5f4 l     O .bss	000000f0 pxReadyTasksLists
0807f720 l     O .bss	00000014 xTasksWaitingTermination
00003dfc l     F .text	00000070 prvResetNextTaskUnblockTime
00003b98 l     F .text	00000078 prvAddCurrentTaskToDelayedList
000038f4 l     F .text	0000001c prvIdleTask
0807f70c l     O .bss	00000014 xPendingReadyList
08002544 l     O .bss	00000004 pxDelayedTaskList
08002548 l     O .bss	00000004 pxOverflowDelayedTaskList
0800003c l     O .rodata	00000014 ucExpectedStackBytes.2768
00003af4 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f6e4 l     O .bss	00000014 xDelayedTaskList1
0807f6f8 l     O .bss	00000014 xDelayedTaskList2
00003dc0 l     F .text	0000003c prvDeleteTCB
00003ce8 l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0800254c l     O .bss	00000004 xTimerQueue
00005044 l     F .text	0000007c prvCheckForValidListAndQueue
00004b50 l     F .text	00000034 prvTimerTask
00004aa4 l     F .text	000000ac prvProcessExpiredTimer
08002554 l     O .bss	00000004 pxCurrentTimerList
00004ce8 l     F .text	000000cc prvInsertTimerInActiveList
00004c24 l     F .text	00000060 prvGetNextExpireTime
00004b84 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004db4 l     F .text	0000018c prvProcessReceivedCommands
00004c84 l     F .text	00000064 prvSampleTimeNow
08002550 l     O .bss	00000004 xLastTime.2546
00004f40 l     F .text	00000104 prvSwitchTimerLists
08002558 l     O .bss	00000004 pxOverflowTimerList
0807f734 l     O .bss	00000014 xActiveTimerList1
0807f748 l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000556c l     F .text	00000058 __sprint_r
080000dc l     O .rodata	00000010 blanks.3452
080000cc l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
000075d0 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00008fcc l     F .text	00000058 std
000090d8 l     F .text	00000008 __fp_lock
000090e0 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080006e4 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
080024ac l     O .rwdata	00000004 charset
08000110 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000258 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
0000d134 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e260 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0000ead4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000eb34 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000ec34 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000ed54 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000eea4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000f0d0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080024d4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
0000f39c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
080010a0 l     O .rwdata	000000d8 flash_controller
08001178 l     O .rwdata	00001060 jtag_uart
080021d8 l     O .rwdata	00000120 character_lcd
080022f8 l     O .rwdata	000000c4 uart
080023bc l     O .rwdata	00000038 ps2
080023f4 l     O .rwdata	00000048 video_character_buffer_with_dma
0800243c l     O .rwdata	00000054 video_pixel_buffer_dma
0000f79c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f870 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00010670 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00011754 l     F .text	0000022c altera_avalon_jtag_uart_irq
00011980 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080024d8 l     O .rwdata	00000004 colstart
00011ffc l     F .text	000000b8 lcd_write_command
000120b4 l     F .text	000000d4 lcd_write_data
00012188 l     F .text	000000c4 lcd_clear_screen
0001224c l     F .text	000001ec lcd_repaint_screen
00012438 l     F .text	000000c8 lcd_scroll_up
00012500 l     F .text	000002d0 lcd_handle_escape
00012cd4 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00012f34 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000131e8 l     F .text	000000a0 altera_avalon_uart_irq
00013288 l     F .text	000000e0 altera_avalon_uart_rxirq
00013368 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00013754 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001397c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001478c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00014a18 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00014b54 l     F .text	000000dc alt_file_locked
00014db8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00015380 l     F .text	000000bc alt_write_word_amd
0001525c l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00015634 l     F .text	0000018c alt_unlock_block_intel
000157c0 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000564 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00015bf4 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00015da8 l     F .text	00000040 alt_sim_halt
0000ac50 g     F .text	00000094 _mprec_log10
0000ad3c g     F .text	00000088 __any_on
0000c448 g     F .text	00000070 _isatty_r
08000230 g     O .rodata	00000028 __mprec_tinytens
0000ef04 g     F .text	0000006c alt_main
00005444 g     F .text	000000a0 _puts_r
00010130 g     F .text	00000048 alt_read_query_entry_32bit
00013c28 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
0807f784 g     O .bss	00000100 alt_irq
0000c4b8 g     F .text	00000078 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
00003548 g     F .text	00000074 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
0000f8a8 g     F .text	000002c0 alt_flash_cfi_write
00000c9c g     F .text	0000003c xEventGroupGetBitsFromISR
0000dc54 g     F .text	00000088 __eqdf2
0807fa14 g       *ABS*	00000000 __alt_heap_start
000048fc g     F .text	000000b0 xTimerCreate
000053cc g     F .text	00000044 printf
0000bf14 g     F .text	00000068 __sseek
00009034 g     F .text	000000a4 __sinit
00014270 g     F .text	00000114 alt_up_char_buffer_string
00013a40 g     F .text	00000034 read_CE_bit
00002b64 g     F .text	00000094 vQueueWaitForMessageRestricted
00009d0c g     F .text	00000084 _setlocale_r
00009134 g     F .text	00000068 __sfmoreglue
0000ef90 g     F .text	00000020 __malloc_unlock
00013dd4 g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
000141a0 g     F .text	000000d0 alt_up_char_buffer_draw
000008f0 g     F .text	00000184 xEventGroupSync
0000a764 g     F .text	000000e0 memmove
0000081c g     F .text	00000080 xCoRoutineRemoveFromEventList
00004114 g     F .text	00000054 vTaskEnterCritical
00009124 g     F .text	00000010 _cleanup
000020c0 g     F .text	000000e8 xQueueGenericSendFromISR
0000adc4 g     F .text	000000bc _Balloc
0000dd64 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
000102bc g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d78 g     F .text	00000094 xQueueGiveMutexRecursive
08002518 g     O .bss	00000004 pxCurrentTCB
0000c3d4 g     F .text	00000074 _fstat_r
0000fdc4 g     F .text	000002e8 alt_flash_program_block
08002574 g     O .bss	00000004 errno
08002580 g     O .bss	00000004 alt_argv
00004434 g     F .text	00000188 xTaskNotify
0800a490 g       *ABS*	00000000 _gp
0000f24c g     F .text	00000030 usleep
00000a74 g     F .text	000001c0 xEventGroupWaitBits
08000f20 g     O .rwdata	00000180 alt_fd_list
000017dc g     F .text	00000038 xPortStartScheduler
00002fac g     F .text	00000044 vTaskEndScheduler
000148b4 g     F .text	00000094 alt_find_dev
00005294 g     F .text	000000a0 memcpy
000034e8 g     F .text	00000060 vTaskPlaceOnEventList
00002bf8 g     F .text	000001c8 xTaskGenericCreate
00014384 g     F .text	0000005c alt_up_char_buffer_clear
00009118 g     F .text	0000000c _cleanup_r
0000defc g     F .text	000000f8 __floatsidf
00014adc g     F .text	00000078 alt_io_redirect
0000de74 g     F .text	00000088 __ltdf2
00002590 g     F .text	00000080 xQueuePeekFromISR
00015e0c g       *ABS*	00000000 __DTOR_END__
000054e4 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00000290 g     F .text	00000140 xCoRoutineCreate
0000aba0 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011b98 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00005410 g     F .text	00000034 _printf_r
0000e39c g     F .text	00000008 __udivsi3
0000ec94 g     F .text	000000c0 isatty
08000140 g     O .rodata	000000c8 __mprec_tens
00003d50 g     F .text	00000070 uxTaskGetStackHighWaterMark
00009ce8 g     F .text	00000008 __locale_charset
0000149c g     F .text	00000088 vListInsertEnd
08002568 g     O .bss	00000004 __malloc_top_pad
0000089c g     F .text	00000054 xEventGroupCreate
080024a8 g     O .rwdata	00000004 __mb_cur_max
00009cf0 g     F .text	0000000c _localeconv_r
0000b4bc g     F .text	0000003c __i2b
000096cc g     F .text	0000049c __sfvwrite_r
0000be9c g     F .text	00000070 _sbrk_r
0001543c g     F .text	00000084 alt_program_intel
00000ed4 g     F .text	00000038 vEventGroupSetBitsCallback
0000c530 g     F .text	00000078 _read_r
00001474 g     F .text	00000028 vListInitialiseItem
00014660 g     F .text	00000078 alt_dcache_flush
08000ae4 g     O .rwdata	0000000c __lc_ctype
080024c8 g     O .rwdata	00000004 alt_max_fd
000100ac g     F .text	00000040 alt_read_query_entry_8bit
000018c8 g     F .text	0000004c vPortSysTickHandler
0000e7d8 g     F .text	00000138 __unpack_d
0000c2b0 g     F .text	00000110 _fclose_r
00013a74 g     F .text	00000034 read_num_bytes_available
0000513c g     F .text	00000058 push_button_irq
000154c0 g     F .text	00000174 alt_erase_block_intel
00008f98 g     F .text	00000034 fflush
0800256c g     O .bss	00000004 __malloc_max_sbrked_mem
00001914 g     F .text	000001b0 alt_irq_register
000139dc g     F .text	00000034 read_RI_bit
0000d5c4 g     F .text	00000074 __adddf3
0000aa80 g     F .text	00000120 __b2d
0000cb84 g     F .text	000005b0 __umoddi3
0000edb4 g     F .text	000000f0 lseek
080024a4 g     O .rwdata	00000004 _global_impure_ptr
00000cd8 g     F .text	0000018c xEventGroupSetBits
0000b838 g     F .text	000005f4 _realloc_r
0807fa14 g       *ABS*	00000000 __bss_end
00014eb0 g     F .text	0000010c alt_tick
0000c5a8 g     F .text	000005dc __udivdi3
08000208 g     O .rodata	00000028 __mprec_bigtens
0000b718 g     F .text	00000120 __s2b
0000e0cc g     F .text	00000194 __floatunsidf
0000a9a0 g     F .text	00000060 __mcmp
00000fbc g     F .text	00000194 pvPortMalloc
00013128 g     F .text	000000c0 altera_avalon_uart_init
00013adc g     F .text	0000002c read_data_byte
080024ec g     O .rwdata	00000004 __ctype_ptr
00009100 g     F .text	00000018 __fp_lock_all
000026d4 g     F .text	00000038 vQueueDelete
00001814 g     F .text	0000001c vPortEndScheduler
00001404 g     F .text	00000070 vListInitialise
00014e18 g     F .text	00000098 alt_alarm_stop
00013a10 g     F .text	00000030 read_RE_bit
08002578 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000cc alt_irq_handler
08000ef8 g     O .rwdata	00000028 alt_dev_null
00003168 g     F .text	00000028 xTaskGetTickCount
00001f10 g     F .text	000001b0 xQueueGenericSend
000105c4 g     F .text	000000ac alt_set_flash_algorithm_func
00013c80 g     F .text	00000078 alt_up_ps2_write_data_byte
0000a86c g     F .text	00000070 __hi0bits
0000dff4 g     F .text	000000d8 __fixdfsi
00004018 g     F .text	000000fc xTaskPriorityDisinherit
00010178 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080024c0 g     O .rwdata	00000008 alt_dev_list
0000f27c g     F .text	00000120 write
0000361c g     F .text	000000e8 xTaskRemoveFromEventList
0000eb60 g     F .text	000000d4 fstat
00000c34 g     F .text	00000068 xEventGroupClearBits
00011478 g     F .text	000000dc alt_check_primary_table
0000b5f8 g     F .text	00000120 __pow5mult
0800255c g     O .bss	00000004 __nlocale_changed
0000e3a4 g     F .text	00000008 __umodsi3
0000fbf8 g     F .text	00000068 alt_flash_cfi_read
0001034c g     F .text	00000034 alt_write_native_8bit
0807fa14 g       *ABS*	00000000 end
00013ff4 g     F .text	000000a8 alt_up_ps2_write_fd
000101b4 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
000127d0 g     F .text	00000504 altera_avalon_lcd_16207_write
00002dc0 g     F .text	000000d8 vTaskDelete
000140dc g     F .text	00000084 alt_up_char_buffer_init
000137b4 g     F .text	000001c8 altera_avalon_uart_write
000106ec g     F .text	000005e0 alt_read_cfi_table
0001169c g     F .text	000000b8 altera_avalon_jtag_uart_init
00004214 g     F .text	0000003c pvTaskIncrementMutexHeldCount
00015e08 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00012fa8 g     F .text	00000088 alt_avalon_timer_sc_init
00013088 g     F .text	00000058 altera_avalon_uart_write_fd
0000e444 g     F .text	00000080 __clzsi2
000130e0 g     F .text	00000048 altera_avalon_uart_close_fd
00011dbc g     F .text	00000240 altera_avalon_jtag_uart_write
0000f7d4 g     F .text	0000009c alt_flash_cfi_init
00009024 g     F .text	00000004 __sfp_lock_acquire
0000a680 g     F .text	000000e4 memchr
000055c4 g     F .text	00001eac ___vfprintf_internal_r
0000380c g     F .text	000000c4 xTaskCheckForTimeOut
00000694 g     F .text	000000ec vCoRoutineSchedule
000093b8 g     F .text	00000314 _free_r
080024f0 g     O .bss	00000004 pxCurrentCoRoutine
00015bf8 g     F .text	000001b0 __call_exitprocs
08002560 g     O .bss	00000004 __mlocale_changed
00004250 g     F .text	000000d8 ulTaskNotifyTake
080024b4 g     O .rwdata	00000004 __malloc_sbrk_base
00000248 g     F .text	00000048 _start
08002588 g     O .bss	00000004 _alt_tick_rate
00002ff0 g     F .text	00000028 vTaskSuspendAll
00003190 g     F .text	0000002c xTaskGetTickCountFromISR
0000b188 g     F .text	0000014c __lshift
0800258c g     O .bss	00000004 _alt_nticks
0000efb0 g     F .text	00000120 read
0000f430 g     F .text	0000036c alt_sys_init
000015f8 g     F .text	00000098 uxListRemove
00015ac0 g     F .text	00000134 __register_exitproc
00013f00 g     F .text	00000058 alt_up_ps2_clear_fifo
000100ec g     F .text	00000044 alt_read_query_entry_16bit
0000b2d4 g     F .text	000001e8 __multiply
00011a30 g     F .text	00000074 altera_avalon_jtag_uart_close
00003ee8 g     F .text	00000130 vTaskPriorityInherit
0807f75c g     O .bss	00000028 __malloc_current_mallinfo
000103e4 g     F .text	000001e0 alt_set_flash_width_func
0000ae80 g     F .text	0000017c __d2b
000033b8 g     F .text	00000130 vTaskSwitchContext
000045bc g     F .text	000001c0 xTaskNotifyFromISR
00011554 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
000159bc g     F .text	000000b8 alt_get_fd
000035bc g     F .text	00000060 vTaskPlaceOnEventListRestricted
00014534 g     F .text	0000012c alt_busy_sleep
0000e910 g     F .text	000000c8 __fpcmp_parts_d
0000c240 g     F .text	00000070 _close_r
00004328 g     F .text	0000010c xTaskNotifyWait
00015044 g     F .text	00000218 alt_erase_block_amd
00005220 g     F .text	00000074 memcmp
00011604 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807fa14 g       *ABS*	00000000 __alt_stack_base
0001164c g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
000049ac g     F .text	000000c8 xTimerGenericCommand
00007494 g     F .text	0000013c __swsetup_r
00010ccc g     F .text	000007ac alt_read_cfi_width
00001690 g     F .text	0000003c vApplicationStackOverflowHook
0000d9fc g     F .text	00000258 __divdf3
0000919c g     F .text	000000f0 __sfp
0000ace4 g     F .text	00000058 __copybits
000031bc g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000af0 g     O .rwdata	00000408 __malloc_av_
00009030 g     F .text	00000004 __sinit_lock_release
0000d638 g     F .text	000003c4 __muldf3
0000bff8 g     F .text	00000060 __sread
0001589c g     F .text	00000120 alt_find_file
000146d8 g     F .text	000000b4 alt_dev_llist_insert
0000ef70 g     F .text	00000020 __malloc_lock
0000f190 g     F .text	000000bc sbrk
00001e0c g     F .text	000000a8 xQueueTakeMutexRecursive
00008d9c g     F .text	000001fc _fflush_r
00000e64 g     F .text	00000070 vEventGroupDelete
0000c18c g     F .text	000000b4 _calloc_r
080024dc g     O .rwdata	00000008 alt_flash_dev_list
00010278 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
080024f0 g       *ABS*	00000000 __bss_start
00005334 g     F .text	00000098 memset
00005194 g     F .text	0000008c main
08002584 g     O .bss	00000004 alt_envp
08002570 g     O .bss	00000004 __malloc_max_total_mem
00014160 g     F .text	00000040 alt_up_char_buffer_open_dev
000115ac g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00001524 g     F .text	000000d4 vListInsert
00012da0 g     F .text	0000013c altera_avalon_lcd_16207_init
0000bf0c g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000c3c0 g     F .text	00000014 fclose
0000488c g     F .text	00000070 xTimerCreateTimerTask
00013e84 g     F .text	0000007c alt_up_ps2_read_data_byte
0807f884 g     O .bss	00000190 _atexit0
000077e8 g     F .text	000015b4 _dtoa_r
00009f40 g     F .text	00000740 _malloc_r
00004a74 g     F .text	00000030 pcTimerGetTimerName
080024cc g     O .rwdata	00000004 alt_errno
00010304 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00009c30 g     F .text	000000b8 _fwalk
000024ac g     F .text	000000e4 xQueueReceiveFromISR
0000fc60 g     F .text	00000164 alt_write_value_to_flash
00003e6c g     F .text	00000028 xTaskGetCurrentTaskHandle
0001409c g     F .text	00000040 alt_up_ps2_open_dev
00010380 g     F .text	00000034 alt_write_native_16bit
0000e2dc g     F .text	00000060 __divsi3
08000264 g     O .rodata	00000014 __thenan_df
00001bd8 g     F .text	000000dc xQueueGenericCreate
0000928c g     F .text	0000012c _malloc_trim_r
00013bd4 g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00015e0c g       *ABS*	00000000 __CTOR_END__
0000c058 g     F .text	000000bc strcmp
00001eb4 g     F .text	0000005c xQueueCreateCountingSemaphore
00015e0c g       *ABS*	00000000 __DTOR_LIST__
0000dcdc g     F .text	00000088 __nedf2
0000f3fc g     F .text	00000034 alt_irq_init
00003704 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000f130 g     F .text	00000060 alt_release_fd
00003018 g     F .text	00000150 xTaskResumeAll
00002650 g     F .text	00000054 uxQueueSpacesAvailable
00013aa8 g     F .text	00000034 read_data_valid
08000278 g     O .rodata	00000100 __clz_tab
00002f10 g     F .text	0000009c vTaskStartScheduler
08002564 g     O .bss	00000004 _PathLocale
00013d68 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
00015a74 g     F .text	00000014 atexit
0000c114 g     F .text	00000078 _write_r
00009d90 g     F .text	0000001c setlocale
00002b1c g     F .text	00000048 xQueueIsQueueFullFromISR
0000510c g     F .text	00000030 pvTimerGetTimerID
000003d0 g     F .text	000000a0 vCoRoutineAddToDelayedList
080024a0 g     O .rwdata	00000004 _impure_ptr
0800257c g     O .bss	00000004 alt_argc
00014850 g     F .text	00000064 _do_dtors
0000aa00 g     F .text	00000080 __ulp
0000be2c g     F .text	00000040 __isinfd
000090e8 g     F .text	00000018 __fp_unlock_all
000038d0 g     F .text	00000024 vTaskMissedYield
00012edc g     F .text	00000058 altera_avalon_lcd_16207_write_fd
080024b8 g     O .rwdata	00000008 alt_fs_list
00010230 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00002610 g     F .text	00000040 uxQueueMessagesWaiting
00002280 g     F .text	0000022c xQueueGenericReceive
000031dc g     F .text	000001dc xTaskIncrementTick
00009cfc g     F .text	00000010 localeconv
00001ac4 g     F .text	00000114 xQueueGenericReset
080024f0 g       *ABS*	00000000 _edata
00013030 g     F .text	00000058 altera_avalon_uart_read_fd
0807fa14 g       *ABS*	00000000 _end
00014948 g     F .text	0000007c alt_flash_open_dev
00011aa4 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	0000001c vPortInitialiseBlocks
000050c0 g     F .text	0000004c xTimerIsTimerActive
0000bf7c g     F .text	0000007c __swrite
080024b0 g     O .rwdata	00000004 __malloc_trim_threshold
00014fbc g     F .text	00000020 altera_nios2_qsys_irq_init
00015a88 g     F .text	00000038 exit
00009b68 g     F .text	000000c8 _fwalk_reent
00013b08 g     F .text	000000cc alt_up_ps2_init
0000affc g     F .text	0000018c __mdiff
000149c4 g     F .text	00000054 alt_flash_close_dev
0000e33c g     F .text	00000060 __modsi3
00002e98 g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00009028 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e94 g     F .text	00000054 xTaskGetSchedulerState
08000460 g     O .rodata	00000101 _ctype_
000134c4 g     F .text	00000060 altera_avalon_uart_close
00015de8 g     F .text	00000020 _exit
0000be6c g     F .text	00000030 __isnand
000143e0 g     F .text	00000154 alt_alarm_start
0000e3ac g     F .text	00000098 __muldi3
00009dac g     F .text	00000194 __smakebuf_r
000103b4 g     F .text	00000030 alt_write_native_32bit
00013cf8 g     F .text	00000070 alt_up_ps2_wait_for_ack
00004168 g     F .text	00000068 vTaskExitCritical
000054f8 g     F .text	00000074 strlen
000016f4 g     F .text	000000e8 pxPortInitialiseStack
00014c30 g     F .text	00000188 open
0000ddec g     F .text	00000088 __gedf2
0000fb68 g     F .text	00000090 alt_flash_cfi_get_info
000037d4 g     F .text	00000038 vTaskSetTimeOutState
080024d0 g     O .rwdata	00000004 alt_priority_mask
00007470 g     F .text	00000024 __vfprintf_internal
00013524 g     F .text	00000230 altera_avalon_uart_read
000026a4 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a80 g     F .text	00000044 xQueueIsQueueEmptyFromISR
00013f58 g     F .text	0000009c alt_up_ps2_read_fd
0000d544 g     F .text	00000080 __subdf3
0000a8dc g     F .text	000000c4 __lo0bits
080024e4 g     O .rwdata	00000008 alt_alarm_list
000147ec g     F .text	00000064 _do_ctors
000041d0 g     F .text	00000044 uxTaskResetEventItemValue
00001cb4 g     F .text	000000c4 xQueueCreateMutex
0000e9d8 g     F .text	000000fc close
00014fdc g     F .text	00000068 alt_program_amd
0000477c g     F .text	00000110 vTaskNotifyGiveFromISR
0000e4c4 g     F .text	00000314 __pack_d
00000f0c g     F .text	00000038 vEventGroupClearBitsCallback
000021a8 g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
0000902c g     F .text	00000004 __sinit_lock_acquire
0000b4f8 g     F .text	00000100 __multadd
0000a844 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6094604 	addi	et,et,9496
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6094604 	addi	et,et,9496
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <restore_context>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033b80 	call	33b8 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <restore_sp_from_pxCurrentTCB>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 18c:	0005313a 	rdctl	r2,ipending
 190:	e0bffc15 	stw	r2,-16(fp)

  return active;
 194:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 198:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 19c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a0:	00800044 	movi	r2,1
 1a4:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1a8:	e0ffff17 	ldw	r3,-4(fp)
 1ac:	e0bffe17 	ldw	r2,-8(fp)
 1b0:	1884703a 	and	r2,r3,r2
 1b4:	1005003a 	cmpeq	r2,r2,zero
 1b8:	1000171e 	bne	r2,zero,218 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	e0bffd17 	ldw	r2,-12(fp)
 1c0:	00c20234 	movhi	r3,2056
 1c4:	18fde104 	addi	r3,r3,-2172
 1c8:	100490fa 	slli	r2,r2,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	11800017 	ldw	r6,0(r2)
 1d4:	e0bffd17 	ldw	r2,-12(fp)
 1d8:	00c20234 	movhi	r3,2056
 1dc:	18fde104 	addi	r3,r3,-2172
 1e0:	100490fa 	slli	r2,r2,3
 1e4:	10c5883a 	add	r2,r2,r3
 1e8:	10800104 	addi	r2,r2,4
 1ec:	11000017 	ldw	r4,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1f8:	0005313a 	rdctl	r2,ipending
 1fc:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 204:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	1004c03a 	cmpne	r2,r2,zero
 210:	103fe21e 	bne	r2,zero,19c <alt_irq_handler+0x20>
 214:	00000706 	br	234 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 218:	e0bffe17 	ldw	r2,-8(fp)
 21c:	1085883a 	add	r2,r2,r2
 220:	e0bffe15 	stw	r2,-8(fp)
      i++;
 224:	e0bffd17 	ldw	r2,-12(fp)
 228:	10800044 	addi	r2,r2,1
 22c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 230:	003fdd06 	br	1a8 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     24c:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     250:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     254:	00bffd16 	blt	zero,r2,24c <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     258:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     25c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     260:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     264:	d6a92414 	ori	gp,gp,42128
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     268:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     26c:	10893c14 	ori	r2,r2,9456

    movhi r3, %hi(__bss_end)
     270:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     274:	18fe8514 	ori	r3,r3,64020

    beq r2, r3, 1f
     278:	10c00326 	beq	r2,r3,288 <_start+0x40>

0:
    stw zero, (r2)
     27c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     284:	10fffd36 	bltu	r2,r3,27c <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     288:	000ef040 	call	ef04 <alt_main>

0000028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     28c:	003fff06 	br	28c <alt_after_alt_main>

00000290 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     290:	defff904 	addi	sp,sp,-28
     294:	dfc00615 	stw	ra,24(sp)
     298:	df000515 	stw	fp,20(sp)
     29c:	df000504 	addi	fp,sp,20
     2a0:	e13ffd15 	stw	r4,-12(fp)
     2a4:	e17ffe15 	stw	r5,-8(fp)
     2a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2ac:	01000e04 	movi	r4,56
     2b0:	0000fbc0 	call	fbc <pvPortMalloc>
     2b4:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     2b8:	e0bffb17 	ldw	r2,-20(fp)
     2bc:	1005003a 	cmpeq	r2,r2,zero
     2c0:	10003b1e 	bne	r2,zero,3b0 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2c4:	d0a01817 	ldw	r2,-32672(gp)
     2c8:	1004c03a 	cmpne	r2,r2,zero
     2cc:	1000031e 	bne	r2,zero,2dc <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d0:	e0bffb17 	ldw	r2,-20(fp)
     2d4:	d0a01815 	stw	r2,-32672(gp)
			prvInitialiseCoRoutineLists();
     2d8:	00007800 	call	780 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2dc:	e0bffe17 	ldw	r2,-8(fp)
     2e0:	108000b0 	cmpltui	r2,r2,2
     2e4:	1000021e 	bne	r2,zero,2f0 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2e8:	00800044 	movi	r2,1
     2ec:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2f8:	e0fffb17 	ldw	r3,-20(fp)
     2fc:	e0bffe17 	ldw	r2,-8(fp)
     300:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     304:	e0fffb17 	ldw	r3,-20(fp)
     308:	e0bfff17 	ldw	r2,-4(fp)
     30c:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     310:	e0fffb17 	ldw	r3,-20(fp)
     314:	e0bffd17 	ldw	r2,-12(fp)
     318:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     31c:	e0bffb17 	ldw	r2,-20(fp)
     320:	11000104 	addi	r4,r2,4
     324:	00014740 	call	1474 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     328:	e0bffb17 	ldw	r2,-20(fp)
     32c:	11000604 	addi	r4,r2,24
     330:	00014740 	call	1474 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     334:	e0fffb17 	ldw	r3,-20(fp)
     338:	e0bffb17 	ldw	r2,-20(fp)
     33c:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     340:	e0fffb17 	ldw	r3,-20(fp)
     344:	e0bffb17 	ldw	r2,-20(fp)
     348:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     34c:	00c00084 	movi	r3,2
     350:	e0bffe17 	ldw	r2,-8(fp)
     354:	1887c83a 	sub	r3,r3,r2
     358:	e0bffb17 	ldw	r2,-20(fp)
     35c:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     360:	e0bffb17 	ldw	r2,-20(fp)
     364:	10c00b17 	ldw	r3,44(r2)
     368:	d0a01917 	ldw	r2,-32668(gp)
     36c:	10c0032e 	bgeu	r2,r3,37c <xCoRoutineCreate+0xec>
     370:	e0bffb17 	ldw	r2,-20(fp)
     374:	10800b17 	ldw	r2,44(r2)
     378:	d0a01915 	stw	r2,-32668(gp)
     37c:	e0bffb17 	ldw	r2,-20(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	10800524 	muli	r2,r2,20
     388:	1007883a 	mov	r3,r2
     38c:	00820034 	movhi	r2,2048
     390:	10896404 	addi	r2,r2,9616
     394:	1889883a 	add	r4,r3,r2
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	11400104 	addi	r5,r2,4
     3a0:	000149c0 	call	149c <vListInsertEnd>

		xReturn = pdPASS;
     3a4:	00800044 	movi	r2,1
     3a8:	e0bffc15 	stw	r2,-16(fp)
     3ac:	00000206 	br	3b8 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3b0:	00bfffc4 	movi	r2,-1
     3b4:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     3b8:	e0bffc17 	ldw	r2,-16(fp)
}
     3bc:	e037883a 	mov	sp,fp
     3c0:	dfc00117 	ldw	ra,4(sp)
     3c4:	df000017 	ldw	fp,0(sp)
     3c8:	dec00204 	addi	sp,sp,8
     3cc:	f800283a 	ret

000003d0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3d0:	defffb04 	addi	sp,sp,-20
     3d4:	dfc00415 	stw	ra,16(sp)
     3d8:	df000315 	stw	fp,12(sp)
     3dc:	df000304 	addi	fp,sp,12
     3e0:	e13ffe15 	stw	r4,-8(fp)
     3e4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3e8:	d0e01a17 	ldw	r3,-32664(gp)
     3ec:	e0bffe17 	ldw	r2,-8(fp)
     3f0:	1885883a 	add	r2,r3,r2
     3f4:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     3f8:	d0a01817 	ldw	r2,-32672(gp)
     3fc:	11000104 	addi	r4,r2,4
     400:	00015f80 	call	15f8 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     404:	d0e01817 	ldw	r3,-32672(gp)
     408:	e0bffd17 	ldw	r2,-12(fp)
     40c:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     410:	d0e01a17 	ldw	r3,-32664(gp)
     414:	e0bffd17 	ldw	r2,-12(fp)
     418:	10c0052e 	bgeu	r2,r3,430 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     41c:	d1201e17 	ldw	r4,-32648(gp)
     420:	d0a01817 	ldw	r2,-32672(gp)
     424:	11400104 	addi	r5,r2,4
     428:	00015240 	call	1524 <vListInsert>
     42c:	00000406 	br	440 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d1201d17 	ldw	r4,-32652(gp)
     434:	d0a01817 	ldw	r2,-32672(gp)
     438:	11400104 	addi	r5,r2,4
     43c:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     440:	e0bfff17 	ldw	r2,-4(fp)
     444:	1005003a 	cmpeq	r2,r2,zero
     448:	1000041e 	bne	r2,zero,45c <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     44c:	d0a01817 	ldw	r2,-32672(gp)
     450:	11400604 	addi	r5,r2,24
     454:	e13fff17 	ldw	r4,-4(fp)
     458:	00015240 	call	1524 <vListInsert>
	}
}
     45c:	e037883a 	mov	sp,fp
     460:	dfc00117 	ldw	ra,4(sp)
     464:	df000017 	ldw	fp,0(sp)
     468:	dec00204 	addi	sp,sp,8
     46c:	f800283a 	ret

00000470 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     470:	defffb04 	addi	sp,sp,-20
     474:	dfc00415 	stw	ra,16(sp)
     478:	df000315 	stw	fp,12(sp)
     47c:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     480:	00002606 	br	51c <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     484:	0005303a 	rdctl	r2,status
     488:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     48c:	e0fffe17 	ldw	r3,-8(fp)
     490:	00bfff84 	movi	r2,-2
     494:	1884703a 	and	r2,r3,r2
     498:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     49c:	00820034 	movhi	r2,2048
     4a0:	10897804 	addi	r2,r2,9696
     4a4:	10800317 	ldw	r2,12(r2)
     4a8:	10800317 	ldw	r2,12(r2)
     4ac:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4b0:	e0bfff17 	ldw	r2,-4(fp)
     4b4:	11000604 	addi	r4,r2,24
     4b8:	00015f80 	call	15f8 <uxListRemove>
     4bc:	00800044 	movi	r2,1
     4c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4c4:	e0bffd17 	ldw	r2,-12(fp)
     4c8:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4cc:	e0bfff17 	ldw	r2,-4(fp)
     4d0:	11000104 	addi	r4,r2,4
     4d4:	00015f80 	call	15f8 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     4d8:	e0bfff17 	ldw	r2,-4(fp)
     4dc:	10c00b17 	ldw	r3,44(r2)
     4e0:	d0a01917 	ldw	r2,-32668(gp)
     4e4:	10c0032e 	bgeu	r2,r3,4f4 <prvCheckPendingReadyList+0x84>
     4e8:	e0bfff17 	ldw	r2,-4(fp)
     4ec:	10800b17 	ldw	r2,44(r2)
     4f0:	d0a01915 	stw	r2,-32668(gp)
     4f4:	e0bfff17 	ldw	r2,-4(fp)
     4f8:	10800b17 	ldw	r2,44(r2)
     4fc:	10800524 	muli	r2,r2,20
     500:	1007883a 	mov	r3,r2
     504:	00820034 	movhi	r2,2048
     508:	10896404 	addi	r2,r2,9616
     50c:	1889883a 	add	r4,r3,r2
     510:	e0bfff17 	ldw	r2,-4(fp)
     514:	11400104 	addi	r5,r2,4
     518:	000149c0 	call	149c <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     51c:	00820034 	movhi	r2,2048
     520:	10897804 	addi	r2,r2,9696
     524:	10800017 	ldw	r2,0(r2)
     528:	1004c03a 	cmpne	r2,r2,zero
     52c:	103fd51e 	bne	r2,zero,484 <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     530:	e037883a 	mov	sp,fp
     534:	dfc00117 	ldw	ra,4(sp)
     538:	df000017 	ldw	fp,0(sp)
     53c:	dec00204 	addi	sp,sp,8
     540:	f800283a 	ret

00000544 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     544:	defffa04 	addi	sp,sp,-24
     548:	dfc00515 	stw	ra,20(sp)
     54c:	df000415 	stw	fp,16(sp)
     550:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     554:	00031680 	call	3168 <xTaskGetTickCount>
     558:	d0e01b17 	ldw	r3,-32660(gp)
     55c:	10c5c83a 	sub	r2,r2,r3
     560:	d0a01c15 	stw	r2,-32656(gp)
	while( xPassedTicks )
     564:	00004106 	br	66c <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     568:	d0a01a17 	ldw	r2,-32664(gp)
     56c:	10800044 	addi	r2,r2,1
     570:	d0a01a15 	stw	r2,-32664(gp)
		xPassedTicks--;
     574:	d0a01c17 	ldw	r2,-32656(gp)
     578:	10bfffc4 	addi	r2,r2,-1
     57c:	d0a01c15 	stw	r2,-32656(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     580:	d0a01a17 	ldw	r2,-32664(gp)
     584:	1004c03a 	cmpne	r2,r2,zero
     588:	1000341e 	bne	r2,zero,65c <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     58c:	d0a01d17 	ldw	r2,-32652(gp)
     590:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     594:	d0a01e17 	ldw	r2,-32648(gp)
     598:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     59c:	e0bffe17 	ldw	r2,-8(fp)
     5a0:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5a4:	00002d06 	br	65c <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5a8:	d0a01d17 	ldw	r2,-32652(gp)
     5ac:	10800317 	ldw	r2,12(r2)
     5b0:	10800317 	ldw	r2,12(r2)
     5b4:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5b8:	e0bfff17 	ldw	r2,-4(fp)
     5bc:	10c00117 	ldw	r3,4(r2)
     5c0:	d0a01a17 	ldw	r2,-32664(gp)
     5c4:	10c02936 	bltu	r2,r3,66c <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     5c8:	0005303a 	rdctl	r2,status
     5cc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     5d0:	e0fffd17 	ldw	r3,-12(fp)
     5d4:	00bfff84 	movi	r2,-2
     5d8:	1884703a 	and	r2,r3,r2
     5dc:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     5e0:	e0bfff17 	ldw	r2,-4(fp)
     5e4:	11000104 	addi	r4,r2,4
     5e8:	00015f80 	call	15f8 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     5ec:	e0bfff17 	ldw	r2,-4(fp)
     5f0:	10800a17 	ldw	r2,40(r2)
     5f4:	1005003a 	cmpeq	r2,r2,zero
     5f8:	1000031e 	bne	r2,zero,608 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     5fc:	e0bfff17 	ldw	r2,-4(fp)
     600:	11000604 	addi	r4,r2,24
     604:	00015f80 	call	15f8 <uxListRemove>
     608:	00800044 	movi	r2,1
     60c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     610:	e0bffc17 	ldw	r2,-16(fp)
     614:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     618:	e0bfff17 	ldw	r2,-4(fp)
     61c:	10c00b17 	ldw	r3,44(r2)
     620:	d0a01917 	ldw	r2,-32668(gp)
     624:	10c0032e 	bgeu	r2,r3,634 <prvCheckDelayedList+0xf0>
     628:	e0bfff17 	ldw	r2,-4(fp)
     62c:	10800b17 	ldw	r2,44(r2)
     630:	d0a01915 	stw	r2,-32668(gp)
     634:	e0bfff17 	ldw	r2,-4(fp)
     638:	10800b17 	ldw	r2,44(r2)
     63c:	10800524 	muli	r2,r2,20
     640:	1007883a 	mov	r3,r2
     644:	00820034 	movhi	r2,2048
     648:	10896404 	addi	r2,r2,9616
     64c:	1889883a 	add	r4,r3,r2
     650:	e0bfff17 	ldw	r2,-4(fp)
     654:	11400104 	addi	r5,r2,4
     658:	000149c0 	call	149c <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     65c:	d0a01d17 	ldw	r2,-32652(gp)
     660:	10800017 	ldw	r2,0(r2)
     664:	1004c03a 	cmpne	r2,r2,zero
     668:	103fcf1e 	bne	r2,zero,5a8 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     66c:	d0a01c17 	ldw	r2,-32656(gp)
     670:	1004c03a 	cmpne	r2,r2,zero
     674:	103fbc1e 	bne	r2,zero,568 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     678:	d0a01a17 	ldw	r2,-32664(gp)
     67c:	d0a01b15 	stw	r2,-32660(gp)
}
     680:	e037883a 	mov	sp,fp
     684:	dfc00117 	ldw	ra,4(sp)
     688:	df000017 	ldw	fp,0(sp)
     68c:	dec00204 	addi	sp,sp,8
     690:	f800283a 	ret

00000694 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     694:	defffd04 	addi	sp,sp,-12
     698:	dfc00215 	stw	ra,8(sp)
     69c:	df000115 	stw	fp,4(sp)
     6a0:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6a4:	00004700 	call	470 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6a8:	00005440 	call	544 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6ac:	00000606 	br	6c8 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6b0:	d0a01917 	ldw	r2,-32668(gp)
     6b4:	1005003a 	cmpeq	r2,r2,zero
     6b8:	10002c1e 	bne	r2,zero,76c <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6bc:	d0a01917 	ldw	r2,-32668(gp)
     6c0:	10bfffc4 	addi	r2,r2,-1
     6c4:	d0a01915 	stw	r2,-32668(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6c8:	d0a01917 	ldw	r2,-32668(gp)
     6cc:	10800524 	muli	r2,r2,20
     6d0:	1007883a 	mov	r3,r2
     6d4:	00820034 	movhi	r2,2048
     6d8:	10896404 	addi	r2,r2,9616
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	10800017 	ldw	r2,0(r2)
     6e4:	1005003a 	cmpeq	r2,r2,zero
     6e8:	103ff11e 	bne	r2,zero,6b0 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     6ec:	d0a01917 	ldw	r2,-32668(gp)
     6f0:	10800524 	muli	r2,r2,20
     6f4:	1007883a 	mov	r3,r2
     6f8:	00820034 	movhi	r2,2048
     6fc:	10896404 	addi	r2,r2,9616
     700:	1885883a 	add	r2,r3,r2
     704:	e0bfff15 	stw	r2,-4(fp)
     708:	e0bfff17 	ldw	r2,-4(fp)
     70c:	10800117 	ldw	r2,4(r2)
     710:	10c00117 	ldw	r3,4(r2)
     714:	e0bfff17 	ldw	r2,-4(fp)
     718:	10c00115 	stw	r3,4(r2)
     71c:	e0bfff17 	ldw	r2,-4(fp)
     720:	10c00117 	ldw	r3,4(r2)
     724:	e0bfff17 	ldw	r2,-4(fp)
     728:	10800204 	addi	r2,r2,8
     72c:	1880051e 	bne	r3,r2,744 <vCoRoutineSchedule+0xb0>
     730:	e0bfff17 	ldw	r2,-4(fp)
     734:	10800117 	ldw	r2,4(r2)
     738:	10c00117 	ldw	r3,4(r2)
     73c:	e0bfff17 	ldw	r2,-4(fp)
     740:	10c00115 	stw	r3,4(r2)
     744:	e0bfff17 	ldw	r2,-4(fp)
     748:	10800117 	ldw	r2,4(r2)
     74c:	10800317 	ldw	r2,12(r2)
     750:	d0a01815 	stw	r2,-32672(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     754:	d0a01817 	ldw	r2,-32672(gp)
     758:	10c00017 	ldw	r3,0(r2)
     75c:	d1201817 	ldw	r4,-32672(gp)
     760:	d0a01817 	ldw	r2,-32672(gp)
     764:	11400c17 	ldw	r5,48(r2)
     768:	183ee83a 	callr	r3

	return;
}
     76c:	e037883a 	mov	sp,fp
     770:	dfc00117 	ldw	ra,4(sp)
     774:	df000017 	ldw	fp,0(sp)
     778:	dec00204 	addi	sp,sp,8
     77c:	f800283a 	ret

00000780 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     780:	defffd04 	addi	sp,sp,-12
     784:	dfc00215 	stw	ra,8(sp)
     788:	df000115 	stw	fp,4(sp)
     78c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     790:	e03fff15 	stw	zero,-4(fp)
     794:	00000a06 	br	7c0 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     798:	e0bfff17 	ldw	r2,-4(fp)
     79c:	10800524 	muli	r2,r2,20
     7a0:	1007883a 	mov	r3,r2
     7a4:	00820034 	movhi	r2,2048
     7a8:	10896404 	addi	r2,r2,9616
     7ac:	1889883a 	add	r4,r3,r2
     7b0:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7b4:	e0bfff17 	ldw	r2,-4(fp)
     7b8:	10800044 	addi	r2,r2,1
     7bc:	e0bfff15 	stw	r2,-4(fp)
     7c0:	e0bfff17 	ldw	r2,-4(fp)
     7c4:	108000b0 	cmpltui	r2,r2,2
     7c8:	103ff31e 	bne	r2,zero,798 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     7cc:	01020034 	movhi	r4,2048
     7d0:	21096e04 	addi	r4,r4,9656
     7d4:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     7d8:	01020034 	movhi	r4,2048
     7dc:	21097304 	addi	r4,r4,9676
     7e0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     7e4:	01020034 	movhi	r4,2048
     7e8:	21097804 	addi	r4,r4,9696
     7ec:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     7f0:	00820034 	movhi	r2,2048
     7f4:	10896e04 	addi	r2,r2,9656
     7f8:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     7fc:	00820034 	movhi	r2,2048
     800:	10897304 	addi	r2,r2,9676
     804:	d0a01e15 	stw	r2,-32648(gp)
}
     808:	e037883a 	mov	sp,fp
     80c:	dfc00117 	ldw	ra,4(sp)
     810:	df000017 	ldw	fp,0(sp)
     814:	dec00204 	addi	sp,sp,8
     818:	f800283a 	ret

0000081c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     81c:	defffb04 	addi	sp,sp,-20
     820:	dfc00415 	stw	ra,16(sp)
     824:	df000315 	stw	fp,12(sp)
     828:	df000304 	addi	fp,sp,12
     82c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     830:	e0bfff17 	ldw	r2,-4(fp)
     834:	10800317 	ldw	r2,12(r2)
     838:	10800317 	ldw	r2,12(r2)
     83c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     840:	e0bffe17 	ldw	r2,-8(fp)
     844:	11000604 	addi	r4,r2,24
     848:	00015f80 	call	15f8 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     84c:	e0bffe17 	ldw	r2,-8(fp)
     850:	11400604 	addi	r5,r2,24
     854:	01020034 	movhi	r4,2048
     858:	21097804 	addi	r4,r4,9696
     85c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     860:	e0bffe17 	ldw	r2,-8(fp)
     864:	10c00b17 	ldw	r3,44(r2)
     868:	d0a01817 	ldw	r2,-32672(gp)
     86c:	10800b17 	ldw	r2,44(r2)
     870:	18800336 	bltu	r3,r2,880 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     874:	00800044 	movi	r2,1
     878:	e0bffd15 	stw	r2,-12(fp)
     87c:	00000106 	br	884 <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     880:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     884:	e0bffd17 	ldw	r2,-12(fp)
}
     888:	e037883a 	mov	sp,fp
     88c:	dfc00117 	ldw	ra,4(sp)
     890:	df000017 	ldw	fp,0(sp)
     894:	dec00204 	addi	sp,sp,8
     898:	f800283a 	ret

0000089c <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     89c:	defffd04 	addi	sp,sp,-12
     8a0:	dfc00215 	stw	ra,8(sp)
     8a4:	df000115 	stw	fp,4(sp)
     8a8:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8ac:	01000604 	movi	r4,24
     8b0:	0000fbc0 	call	fbc <pvPortMalloc>
     8b4:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     8b8:	e0bfff17 	ldw	r2,-4(fp)
     8bc:	1005003a 	cmpeq	r2,r2,zero
     8c0:	1000051e 	bne	r2,zero,8d8 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     8c4:	e0bfff17 	ldw	r2,-4(fp)
     8c8:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     8cc:	e0bfff17 	ldw	r2,-4(fp)
     8d0:	11000104 	addi	r4,r2,4
     8d4:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     8d8:	e0bfff17 	ldw	r2,-4(fp)
}
     8dc:	e037883a 	mov	sp,fp
     8e0:	dfc00117 	ldw	ra,4(sp)
     8e4:	df000017 	ldw	fp,0(sp)
     8e8:	dec00204 	addi	sp,sp,8
     8ec:	f800283a 	ret

000008f0 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     8f0:	defff504 	addi	sp,sp,-44
     8f4:	dfc00a15 	stw	ra,40(sp)
     8f8:	df000915 	stw	fp,36(sp)
     8fc:	df000904 	addi	fp,sp,36
     900:	e13ffc15 	stw	r4,-16(fp)
     904:	e17ffd15 	stw	r5,-12(fp)
     908:	e1bffe15 	stw	r6,-8(fp)
     90c:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     910:	e0bffc17 	ldw	r2,-16(fp)
     914:	e0bff915 	stw	r2,-28(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     918:	e03ff715 	stw	zero,-36(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     91c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     920:	e0bff917 	ldw	r2,-28(fp)
     924:	10800017 	ldw	r2,0(r2)
     928:	e0bffb15 	stw	r2,-20(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     92c:	e13ffc17 	ldw	r4,-16(fp)
     930:	e17ffd17 	ldw	r5,-12(fp)
     934:	0000cd80 	call	cd8 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     938:	e0fffb17 	ldw	r3,-20(fp)
     93c:	e0bffd17 	ldw	r2,-12(fp)
     940:	1886b03a 	or	r3,r3,r2
     944:	e0bffe17 	ldw	r2,-8(fp)
     948:	1886703a 	and	r3,r3,r2
     94c:	e0bffe17 	ldw	r2,-8(fp)
     950:	18800d1e 	bne	r3,r2,988 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     954:	e0fffb17 	ldw	r3,-20(fp)
     958:	e0bffd17 	ldw	r2,-12(fp)
     95c:	1884b03a 	or	r2,r3,r2
     960:	e0bffa15 	stw	r2,-24(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     964:	e0bff917 	ldw	r2,-28(fp)
     968:	10c00017 	ldw	r3,0(r2)
     96c:	e0bffe17 	ldw	r2,-8(fp)
     970:	0084303a 	nor	r2,zero,r2
     974:	1886703a 	and	r3,r3,r2
     978:	e0bff917 	ldw	r2,-28(fp)
     97c:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     980:	e03fff15 	stw	zero,-4(fp)
     984:	00000e06 	br	9c0 <xEventGroupSync+0xd0>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     988:	e0bfff17 	ldw	r2,-4(fp)
     98c:	1005003a 	cmpeq	r2,r2,zero
     990:	1000081e 	bne	r2,zero,9b4 <xEventGroupSync+0xc4>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     994:	e0bff917 	ldw	r2,-28(fp)
     998:	11000104 	addi	r4,r2,4
     99c:	e0bffe17 	ldw	r2,-8(fp)
     9a0:	11414034 	orhi	r5,r2,1280
     9a4:	e1bfff17 	ldw	r6,-4(fp)
     9a8:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9ac:	e03ffa15 	stw	zero,-24(fp)
     9b0:	00000306 	br	9c0 <xEventGroupSync+0xd0>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     9b4:	e0bff917 	ldw	r2,-28(fp)
     9b8:	10800017 	ldw	r2,0(r2)
     9bc:	e0bffa15 	stw	r2,-24(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     9c0:	00030180 	call	3018 <xTaskResumeAll>
     9c4:	e0bff815 	stw	r2,-32(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     9c8:	e0bfff17 	ldw	r2,-4(fp)
     9cc:	1005003a 	cmpeq	r2,r2,zero
     9d0:	1000221e 	bne	r2,zero,a5c <xEventGroupSync+0x16c>
	{
		if( xAlreadyYielded == pdFALSE )
     9d4:	e0bff817 	ldw	r2,-32(fp)
     9d8:	1004c03a 	cmpne	r2,r2,zero
     9dc:	1000011e 	bne	r2,zero,9e4 <xEventGroupSync+0xf4>
		{
			portYIELD_WITHIN_API();
     9e0:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     9e4:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     9e8:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     9ec:	e0bffa17 	ldw	r2,-24(fp)
     9f0:	1080802c 	andhi	r2,r2,512
     9f4:	1004c03a 	cmpne	r2,r2,zero
     9f8:	1000131e 	bne	r2,zero,a48 <xEventGroupSync+0x158>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     9fc:	00041140 	call	4114 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff917 	ldw	r2,-28(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bffa15 	stw	r2,-24(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a0c:	e0fffa17 	ldw	r3,-24(fp)
     a10:	e0bffe17 	ldw	r2,-8(fp)
     a14:	1886703a 	and	r3,r3,r2
     a18:	e0bffe17 	ldw	r2,-8(fp)
     a1c:	1880071e 	bne	r3,r2,a3c <xEventGroupSync+0x14c>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a20:	e0bff917 	ldw	r2,-28(fp)
     a24:	10c00017 	ldw	r3,0(r2)
     a28:	e0bffe17 	ldw	r2,-8(fp)
     a2c:	0084303a 	nor	r2,zero,r2
     a30:	1886703a 	and	r3,r3,r2
     a34:	e0bff917 	ldw	r2,-28(fp)
     a38:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a3c:	00041680 	call	4168 <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a40:	00800044 	movi	r2,1
     a44:	e0bff715 	stw	r2,-36(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a48:	e0bffa17 	ldw	r2,-24(fp)
     a4c:	00c04034 	movhi	r3,256
     a50:	18ffffc4 	addi	r3,r3,-1
     a54:	10c4703a 	and	r2,r2,r3
     a58:	e0bffa15 	stw	r2,-24(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a5c:	e0bffa17 	ldw	r2,-24(fp)
}
     a60:	e037883a 	mov	sp,fp
     a64:	dfc00117 	ldw	ra,4(sp)
     a68:	df000017 	ldw	fp,0(sp)
     a6c:	dec00204 	addi	sp,sp,8
     a70:	f800283a 	ret

00000a74 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     a74:	defff304 	addi	sp,sp,-52
     a78:	dfc00c15 	stw	ra,48(sp)
     a7c:	df000b15 	stw	fp,44(sp)
     a80:	df000b04 	addi	fp,sp,44
     a84:	e13ffc15 	stw	r4,-16(fp)
     a88:	e17ffd15 	stw	r5,-12(fp)
     a8c:	e1bffe15 	stw	r6,-8(fp)
     a90:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     a94:	e0bffc17 	ldw	r2,-16(fp)
     a98:	e0bffb15 	stw	r2,-20(fp)
EventBits_t uxReturn, uxControlBits = 0;
     a9c:	e03ff915 	stw	zero,-28(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     aa0:	e03ff615 	stw	zero,-40(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     aa4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     aa8:	e0bffb17 	ldw	r2,-20(fp)
     aac:	10800017 	ldw	r2,0(r2)
     ab0:	e0bff515 	stw	r2,-44(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     ab4:	e13ff517 	ldw	r4,-44(fp)
     ab8:	e17ffd17 	ldw	r5,-12(fp)
     abc:	e1bfff17 	ldw	r6,-4(fp)
     ac0:	0000f440 	call	f44 <prvTestWaitCondition>
     ac4:	e0bff815 	stw	r2,-32(fp)

		if( xWaitConditionMet != pdFALSE )
     ac8:	e0bff817 	ldw	r2,-32(fp)
     acc:	1005003a 	cmpeq	r2,r2,zero
     ad0:	10000e1e 	bne	r2,zero,b0c <xEventGroupWaitBits+0x98>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     ad4:	e0bff517 	ldw	r2,-44(fp)
     ad8:	e0bffa15 	stw	r2,-24(fp)
			xTicksToWait = ( TickType_t ) 0;
     adc:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     ae0:	e0bffe17 	ldw	r2,-8(fp)
     ae4:	1005003a 	cmpeq	r2,r2,zero
     ae8:	1000221e 	bne	r2,zero,b74 <xEventGroupWaitBits+0x100>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     aec:	e0bffb17 	ldw	r2,-20(fp)
     af0:	10c00017 	ldw	r3,0(r2)
     af4:	e0bffd17 	ldw	r2,-12(fp)
     af8:	0084303a 	nor	r2,zero,r2
     afc:	1886703a 	and	r3,r3,r2
     b00:	e0bffb17 	ldw	r2,-20(fp)
     b04:	10c00015 	stw	r3,0(r2)
     b08:	00001a06 	br	b74 <xEventGroupWaitBits+0x100>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b0c:	e0800217 	ldw	r2,8(fp)
     b10:	1004c03a 	cmpne	r2,r2,zero
     b14:	1000031e 	bne	r2,zero,b24 <xEventGroupWaitBits+0xb0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b18:	e0bff517 	ldw	r2,-44(fp)
     b1c:	e0bffa15 	stw	r2,-24(fp)
     b20:	00001406 	br	b74 <xEventGroupWaitBits+0x100>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b24:	e0bffe17 	ldw	r2,-8(fp)
     b28:	1005003a 	cmpeq	r2,r2,zero
     b2c:	1000031e 	bne	r2,zero,b3c <xEventGroupWaitBits+0xc8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b30:	e0bff917 	ldw	r2,-28(fp)
     b34:	10804034 	orhi	r2,r2,256
     b38:	e0bff915 	stw	r2,-28(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b3c:	e0bfff17 	ldw	r2,-4(fp)
     b40:	1005003a 	cmpeq	r2,r2,zero
     b44:	1000031e 	bne	r2,zero,b54 <xEventGroupWaitBits+0xe0>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b48:	e0bff917 	ldw	r2,-28(fp)
     b4c:	10810034 	orhi	r2,r2,1024
     b50:	e0bff915 	stw	r2,-28(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b54:	e0bffb17 	ldw	r2,-20(fp)
     b58:	11000104 	addi	r4,r2,4
     b5c:	e0fffd17 	ldw	r3,-12(fp)
     b60:	e0bff917 	ldw	r2,-28(fp)
     b64:	188ab03a 	or	r5,r3,r2
     b68:	e1800217 	ldw	r6,8(fp)
     b6c:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     b70:	e03ffa15 	stw	zero,-24(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     b74:	00030180 	call	3018 <xTaskResumeAll>
     b78:	e0bff715 	stw	r2,-36(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     b7c:	e0800217 	ldw	r2,8(fp)
     b80:	1005003a 	cmpeq	r2,r2,zero
     b84:	1000251e 	bne	r2,zero,c1c <xEventGroupWaitBits+0x1a8>
	{
		if( xAlreadyYielded == pdFALSE )
     b88:	e0bff717 	ldw	r2,-36(fp)
     b8c:	1004c03a 	cmpne	r2,r2,zero
     b90:	1000011e 	bne	r2,zero,b98 <xEventGroupWaitBits+0x124>
		{
			portYIELD_WITHIN_API();
     b94:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     b98:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     b9c:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     ba0:	e0bffa17 	ldw	r2,-24(fp)
     ba4:	1080802c 	andhi	r2,r2,512
     ba8:	1004c03a 	cmpne	r2,r2,zero
     bac:	1000161e 	bne	r2,zero,c08 <xEventGroupWaitBits+0x194>
		{
			taskENTER_CRITICAL();
     bb0:	00041140 	call	4114 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	10800017 	ldw	r2,0(r2)
     bbc:	e0bffa15 	stw	r2,-24(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     bc0:	e13ffa17 	ldw	r4,-24(fp)
     bc4:	e17ffd17 	ldw	r5,-12(fp)
     bc8:	e1bfff17 	ldw	r6,-4(fp)
     bcc:	0000f440 	call	f44 <prvTestWaitCondition>
     bd0:	1005003a 	cmpeq	r2,r2,zero
     bd4:	10000a1e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
				{
					if( xClearOnExit != pdFALSE )
     bd8:	e0bffe17 	ldw	r2,-8(fp)
     bdc:	1005003a 	cmpeq	r2,r2,zero
     be0:	1000071e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     be4:	e0bffb17 	ldw	r2,-20(fp)
     be8:	10c00017 	ldw	r3,0(r2)
     bec:	e0bffd17 	ldw	r2,-12(fp)
     bf0:	0084303a 	nor	r2,zero,r2
     bf4:	1886703a 	and	r3,r3,r2
     bf8:	e0bffb17 	ldw	r2,-20(fp)
     bfc:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c00:	00041680 	call	4168 <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c04:	e03ff615 	stw	zero,-40(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c08:	e0bffa17 	ldw	r2,-24(fp)
     c0c:	00c04034 	movhi	r3,256
     c10:	18ffffc4 	addi	r3,r3,-1
     c14:	10c4703a 	and	r2,r2,r3
     c18:	e0bffa15 	stw	r2,-24(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c1c:	e0bffa17 	ldw	r2,-24(fp)
}
     c20:	e037883a 	mov	sp,fp
     c24:	dfc00117 	ldw	ra,4(sp)
     c28:	df000017 	ldw	fp,0(sp)
     c2c:	dec00204 	addi	sp,sp,8
     c30:	f800283a 	ret

00000c34 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c34:	defffa04 	addi	sp,sp,-24
     c38:	dfc00515 	stw	ra,20(sp)
     c3c:	df000415 	stw	fp,16(sp)
     c40:	df000404 	addi	fp,sp,16
     c44:	e13ffe15 	stw	r4,-8(fp)
     c48:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c4c:	e0bffe17 	ldw	r2,-8(fp)
     c50:	e0bffd15 	stw	r2,-12(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c54:	00041140 	call	4114 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c58:	e0bffd17 	ldw	r2,-12(fp)
     c5c:	10800017 	ldw	r2,0(r2)
     c60:	e0bffc15 	stw	r2,-16(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c64:	e0bffd17 	ldw	r2,-12(fp)
     c68:	10c00017 	ldw	r3,0(r2)
     c6c:	e0bfff17 	ldw	r2,-4(fp)
     c70:	0084303a 	nor	r2,zero,r2
     c74:	1886703a 	and	r3,r3,r2
     c78:	e0bffd17 	ldw	r2,-12(fp)
     c7c:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c80:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
     c84:	e0bffc17 	ldw	r2,-16(fp)
}
     c88:	e037883a 	mov	sp,fp
     c8c:	dfc00117 	ldw	ra,4(sp)
     c90:	df000017 	ldw	fp,0(sp)
     c94:	dec00204 	addi	sp,sp,8
     c98:	f800283a 	ret

00000c9c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     c9c:	defffb04 	addi	sp,sp,-20
     ca0:	df000415 	stw	fp,16(sp)
     ca4:	df000404 	addi	fp,sp,16
     ca8:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cac:	e0bfff17 	ldw	r2,-4(fp)
     cb0:	e0bffd15 	stw	r2,-12(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cb4:	e03ffe15 	stw	zero,-8(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cb8:	e0bffd17 	ldw	r2,-12(fp)
     cbc:	10800017 	ldw	r2,0(r2)
     cc0:	e0bffc15 	stw	r2,-16(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     cc4:	e0bffc17 	ldw	r2,-16(fp)
}
     cc8:	e037883a 	mov	sp,fp
     ccc:	df000017 	ldw	fp,0(sp)
     cd0:	dec00104 	addi	sp,sp,4
     cd4:	f800283a 	ret

00000cd8 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cd8:	defff304 	addi	sp,sp,-52
     cdc:	dfc00c15 	stw	ra,48(sp)
     ce0:	df000b15 	stw	fp,44(sp)
     ce4:	df000b04 	addi	fp,sp,44
     ce8:	e13ffe15 	stw	r4,-8(fp)
     cec:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     cf0:	e03ff915 	stw	zero,-28(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cf4:	e0bffe17 	ldw	r2,-8(fp)
     cf8:	e0bff615 	stw	r2,-40(fp)
BaseType_t xMatchFound = pdFALSE;
     cfc:	e03ff515 	stw	zero,-44(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d00:	e0bff617 	ldw	r2,-40(fp)
     d04:	10800104 	addi	r2,r2,4
     d08:	e0bffa15 	stw	r2,-24(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d0c:	e0bffa17 	ldw	r2,-24(fp)
     d10:	10800204 	addi	r2,r2,8
     d14:	e0bffb15 	stw	r2,-20(fp)
	vTaskSuspendAll();
     d18:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d1c:	e0bffa17 	ldw	r2,-24(fp)
     d20:	10800317 	ldw	r2,12(r2)
     d24:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d28:	e0bff617 	ldw	r2,-40(fp)
     d2c:	10c00017 	ldw	r3,0(r2)
     d30:	e0bfff17 	ldw	r2,-4(fp)
     d34:	1886b03a 	or	r3,r3,r2
     d38:	e0bff617 	ldw	r2,-40(fp)
     d3c:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d40:	00003606 	br	e1c <xEventGroupSetBits+0x144>
		{
			pxNext = listGET_NEXT( pxListItem );
     d44:	e0bffd17 	ldw	r2,-12(fp)
     d48:	10800117 	ldw	r2,4(r2)
     d4c:	e0bffc15 	stw	r2,-16(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d50:	e0bffd17 	ldw	r2,-12(fp)
     d54:	10800017 	ldw	r2,0(r2)
     d58:	e0bff815 	stw	r2,-32(fp)
			xMatchFound = pdFALSE;
     d5c:	e03ff515 	stw	zero,-44(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d60:	e0bff817 	ldw	r2,-32(fp)
     d64:	10bfc02c 	andhi	r2,r2,65280
     d68:	e0bff715 	stw	r2,-36(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d6c:	e0fff817 	ldw	r3,-32(fp)
     d70:	00804034 	movhi	r2,256
     d74:	10bfffc4 	addi	r2,r2,-1
     d78:	1884703a 	and	r2,r3,r2
     d7c:	e0bff815 	stw	r2,-32(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d80:	e0bff717 	ldw	r2,-36(fp)
     d84:	1081002c 	andhi	r2,r2,1024
     d88:	1004c03a 	cmpne	r2,r2,zero
     d8c:	1000091e 	bne	r2,zero,db4 <xEventGroupSetBits+0xdc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     d90:	e0bff617 	ldw	r2,-40(fp)
     d94:	10c00017 	ldw	r3,0(r2)
     d98:	e0bff817 	ldw	r2,-32(fp)
     d9c:	1884703a 	and	r2,r3,r2
     da0:	1005003a 	cmpeq	r2,r2,zero
     da4:	10000b1e 	bne	r2,zero,dd4 <xEventGroupSetBits+0xfc>
				{
					xMatchFound = pdTRUE;
     da8:	00800044 	movi	r2,1
     dac:	e0bff515 	stw	r2,-44(fp)
     db0:	00000806 	br	dd4 <xEventGroupSetBits+0xfc>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     db4:	e0bff617 	ldw	r2,-40(fp)
     db8:	10c00017 	ldw	r3,0(r2)
     dbc:	e0bff817 	ldw	r2,-32(fp)
     dc0:	1886703a 	and	r3,r3,r2
     dc4:	e0bff817 	ldw	r2,-32(fp)
     dc8:	1880021e 	bne	r3,r2,dd4 <xEventGroupSetBits+0xfc>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     dcc:	00800044 	movi	r2,1
     dd0:	e0bff515 	stw	r2,-44(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     dd4:	e0bff517 	ldw	r2,-44(fp)
     dd8:	1005003a 	cmpeq	r2,r2,zero
     ddc:	10000d1e 	bne	r2,zero,e14 <xEventGroupSetBits+0x13c>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     de0:	e0bff717 	ldw	r2,-36(fp)
     de4:	1080402c 	andhi	r2,r2,256
     de8:	1005003a 	cmpeq	r2,r2,zero
     dec:	1000041e 	bne	r2,zero,e00 <xEventGroupSetBits+0x128>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     df0:	e0bff917 	ldw	r2,-28(fp)
     df4:	e0fff817 	ldw	r3,-32(fp)
     df8:	10c4b03a 	or	r2,r2,r3
     dfc:	e0bff915 	stw	r2,-28(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e00:	e0bff617 	ldw	r2,-40(fp)
     e04:	10800017 	ldw	r2,0(r2)
     e08:	11408034 	orhi	r5,r2,512
     e0c:	e13ffd17 	ldw	r4,-12(fp)
     e10:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e14:	e0bffc17 	ldw	r2,-16(fp)
     e18:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e1c:	e0fffd17 	ldw	r3,-12(fp)
     e20:	e0bffb17 	ldw	r2,-20(fp)
     e24:	18bfc71e 	bne	r3,r2,d44 <xEventGroupSetBits+0x6c>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e28:	e0bff617 	ldw	r2,-40(fp)
     e2c:	10c00017 	ldw	r3,0(r2)
     e30:	e0bff917 	ldw	r2,-28(fp)
     e34:	0084303a 	nor	r2,zero,r2
     e38:	1886703a 	and	r3,r3,r2
     e3c:	e0bff617 	ldw	r2,-40(fp)
     e40:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e44:	00030180 	call	3018 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e48:	e0bff617 	ldw	r2,-40(fp)
     e4c:	10800017 	ldw	r2,0(r2)
}
     e50:	e037883a 	mov	sp,fp
     e54:	dfc00117 	ldw	ra,4(sp)
     e58:	df000017 	ldw	fp,0(sp)
     e5c:	dec00204 	addi	sp,sp,8
     e60:	f800283a 	ret

00000e64 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e64:	defffb04 	addi	sp,sp,-20
     e68:	dfc00415 	stw	ra,16(sp)
     e6c:	df000315 	stw	fp,12(sp)
     e70:	df000304 	addi	fp,sp,12
     e74:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e78:	e0bfff17 	ldw	r2,-4(fp)
     e7c:	e0bffe15 	stw	r2,-8(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e80:	e0bffe17 	ldw	r2,-8(fp)
     e84:	10800104 	addi	r2,r2,4
     e88:	e0bffd15 	stw	r2,-12(fp)

	vTaskSuspendAll();
     e8c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     e90:	00000406 	br	ea4 <vEventGroupDelete+0x40>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     e94:	e0bffd17 	ldw	r2,-12(fp)
     e98:	11000317 	ldw	r4,12(r2)
     e9c:	01408034 	movhi	r5,512
     ea0:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea4:	e0bffd17 	ldw	r2,-12(fp)
     ea8:	10800017 	ldw	r2,0(r2)
     eac:	1004c03a 	cmpne	r2,r2,zero
     eb0:	103ff81e 	bne	r2,zero,e94 <vEventGroupDelete+0x30>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     eb4:	e13ffe17 	ldw	r4,-8(fp)
     eb8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ebc:	00030180 	call	3018 <xTaskResumeAll>
}
     ec0:	e037883a 	mov	sp,fp
     ec4:	dfc00117 	ldw	ra,4(sp)
     ec8:	df000017 	ldw	fp,0(sp)
     ecc:	dec00204 	addi	sp,sp,8
     ed0:	f800283a 	ret

00000ed4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ed4:	defffc04 	addi	sp,sp,-16
     ed8:	dfc00315 	stw	ra,12(sp)
     edc:	df000215 	stw	fp,8(sp)
     ee0:	df000204 	addi	fp,sp,8
     ee4:	e13ffe15 	stw	r4,-8(fp)
     ee8:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     eec:	e13ffe17 	ldw	r4,-8(fp)
     ef0:	e17fff17 	ldw	r5,-4(fp)
     ef4:	0000cd80 	call	cd8 <xEventGroupSetBits>
}
     ef8:	e037883a 	mov	sp,fp
     efc:	dfc00117 	ldw	ra,4(sp)
     f00:	df000017 	ldw	fp,0(sp)
     f04:	dec00204 	addi	sp,sp,8
     f08:	f800283a 	ret

00000f0c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f0c:	defffc04 	addi	sp,sp,-16
     f10:	dfc00315 	stw	ra,12(sp)
     f14:	df000215 	stw	fp,8(sp)
     f18:	df000204 	addi	fp,sp,8
     f1c:	e13ffe15 	stw	r4,-8(fp)
     f20:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f24:	e13ffe17 	ldw	r4,-8(fp)
     f28:	e17fff17 	ldw	r5,-4(fp)
     f2c:	0000c340 	call	c34 <xEventGroupClearBits>
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f44:	defffb04 	addi	sp,sp,-20
     f48:	df000415 	stw	fp,16(sp)
     f4c:	df000404 	addi	fp,sp,16
     f50:	e13ffd15 	stw	r4,-12(fp)
     f54:	e17ffe15 	stw	r5,-8(fp)
     f58:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f5c:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f60:	e0bfff17 	ldw	r2,-4(fp)
     f64:	1004c03a 	cmpne	r2,r2,zero
     f68:	1000081e 	bne	r2,zero,f8c <prvTestWaitCondition+0x48>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f6c:	e0fffd17 	ldw	r3,-12(fp)
     f70:	e0bffe17 	ldw	r2,-8(fp)
     f74:	1884703a 	and	r2,r3,r2
     f78:	1005003a 	cmpeq	r2,r2,zero
     f7c:	10000a1e 	bne	r2,zero,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     f80:	00800044 	movi	r2,1
     f84:	e0bffc15 	stw	r2,-16(fp)
     f88:	00000706 	br	fa8 <prvTestWaitCondition+0x64>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     f8c:	e0fffd17 	ldw	r3,-12(fp)
     f90:	e0bffe17 	ldw	r2,-8(fp)
     f94:	1886703a 	and	r3,r3,r2
     f98:	e0bffe17 	ldw	r2,-8(fp)
     f9c:	1880021e 	bne	r3,r2,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     fa0:	00800044 	movi	r2,1
     fa4:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fa8:	e0bffc17 	ldw	r2,-16(fp)
}
     fac:	e037883a 	mov	sp,fp
     fb0:	df000017 	ldw	fp,0(sp)
     fb4:	dec00104 	addi	sp,sp,4
     fb8:	f800283a 	ret

00000fbc <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fbc:	defff904 	addi	sp,sp,-28
     fc0:	dfc00615 	stw	ra,24(sp)
     fc4:	df000515 	stw	fp,20(sp)
     fc8:	df000504 	addi	fp,sp,20
     fcc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fd0:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
     fd4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fd8:	d0a01f17 	ldw	r2,-32644(gp)
     fdc:	1004c03a 	cmpne	r2,r2,zero
     fe0:	1000011e 	bne	r2,zero,fe8 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
     fe4:	000120c0 	call	120c <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     fe8:	e0bfff17 	ldw	r2,-4(fp)
     fec:	1005003a 	cmpeq	r2,r2,zero
     ff0:	10000e1e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
     ff4:	d0a0000b 	ldhu	r2,-32768(gp)
     ff8:	10ffffcc 	andi	r3,r2,65535
     ffc:	e0bfff17 	ldw	r2,-4(fp)
    1000:	10c5883a 	add	r2,r2,r3
    1004:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1008:	e0bfff17 	ldw	r2,-4(fp)
    100c:	108000cc 	andi	r2,r2,3
    1010:	1005003a 	cmpeq	r2,r2,zero
    1014:	1000051e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1018:	e0ffff17 	ldw	r3,-4(fp)
    101c:	00bfff04 	movi	r2,-4
    1020:	1884703a 	and	r2,r3,r2
    1024:	10800104 	addi	r2,r2,4
    1028:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    102c:	e0bfff17 	ldw	r2,-4(fp)
    1030:	1005003a 	cmpeq	r2,r2,zero
    1034:	10003f1e 	bne	r2,zero,1134 <pvPortMalloc+0x178>
    1038:	d0e00117 	ldw	r3,-32764(gp)
    103c:	e0bfff17 	ldw	r2,-4(fp)
    1040:	10c03c2e 	bgeu	r2,r3,1134 <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    1044:	d0a02004 	addi	r2,gp,-32640
    1048:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    104c:	d0a02017 	ldw	r2,-32640(gp)
    1050:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1054:	00000506 	br	106c <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
    1058:	e0bffe17 	ldw	r2,-8(fp)
    105c:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1060:	e0bffe17 	ldw	r2,-8(fp)
    1064:	10800017 	ldw	r2,0(r2)
    1068:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    106c:	e0bffe17 	ldw	r2,-8(fp)
    1070:	10c00117 	ldw	r3,4(r2)
    1074:	e0bfff17 	ldw	r2,-4(fp)
    1078:	1880042e 	bgeu	r3,r2,108c <pvPortMalloc+0xd0>
    107c:	e0bffe17 	ldw	r2,-8(fp)
    1080:	10800017 	ldw	r2,0(r2)
    1084:	1004c03a 	cmpne	r2,r2,zero
    1088:	103ff31e 	bne	r2,zero,1058 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    108c:	d0e01f17 	ldw	r3,-32644(gp)
    1090:	e0bffe17 	ldw	r2,-8(fp)
    1094:	10c02726 	beq	r2,r3,1134 <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    1098:	e0bffd17 	ldw	r2,-12(fp)
    109c:	10800017 	ldw	r2,0(r2)
    10a0:	1007883a 	mov	r3,r2
    10a4:	d0a0000b 	ldhu	r2,-32768(gp)
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffe17 	ldw	r2,-8(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffd17 	ldw	r2,-12(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffe17 	ldw	r2,-8(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	d0a0000b 	ldhu	r2,-32768(gp)
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffe17 	ldw	r3,-8(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffe17 	ldw	r2,-8(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffc17 	ldw	r2,-16(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0fffe17 	ldw	r3,-8(fp)
    1110:	e0bfff17 	ldw	r2,-4(fp)
    1114:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffc17 	ldw	r4,-16(fp)
    111c:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffe17 	ldw	r2,-8(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	00030180 	call	3018 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffb17 	ldw	r2,-20(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	1005003a 	cmpeq	r2,r2,zero
    1174:	1000111e 	bne	r2,zero,11bc <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1178:	d0a0000b 	ldhu	r2,-32768(gp)
    117c:	10bfffcc 	andi	r2,r2,65535
    1180:	1007883a 	mov	r3,r2
    1184:	e0bffe17 	ldw	r2,-8(fp)
    1188:	10c5c83a 	sub	r2,r2,r3
    118c:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    1190:	e0bffe17 	ldw	r2,-8(fp)
    1194:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
    1198:	0002ff00 	call	2ff0 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    119c:	e0bffd17 	ldw	r2,-12(fp)
    11a0:	10c00117 	ldw	r3,4(r2)
    11a4:	d0a00217 	ldw	r2,-32760(gp)
    11a8:	1885883a 	add	r2,r3,r2
    11ac:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11b0:	e13ffd17 	ldw	r4,-12(fp)
    11b4:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b8:	00030180 	call	3018 <xTaskResumeAll>
        }
}
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	e037883a 	mov	sp,fp
    1200:	df000017 	ldw	fp,0(sp)
    1204:	dec00104 	addi	sp,sp,4
    1208:	f800283a 	ret

0000120c <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    120c:	defffd04 	addi	sp,sp,-12
    1210:	df000215 	stw	fp,8(sp)
    1214:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    1218:	00820034 	movhi	r2,2048
    121c:	10897d04 	addi	r2,r2,9716
    1220:	d0a02015 	stw	r2,-32640(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1224:	00820034 	movhi	r2,2048
    1228:	10894504 	addi	r2,r2,9492
    122c:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    1230:	d0a00117 	ldw	r2,-32764(gp)
    1234:	1007883a 	mov	r3,r2
    1238:	00820034 	movhi	r2,2048
    123c:	10897d04 	addi	r2,r2,9716
    1240:	1885883a 	add	r2,r3,r2
    1244:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1248:	d0a0000b 	ldhu	r2,-32768(gp)
    124c:	10bfffcc 	andi	r2,r2,65535
    1250:	1007883a 	mov	r3,r2
    1254:	e0bffe17 	ldw	r2,-8(fp)
    1258:	10c5c83a 	sub	r2,r2,r3
    125c:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    1260:	e0bffe17 	ldw	r2,-8(fp)
    1264:	d0a01f15 	stw	r2,-32644(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1268:	d0a01f17 	ldw	r2,-32644(gp)
    126c:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    1270:	d0a01f17 	ldw	r2,-32644(gp)
    1274:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1278:	00820034 	movhi	r2,2048
    127c:	10897d04 	addi	r2,r2,9716
    1280:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1284:	d0e00117 	ldw	r3,-32764(gp)
    1288:	d0a0000b 	ldhu	r2,-32768(gp)
    128c:	10bfffcc 	andi	r2,r2,65535
    1290:	1887c83a 	sub	r3,r3,r2
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e01f17 	ldw	r3,-32644(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	d0a0000b 	ldhu	r2,-32768(gp)
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	e037883a 	mov	sp,fp
    12c0:	df000017 	ldw	fp,0(sp)
    12c4:	dec00104 	addi	sp,sp,4
    12c8:	f800283a 	ret

000012cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12cc:	defffc04 	addi	sp,sp,-16
    12d0:	df000315 	stw	fp,12(sp)
    12d4:	df000304 	addi	fp,sp,12
    12d8:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12dc:	d0a02004 	addi	r2,gp,-32640
    12e0:	e0bffe15 	stw	r2,-8(fp)
    12e4:	00000306 	br	12f4 <prvInsertBlockIntoFreeList+0x28>
    12e8:	e0bffe17 	ldw	r2,-8(fp)
    12ec:	10800017 	ldw	r2,0(r2)
    12f0:	e0bffe15 	stw	r2,-8(fp)
    12f4:	e0bffe17 	ldw	r2,-8(fp)
    12f8:	10c00017 	ldw	r3,0(r2)
    12fc:	e0bfff17 	ldw	r2,-4(fp)
    1300:	18bff936 	bltu	r3,r2,12e8 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1304:	e0bffe17 	ldw	r2,-8(fp)
    1308:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    130c:	e0bffe17 	ldw	r2,-8(fp)
    1310:	10800117 	ldw	r2,4(r2)
    1314:	1007883a 	mov	r3,r2
    1318:	e0bffd17 	ldw	r2,-12(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffe17 	ldw	r2,-8(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffe17 	ldw	r2,-8(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffe17 	ldw	r2,-8(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	1007883a 	mov	r3,r2
    1360:	e0bffd17 	ldw	r2,-12(fp)
    1364:	1887883a 	add	r3,r3,r2
    1368:	e0bffe17 	ldw	r2,-8(fp)
    136c:	10800017 	ldw	r2,0(r2)
    1370:	1880161e 	bne	r3,r2,13cc <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1374:	e0bffe17 	ldw	r2,-8(fp)
    1378:	10c00017 	ldw	r3,0(r2)
    137c:	d0a01f17 	ldw	r2,-32644(gp)
    1380:	18800e26 	beq	r3,r2,13bc <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1384:	e0bfff17 	ldw	r2,-4(fp)
    1388:	10c00117 	ldw	r3,4(r2)
    138c:	e0bffe17 	ldw	r2,-8(fp)
    1390:	10800017 	ldw	r2,0(r2)
    1394:	10800117 	ldw	r2,4(r2)
    1398:	1887883a 	add	r3,r3,r2
    139c:	e0bfff17 	ldw	r2,-4(fp)
    13a0:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a4:	e0bffe17 	ldw	r2,-8(fp)
    13a8:	10800017 	ldw	r2,0(r2)
    13ac:	10c00017 	ldw	r3,0(r2)
    13b0:	e0bfff17 	ldw	r2,-4(fp)
    13b4:	10c00015 	stw	r3,0(r2)
    13b8:	00000806 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13bc:	d0e01f17 	ldw	r3,-32644(gp)
    13c0:	e0bfff17 	ldw	r2,-4(fp)
    13c4:	10c00015 	stw	r3,0(r2)
    13c8:	00000406 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13cc:	e0bffe17 	ldw	r2,-8(fp)
    13d0:	10c00017 	ldw	r3,0(r2)
    13d4:	e0bfff17 	ldw	r2,-4(fp)
    13d8:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13dc:	e0fffe17 	ldw	r3,-8(fp)
    13e0:	e0bfff17 	ldw	r2,-4(fp)
    13e4:	18800326 	beq	r3,r2,13f4 <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e8:	e0fffe17 	ldw	r3,-8(fp)
    13ec:	e0bfff17 	ldw	r2,-4(fp)
    13f0:	18800015 	stw	r2,0(r3)
        }
}
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10800204 	addi	r2,r2,8
    141c:	1007883a 	mov	r3,r2
    1420:	e0bfff17 	ldw	r2,-4(fp)
    1424:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1428:	e0ffff17 	ldw	r3,-4(fp)
    142c:	00bfffc4 	movi	r2,-1
    1430:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1434:	e0bfff17 	ldw	r2,-4(fp)
    1438:	10800204 	addi	r2,r2,8
    143c:	1007883a 	mov	r3,r2
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10800204 	addi	r2,r2,8
    1450:	1007883a 	mov	r3,r2
    1454:	e0bfff17 	ldw	r2,-4(fp)
    1458:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    145c:	e0bfff17 	ldw	r2,-4(fp)
    1460:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1464:	e037883a 	mov	sp,fp
    1468:	df000017 	ldw	fp,0(sp)
    146c:	dec00104 	addi	sp,sp,4
    1470:	f800283a 	ret

00001474 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    1474:	defffe04 	addi	sp,sp,-8
    1478:	df000115 	stw	fp,4(sp)
    147c:	df000104 	addi	fp,sp,4
    1480:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1484:	e0bfff17 	ldw	r2,-4(fp)
    1488:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    148c:	e037883a 	mov	sp,fp
    1490:	df000017 	ldw	fp,0(sp)
    1494:	dec00104 	addi	sp,sp,4
    1498:	f800283a 	ret

0000149c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    149c:	defffc04 	addi	sp,sp,-16
    14a0:	df000315 	stw	fp,12(sp)
    14a4:	df000304 	addi	fp,sp,12
    14a8:	e13ffe15 	stw	r4,-8(fp)
    14ac:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14b0:	e0bffe17 	ldw	r2,-8(fp)
    14b4:	10800117 	ldw	r2,4(r2)
    14b8:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14bc:	e0ffff17 	ldw	r3,-4(fp)
    14c0:	e0bffd17 	ldw	r2,-12(fp)
    14c4:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c8:	e0bffd17 	ldw	r2,-12(fp)
    14cc:	10c00217 	ldw	r3,8(r2)
    14d0:	e0bfff17 	ldw	r2,-4(fp)
    14d4:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d8:	e0bffd17 	ldw	r2,-12(fp)
    14dc:	10c00217 	ldw	r3,8(r2)
    14e0:	e0bfff17 	ldw	r2,-4(fp)
    14e4:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
    14e8:	e0fffd17 	ldw	r3,-12(fp)
    14ec:	e0bfff17 	ldw	r2,-4(fp)
    14f0:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f4:	e0ffff17 	ldw	r3,-4(fp)
    14f8:	e0bffe17 	ldw	r2,-8(fp)
    14fc:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    1500:	e0bffe17 	ldw	r2,-8(fp)
    1504:	10800017 	ldw	r2,0(r2)
    1508:	10c00044 	addi	r3,r2,1
    150c:	e0bffe17 	ldw	r2,-8(fp)
    1510:	10c00015 	stw	r3,0(r2)
}
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffc17 	ldw	r2,-16(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffd15 	stw	r2,-12(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffd15 	stw	r2,-12(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffd17 	ldw	r2,-12(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffd15 	stw	r2,-12(fp)
    157c:	e0bffd17 	ldw	r2,-12(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10c00017 	ldw	r3,0(r2)
    1588:	e0bffc17 	ldw	r2,-16(fp)
    158c:	10fff82e 	bgeu	r2,r3,1570 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffd17 	ldw	r2,-12(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10c00117 	ldw	r3,4(r2)
    15a8:	e0bfff17 	ldw	r2,-4(fp)
    15ac:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0ffff17 	ldw	r3,-4(fp)
    15b4:	e0bffd17 	ldw	r2,-12(fp)
    15b8:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0fffd17 	ldw	r3,-12(fp)
    15c0:	e0bfff17 	ldw	r2,-4(fp)
    15c4:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0ffff17 	ldw	r3,-4(fp)
    15cc:	e0bffe17 	ldw	r2,-8(fp)
    15d0:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	e037883a 	mov	sp,fp
    15ec:	df000017 	ldw	fp,0(sp)
    15f0:	dec00104 	addi	sp,sp,4
    15f4:	f800283a 	ret

000015f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15f8:	defffd04 	addi	sp,sp,-12
    15fc:	df000215 	stw	fp,8(sp)
    1600:	df000204 	addi	fp,sp,8
    1604:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1608:	e0bfff17 	ldw	r2,-4(fp)
    160c:	10800417 	ldw	r2,16(r2)
    1610:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1614:	e0bfff17 	ldw	r2,-4(fp)
    1618:	10c00117 	ldw	r3,4(r2)
    161c:	e0bfff17 	ldw	r2,-4(fp)
    1620:	10800217 	ldw	r2,8(r2)
    1624:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1628:	e0bfff17 	ldw	r2,-4(fp)
    162c:	10c00217 	ldw	r3,8(r2)
    1630:	e0bfff17 	ldw	r2,-4(fp)
    1634:	10800117 	ldw	r2,4(r2)
    1638:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    163c:	e0bffe17 	ldw	r2,-8(fp)
    1640:	10c00117 	ldw	r3,4(r2)
    1644:	e0bfff17 	ldw	r2,-4(fp)
    1648:	1880041e 	bne	r3,r2,165c <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    164c:	e0bfff17 	ldw	r2,-4(fp)
    1650:	10c00217 	ldw	r3,8(r2)
    1654:	e0bffe17 	ldw	r2,-8(fp)
    1658:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    165c:	e0bfff17 	ldw	r2,-4(fp)
    1660:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1664:	e0bffe17 	ldw	r2,-8(fp)
    1668:	10800017 	ldw	r2,0(r2)
    166c:	10ffffc4 	addi	r3,r2,-1
    1670:	e0bffe17 	ldw	r2,-8(fp)
    1674:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    1678:	e0bffe17 	ldw	r2,-8(fp)
    167c:	10800017 	ldw	r2,0(r2)
}
    1680:	e037883a 	mov	sp,fp
    1684:	df000017 	ldw	fp,0(sp)
    1688:	dec00104 	addi	sp,sp,4
    168c:	f800283a 	ret

00001690 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1690:	defffc04 	addi	sp,sp,-16
    1694:	dfc00315 	stw	ra,12(sp)
    1698:	df000215 	stw	fp,8(sp)
    169c:	df000204 	addi	fp,sp,8
    16a0:	e13ffe15 	stw	r4,-8(fp)
    16a4:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16a8:	01020034 	movhi	r4,2048
    16ac:	21000004 	addi	r4,r4,0
    16b0:	e17fff17 	ldw	r5,-4(fp)
    16b4:	00053cc0 	call	53cc <printf>
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	dfc00117 	ldw	ra,4(sp)
    16c0:	df000017 	ldw	fp,0(sp)
    16c4:	dec00204 	addi	sp,sp,8
    16c8:	f800283a 	ret

000016cc <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16cc:	defffe04 	addi	sp,sp,-8
    16d0:	df000115 	stw	fp,4(sp)
    16d4:	df000104 	addi	fp,sp,4
    16d8:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16dc:	e0bfff17 	ldw	r2,-4(fp)
    16e0:	16800015 	stw	gp,0(r2)
}
    16e4:	e037883a 	mov	sp,fp
    16e8:	df000017 	ldw	fp,0(sp)
    16ec:	dec00104 	addi	sp,sp,4
    16f0:	f800283a 	ret

000016f4 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    16f4:	defff904 	addi	sp,sp,-28
    16f8:	dfc00615 	stw	ra,24(sp)
    16fc:	df000515 	stw	fp,20(sp)
    1700:	df000504 	addi	fp,sp,20
    1704:	e13ffd15 	stw	r4,-12(fp)
    1708:	e17ffe15 	stw	r5,-8(fp)
    170c:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    1710:	e0bffd17 	ldw	r2,-12(fp)
    1714:	10bfff04 	addi	r2,r2,-4
    1718:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    171c:	e13ffc04 	addi	r4,fp,-16
    1720:	00016cc0 	call	16cc <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1724:	e0fffd17 	ldw	r3,-12(fp)
    1728:	00b7abb4 	movhi	r2,57006
    172c:	10afbbc4 	addi	r2,r2,-16657
    1730:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1734:	e0bffd17 	ldw	r2,-12(fp)
    1738:	10bfff04 	addi	r2,r2,-4
    173c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1740:	e0bffb17 	ldw	r2,-20(fp)
    1744:	1007883a 	mov	r3,r2
    1748:	e0bffd17 	ldw	r2,-12(fp)
    174c:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1750:	e0bffd17 	ldw	r2,-12(fp)
    1754:	10bfff04 	addi	r2,r2,-4
    1758:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    175c:	e0fffc17 	ldw	r3,-16(fp)
    1760:	e0bffd17 	ldw	r2,-12(fp)
    1764:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1768:	e0bffd17 	ldw	r2,-12(fp)
    176c:	10bff704 	addi	r2,r2,-36
    1770:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1774:	e0bffe17 	ldw	r2,-8(fp)
    1778:	1007883a 	mov	r3,r2
    177c:	e0bffd17 	ldw	r2,-12(fp)
    1780:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10bfff04 	addi	r2,r2,-4
    178c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1790:	e0fffd17 	ldw	r3,-12(fp)
    1794:	00800044 	movi	r2,1
    1798:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    179c:	e0bffd17 	ldw	r2,-12(fp)
    17a0:	10bff404 	addi	r2,r2,-48
    17a4:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17a8:	e0bfff17 	ldw	r2,-4(fp)
    17ac:	1007883a 	mov	r3,r2
    17b0:	e0bffd17 	ldw	r2,-12(fp)
    17b4:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17b8:	e0bffd17 	ldw	r2,-12(fp)
    17bc:	10bffb04 	addi	r2,r2,-20
    17c0:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c4:	e0bffd17 	ldw	r2,-12(fp)
}
    17c8:	e037883a 	mov	sp,fp
    17cc:	dfc00117 	ldw	ra,4(sp)
    17d0:	df000017 	ldw	fp,0(sp)
    17d4:	dec00204 	addi	sp,sp,8
    17d8:	f800283a 	ret

000017dc <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17dc:	defffe04 	addi	sp,sp,-8
    17e0:	dfc00115 	stw	ra,4(sp)
    17e4:	df000015 	stw	fp,0(sp)
    17e8:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17ec:	00018300 	call	1830 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f0:	00800034 	movhi	r2,0
    17f4:	10803104 	addi	r2,r2,196
    17f8:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    17fc:	0005883a 	mov	r2,zero
}
    1800:	e037883a 	mov	sp,fp
    1804:	dfc00117 	ldw	ra,4(sp)
    1808:	df000017 	ldw	fp,0(sp)
    180c:	dec00204 	addi	sp,sp,8
    1810:	f800283a 	ret

00001814 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1814:	deffff04 	addi	sp,sp,-4
    1818:	df000015 	stw	fp,0(sp)
    181c:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1820:	e037883a 	mov	sp,fp
    1824:	df000017 	ldw	fp,0(sp)
    1828:	dec00104 	addi	sp,sp,4
    182c:	f800283a 	ret

00001830 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1830:	defffe04 	addi	sp,sp,-8
    1834:	dfc00115 	stw	ra,4(sp)
    1838:	df000015 	stw	fp,0(sp)
    183c:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1840:	0009883a 	mov	r4,zero
    1844:	000b883a 	mov	r5,zero
    1848:	01800034 	movhi	r6,0
    184c:	31863204 	addi	r6,r6,6344
    1850:	00019140 	call	1914 <alt_irq_register>
    1854:	10bffa98 	cmpnei	r2,r2,-22
    1858:	1000021e 	bne	r2,zero,1864 <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    185c:	003da03a 	break	0
    1860:	00001006 	br	18a4 <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    1864:	00c00134 	movhi	r3,4
    1868:	18cc1104 	addi	r3,r3,12356
    186c:	00800204 	movi	r2,8
    1870:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    1874:	00c00134 	movhi	r3,4
    1878:	18cc1204 	addi	r3,r3,12360
    187c:	00a1a814 	movui	r2,34464
    1880:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    1884:	00c00134 	movhi	r3,4
    1888:	18cc1304 	addi	r3,r3,12364
    188c:	00800044 	movi	r2,1
    1890:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    1894:	00c00134 	movhi	r3,4
    1898:	18cc1104 	addi	r3,r3,12356
    189c:	008001c4 	movi	r2,7
    18a0:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18a4:	00c00134 	movhi	r3,4
    18a8:	18cc1004 	addi	r3,r3,12352
    18ac:	00bfff84 	movi	r2,-2
    18b0:	18800035 	stwio	r2,0(r3)
}
    18b4:	e037883a 	mov	sp,fp
    18b8:	dfc00117 	ldw	ra,4(sp)
    18bc:	df000017 	ldw	fp,0(sp)
    18c0:	dec00204 	addi	sp,sp,8
    18c4:	f800283a 	ret

000018c8 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18c8:	defffc04 	addi	sp,sp,-16
    18cc:	dfc00315 	stw	ra,12(sp)
    18d0:	df000215 	stw	fp,8(sp)
    18d4:	df000204 	addi	fp,sp,8
    18d8:	e13ffe15 	stw	r4,-8(fp)
    18dc:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18e0:	00031dc0 	call	31dc <xTaskIncrementTick>
    18e4:	1005003a 	cmpeq	r2,r2,zero
    18e8:	1000011e 	bne	r2,zero,18f0 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    18ec:	00033b80 	call	33b8 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f0:	00c00134 	movhi	r3,4
    18f4:	18cc1004 	addi	r3,r3,12352
    18f8:	00bfff84 	movi	r2,-2
    18fc:	18800035 	stwio	r2,0(r3)
}
    1900:	e037883a 	mov	sp,fp
    1904:	dfc00117 	ldw	ra,4(sp)
    1908:	df000017 	ldw	fp,0(sp)
    190c:	dec00204 	addi	sp,sp,8
    1910:	f800283a 	ret

00001914 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1914:	defff004 	addi	sp,sp,-64
    1918:	df000f15 	stw	fp,60(sp)
    191c:	df000f04 	addi	fp,sp,60
    1920:	e13ffc15 	stw	r4,-16(fp)
    1924:	e17ffd15 	stw	r5,-12(fp)
    1928:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    192c:	00bffa84 	movi	r2,-22
    1930:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1934:	e0bffc17 	ldw	r2,-16(fp)
    1938:	10800828 	cmpgeui	r2,r2,32
    193c:	10005c1e 	bne	r2,zero,1ab0 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1940:	0005303a 	rdctl	r2,status
    1944:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1948:	e0fff917 	ldw	r3,-28(fp)
    194c:	00bfff84 	movi	r2,-2
    1950:	1884703a 	and	r2,r3,r2
    1954:	1001703a 	wrctl	status,r2
  
  return context;
    1958:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    195c:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1960:	e0bffc17 	ldw	r2,-16(fp)
    1964:	00c20234 	movhi	r3,2056
    1968:	18fde104 	addi	r3,r3,-2172
    196c:	100490fa 	slli	r2,r2,3
    1970:	10c7883a 	add	r3,r2,r3
    1974:	e0bffe17 	ldw	r2,-8(fp)
    1978:	18800015 	stw	r2,0(r3)
		alt_irq[id].context = context;
    197c:	e0bffc17 	ldw	r2,-16(fp)
    1980:	00c20234 	movhi	r3,2056
    1984:	18fde104 	addi	r3,r3,-2172
    1988:	100490fa 	slli	r2,r2,3
    198c:	10c5883a 	add	r2,r2,r3
    1990:	10c00104 	addi	r3,r2,4
    1994:	e0bffd17 	ldw	r2,-12(fp)
    1998:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    199c:	e0bffe17 	ldw	r2,-8(fp)
    19a0:	1005003a 	cmpeq	r2,r2,zero
    19a4:	1000201e 	bne	r2,zero,1a28 <alt_irq_register+0x114>
    19a8:	e0bffc17 	ldw	r2,-16(fp)
    19ac:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b0:	0005303a 	rdctl	r2,status
    19b4:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19b8:	e0fff617 	ldw	r3,-40(fp)
    19bc:	00bfff84 	movi	r2,-2
    19c0:	1884703a 	and	r2,r3,r2
    19c4:	1001703a 	wrctl	status,r2
  
  return context;
    19c8:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19cc:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d0:	e0fff717 	ldw	r3,-36(fp)
    19d4:	00800044 	movi	r2,1
    19d8:	10c4983a 	sll	r2,r2,r3
    19dc:	1007883a 	mov	r3,r2
    19e0:	00820034 	movhi	r2,2048
    19e4:	10895e04 	addi	r2,r2,9592
    19e8:	10800017 	ldw	r2,0(r2)
    19ec:	1886b03a 	or	r3,r3,r2
    19f0:	00820034 	movhi	r2,2048
    19f4:	10895e04 	addi	r2,r2,9592
    19f8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19fc:	00820034 	movhi	r2,2048
    1a00:	10895e04 	addi	r2,r2,9592
    1a04:	10800017 	ldw	r2,0(r2)
    1a08:	100170fa 	wrctl	ienable,r2
    1a0c:	e0bff817 	ldw	r2,-32(fp)
    1a10:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a14:	e0bff517 	ldw	r2,-44(fp)
    1a18:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a1c:	0005883a 	mov	r2,zero
    1a20:	e0bfff15 	stw	r2,-4(fp)
    1a24:	00002006 	br	1aa8 <alt_irq_register+0x194>
    1a28:	e0bffc17 	ldw	r2,-16(fp)
    1a2c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a30:	0005303a 	rdctl	r2,status
    1a34:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a38:	e0fff217 	ldw	r3,-56(fp)
    1a3c:	00bfff84 	movi	r2,-2
    1a40:	1884703a 	and	r2,r3,r2
    1a44:	1001703a 	wrctl	status,r2
  
  return context;
    1a48:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a4c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    1a50:	e0fff317 	ldw	r3,-52(fp)
    1a54:	00800044 	movi	r2,1
    1a58:	10c4983a 	sll	r2,r2,r3
    1a5c:	0084303a 	nor	r2,zero,r2
    1a60:	1007883a 	mov	r3,r2
    1a64:	00820034 	movhi	r2,2048
    1a68:	10895e04 	addi	r2,r2,9592
    1a6c:	10800017 	ldw	r2,0(r2)
    1a70:	1886703a 	and	r3,r3,r2
    1a74:	00820034 	movhi	r2,2048
    1a78:	10895e04 	addi	r2,r2,9592
    1a7c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a80:	00820034 	movhi	r2,2048
    1a84:	10895e04 	addi	r2,r2,9592
    1a88:	10800017 	ldw	r2,0(r2)
    1a8c:	100170fa 	wrctl	ienable,r2
    1a90:	e0bff417 	ldw	r2,-48(fp)
    1a94:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a98:	e0bff117 	ldw	r2,-60(fp)
    1a9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1aa0:	0005883a 	mov	r2,zero
    1aa4:	e0bfff15 	stw	r2,-4(fp)
    1aa8:	e0bfff17 	ldw	r2,-4(fp)
    1aac:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1ab0:	e0bffb17 	ldw	r2,-20(fp)
}
    1ab4:	e037883a 	mov	sp,fp
    1ab8:	df000017 	ldw	fp,0(sp)
    1abc:	dec00104 	addi	sp,sp,4
    1ac0:	f800283a 	ret

00001ac4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1ac4:	defffb04 	addi	sp,sp,-20
    1ac8:	dfc00415 	stw	ra,16(sp)
    1acc:	df000315 	stw	fp,12(sp)
    1ad0:	df000304 	addi	fp,sp,12
    1ad4:	e13ffe15 	stw	r4,-8(fp)
    1ad8:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1adc:	e0bffe17 	ldw	r2,-8(fp)
    1ae0:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ae4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ae8:	e0bffd17 	ldw	r2,-12(fp)
    1aec:	11000017 	ldw	r4,0(r2)
    1af0:	e0bffd17 	ldw	r2,-12(fp)
    1af4:	10c00f17 	ldw	r3,60(r2)
    1af8:	e0bffd17 	ldw	r2,-12(fp)
    1afc:	10801017 	ldw	r2,64(r2)
    1b00:	1885383a 	mul	r2,r3,r2
    1b04:	2087883a 	add	r3,r4,r2
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1b10:	e0bffd17 	ldw	r2,-12(fp)
    1b14:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00017 	ldw	r3,0(r2)
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1b28:	e0bffd17 	ldw	r2,-12(fp)
    1b2c:	11000017 	ldw	r4,0(r2)
    1b30:	e0bffd17 	ldw	r2,-12(fp)
    1b34:	10800f17 	ldw	r2,60(r2)
    1b38:	10ffffc4 	addi	r3,r2,-1
    1b3c:	e0bffd17 	ldw	r2,-12(fp)
    1b40:	10801017 	ldw	r2,64(r2)
    1b44:	1885383a 	mul	r2,r3,r2
    1b48:	2087883a 	add	r3,r4,r2
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b54:	e0fffd17 	ldw	r3,-12(fp)
    1b58:	00bfffc4 	movi	r2,-1
    1b5c:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1b60:	e0fffd17 	ldw	r3,-12(fp)
    1b64:	00bfffc4 	movi	r2,-1
    1b68:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    1b6c:	e0bfff17 	ldw	r2,-4(fp)
    1b70:	1004c03a 	cmpne	r2,r2,zero
    1b74:	10000b1e 	bne	r2,zero,1ba4 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b78:	e0bffd17 	ldw	r2,-12(fp)
    1b7c:	10800417 	ldw	r2,16(r2)
    1b80:	1005003a 	cmpeq	r2,r2,zero
    1b84:	10000d1e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b88:	e0bffd17 	ldw	r2,-12(fp)
    1b8c:	11000404 	addi	r4,r2,16
    1b90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1b94:	10800058 	cmpnei	r2,r2,1
    1b98:	1000081e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b9c:	003b683a 	trap	0
    1ba0:	00000606 	br	1bbc <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1ba4:	e0bffd17 	ldw	r2,-12(fp)
    1ba8:	11000404 	addi	r4,r2,16
    1bac:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1bb0:	e0bffd17 	ldw	r2,-12(fp)
    1bb4:	11000904 	addi	r4,r2,36
    1bb8:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1bbc:	00041680 	call	4168 <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1bc0:	00800044 	movi	r2,1
}
    1bc4:	e037883a 	mov	sp,fp
    1bc8:	dfc00117 	ldw	ra,4(sp)
    1bcc:	df000017 	ldw	fp,0(sp)
    1bd0:	dec00204 	addi	sp,sp,8
    1bd4:	f800283a 	ret

00001bd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1bd8:	defff704 	addi	sp,sp,-36
    1bdc:	dfc00815 	stw	ra,32(sp)
    1be0:	df000715 	stw	fp,28(sp)
    1be4:	df000704 	addi	fp,sp,28
    1be8:	e13ffd15 	stw	r4,-12(fp)
    1bec:	e17ffe15 	stw	r5,-8(fp)
    1bf0:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bf4:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bf8:	e0bffe17 	ldw	r2,-8(fp)
    1bfc:	1004c03a 	cmpne	r2,r2,zero
    1c00:	1000021e 	bne	r2,zero,1c0c <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1c04:	e03ffb15 	stw	zero,-20(fp)
    1c08:	00000506 	br	1c20 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1c0c:	e0fffd17 	ldw	r3,-12(fp)
    1c10:	e0bffe17 	ldw	r2,-8(fp)
    1c14:	1885383a 	mul	r2,r3,r2
    1c18:	10800044 	addi	r2,r2,1
    1c1c:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1c20:	e0bffb17 	ldw	r2,-20(fp)
    1c24:	11001304 	addi	r4,r2,76
    1c28:	0000fbc0 	call	fbc <pvPortMalloc>
    1c2c:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1c30:	e0bff917 	ldw	r2,-28(fp)
    1c34:	1005003a 	cmpeq	r2,r2,zero
    1c38:	1000181e 	bne	r2,zero,1c9c <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c3c:	e0bff917 	ldw	r2,-28(fp)
    1c40:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c44:	e0bffe17 	ldw	r2,-8(fp)
    1c48:	1004c03a 	cmpne	r2,r2,zero
    1c4c:	1000041e 	bne	r2,zero,1c60 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c50:	e0fffc17 	ldw	r3,-16(fp)
    1c54:	e0bffc17 	ldw	r2,-16(fp)
    1c58:	10c00015 	stw	r3,0(r2)
    1c5c:	00000406 	br	1c70 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c60:	e0bff917 	ldw	r2,-28(fp)
    1c64:	10c01304 	addi	r3,r2,76
    1c68:	e0bffc17 	ldw	r2,-16(fp)
    1c6c:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c70:	e0fffc17 	ldw	r3,-16(fp)
    1c74:	e0bffd17 	ldw	r2,-12(fp)
    1c78:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    1c7c:	e0fffc17 	ldw	r3,-16(fp)
    1c80:	e0bffe17 	ldw	r2,-8(fp)
    1c84:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c88:	e13ffc17 	ldw	r4,-16(fp)
    1c8c:	01400044 	movi	r5,1
    1c90:	0001ac40 	call	1ac4 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c94:	e0bffc17 	ldw	r2,-16(fp)
    1c98:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c9c:	e0bffa17 	ldw	r2,-24(fp)
}
    1ca0:	e037883a 	mov	sp,fp
    1ca4:	dfc00117 	ldw	ra,4(sp)
    1ca8:	df000017 	ldw	fp,0(sp)
    1cac:	dec00204 	addi	sp,sp,8
    1cb0:	f800283a 	ret

00001cb4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1cb4:	defffc04 	addi	sp,sp,-16
    1cb8:	dfc00315 	stw	ra,12(sp)
    1cbc:	df000215 	stw	fp,8(sp)
    1cc0:	df000204 	addi	fp,sp,8
    1cc4:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1cc8:	01001304 	movi	r4,76
    1ccc:	0000fbc0 	call	fbc <pvPortMalloc>
    1cd0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	1005003a 	cmpeq	r2,r2,zero
    1cdc:	1000201e 	bne	r2,zero,1d60 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cf0:	e0bffe17 	ldw	r2,-8(fp)
    1cf4:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cf8:	e0bffe17 	ldw	r2,-8(fp)
    1cfc:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1d08:	e0fffe17 	ldw	r3,-8(fp)
    1d0c:	00800044 	movi	r2,1
    1d10:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1d14:	e0bffe17 	ldw	r2,-8(fp)
    1d18:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1d1c:	e0fffe17 	ldw	r3,-8(fp)
    1d20:	00bfffc4 	movi	r2,-1
    1d24:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1d28:	e0fffe17 	ldw	r3,-8(fp)
    1d2c:	00bfffc4 	movi	r2,-1
    1d30:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d34:	e0bffe17 	ldw	r2,-8(fp)
    1d38:	11000404 	addi	r4,r2,16
    1d3c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d40:	e0bffe17 	ldw	r2,-8(fp)
    1d44:	11000904 	addi	r4,r2,36
    1d48:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d4c:	e13ffe17 	ldw	r4,-8(fp)
    1d50:	000b883a 	mov	r5,zero
    1d54:	000d883a 	mov	r6,zero
    1d58:	000f883a 	mov	r7,zero
    1d5c:	0001f100 	call	1f10 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d60:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d64:	e037883a 	mov	sp,fp
    1d68:	dfc00117 	ldw	ra,4(sp)
    1d6c:	df000017 	ldw	fp,0(sp)
    1d70:	dec00204 	addi	sp,sp,8
    1d74:	f800283a 	ret

00001d78 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d78:	defffa04 	addi	sp,sp,-24
    1d7c:	dfc00515 	stw	ra,20(sp)
    1d80:	df000415 	stw	fp,16(sp)
    1d84:	dc000315 	stw	r16,12(sp)
    1d88:	df000304 	addi	fp,sp,12
    1d8c:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d90:	e0bfff17 	ldw	r2,-4(fp)
    1d94:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d98:	e0bffd17 	ldw	r2,-12(fp)
    1d9c:	14000117 	ldw	r16,4(r2)
    1da0:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1da4:	8080111e 	bne	r16,r2,1dec <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1da8:	e0bffd17 	ldw	r2,-12(fp)
    1dac:	10800317 	ldw	r2,12(r2)
    1db0:	10ffffc4 	addi	r3,r2,-1
    1db4:	e0bffd17 	ldw	r2,-12(fp)
    1db8:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1dbc:	e0bffd17 	ldw	r2,-12(fp)
    1dc0:	10800317 	ldw	r2,12(r2)
    1dc4:	1004c03a 	cmpne	r2,r2,zero
    1dc8:	1000051e 	bne	r2,zero,1de0 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1dcc:	e13ffd17 	ldw	r4,-12(fp)
    1dd0:	000b883a 	mov	r5,zero
    1dd4:	000d883a 	mov	r6,zero
    1dd8:	000f883a 	mov	r7,zero
    1ddc:	0001f100 	call	1f10 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1de0:	00800044 	movi	r2,1
    1de4:	e0bffe15 	stw	r2,-8(fp)
    1de8:	00000106 	br	1df0 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dec:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1df0:	e0bffe17 	ldw	r2,-8(fp)
	}
    1df4:	e037883a 	mov	sp,fp
    1df8:	dfc00217 	ldw	ra,8(sp)
    1dfc:	df000117 	ldw	fp,4(sp)
    1e00:	dc000017 	ldw	r16,0(sp)
    1e04:	dec00304 	addi	sp,sp,12
    1e08:	f800283a 	ret

00001e0c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1e0c:	defff904 	addi	sp,sp,-28
    1e10:	dfc00615 	stw	ra,24(sp)
    1e14:	df000515 	stw	fp,20(sp)
    1e18:	dc000415 	stw	r16,16(sp)
    1e1c:	df000404 	addi	fp,sp,16
    1e20:	e13ffe15 	stw	r4,-8(fp)
    1e24:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1e28:	e0bffe17 	ldw	r2,-8(fp)
    1e2c:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e30:	e0bffc17 	ldw	r2,-16(fp)
    1e34:	14000117 	ldw	r16,4(r2)
    1e38:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1e3c:	8080081e 	bne	r16,r2,1e60 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e40:	e0bffc17 	ldw	r2,-16(fp)
    1e44:	10800317 	ldw	r2,12(r2)
    1e48:	10c00044 	addi	r3,r2,1
    1e4c:	e0bffc17 	ldw	r2,-16(fp)
    1e50:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e54:	00800044 	movi	r2,1
    1e58:	e0bffd15 	stw	r2,-12(fp)
    1e5c:	00000e06 	br	1e98 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e60:	e13ffc17 	ldw	r4,-16(fp)
    1e64:	000b883a 	mov	r5,zero
    1e68:	e1bfff17 	ldw	r6,-4(fp)
    1e6c:	000f883a 	mov	r7,zero
    1e70:	00022800 	call	2280 <xQueueGenericReceive>
    1e74:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e78:	e0bffd17 	ldw	r2,-12(fp)
    1e7c:	10800058 	cmpnei	r2,r2,1
    1e80:	1000051e 	bne	r2,zero,1e98 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e84:	e0bffc17 	ldw	r2,-16(fp)
    1e88:	10800317 	ldw	r2,12(r2)
    1e8c:	10c00044 	addi	r3,r2,1
    1e90:	e0bffc17 	ldw	r2,-16(fp)
    1e94:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e98:	e0bffd17 	ldw	r2,-12(fp)
	}
    1e9c:	e037883a 	mov	sp,fp
    1ea0:	dfc00217 	ldw	ra,8(sp)
    1ea4:	df000117 	ldw	fp,4(sp)
    1ea8:	dc000017 	ldw	r16,0(sp)
    1eac:	dec00304 	addi	sp,sp,12
    1eb0:	f800283a 	ret

00001eb4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1eb4:	defffb04 	addi	sp,sp,-20
    1eb8:	dfc00415 	stw	ra,16(sp)
    1ebc:	df000315 	stw	fp,12(sp)
    1ec0:	df000304 	addi	fp,sp,12
    1ec4:	e13ffe15 	stw	r4,-8(fp)
    1ec8:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1ecc:	e13ffe17 	ldw	r4,-8(fp)
    1ed0:	000b883a 	mov	r5,zero
    1ed4:	01800084 	movi	r6,2
    1ed8:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    1edc:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1ee0:	e0bffd17 	ldw	r2,-12(fp)
    1ee4:	1005003a 	cmpeq	r2,r2,zero
    1ee8:	1000031e 	bne	r2,zero,1ef8 <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eec:	e0fffd17 	ldw	r3,-12(fp)
    1ef0:	e0bfff17 	ldw	r2,-4(fp)
    1ef4:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ef8:	e0bffd17 	ldw	r2,-12(fp)
	}
    1efc:	e037883a 	mov	sp,fp
    1f00:	dfc00117 	ldw	ra,4(sp)
    1f04:	df000017 	ldw	fp,0(sp)
    1f08:	dec00204 	addi	sp,sp,8
    1f0c:	f800283a 	ret

00001f10 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1f10:	defff404 	addi	sp,sp,-48
    1f14:	dfc00b15 	stw	ra,44(sp)
    1f18:	df000a15 	stw	fp,40(sp)
    1f1c:	df000a04 	addi	fp,sp,40
    1f20:	e13ffb15 	stw	r4,-20(fp)
    1f24:	e17ffc15 	stw	r5,-16(fp)
    1f28:	e1bffd15 	stw	r6,-12(fp)
    1f2c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1f30:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f34:	e0bffb17 	ldw	r2,-20(fp)
    1f38:	e0bff615 	stw	r2,-40(fp)
    1f3c:	00000006 	br	1f40 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f40:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f44:	e0bff617 	ldw	r2,-40(fp)
    1f48:	10c00e17 	ldw	r3,56(r2)
    1f4c:	e0bff617 	ldw	r2,-40(fp)
    1f50:	10800f17 	ldw	r2,60(r2)
    1f54:	18800336 	bltu	r3,r2,1f64 <xQueueGenericSend+0x54>
    1f58:	e0bffe17 	ldw	r2,-8(fp)
    1f5c:	10800098 	cmpnei	r2,r2,2
    1f60:	1000181e 	bne	r2,zero,1fc4 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f64:	e13ff617 	ldw	r4,-40(fp)
    1f68:	e17ffc17 	ldw	r5,-16(fp)
    1f6c:	e1bffe17 	ldw	r6,-8(fp)
    1f70:	000270c0 	call	270c <prvCopyDataToQueue>
    1f74:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f78:	e0bff617 	ldw	r2,-40(fp)
    1f7c:	10800917 	ldw	r2,36(r2)
    1f80:	1005003a 	cmpeq	r2,r2,zero
    1f84:	1000071e 	bne	r2,zero,1fa4 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f88:	e0bff617 	ldw	r2,-40(fp)
    1f8c:	11000904 	addi	r4,r2,36
    1f90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1f94:	10800058 	cmpnei	r2,r2,1
    1f98:	1000061e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f9c:	003b683a 	trap	0
    1fa0:	00000406 	br	1fb4 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1fa4:	e0bff717 	ldw	r2,-36(fp)
    1fa8:	1005003a 	cmpeq	r2,r2,zero
    1fac:	1000011e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1fb0:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1fb4:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    1fb8:	00800044 	movi	r2,1
    1fbc:	e0bfff15 	stw	r2,-4(fp)
    1fc0:	00003906 	br	20a8 <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1fc4:	e0bffd17 	ldw	r2,-12(fp)
    1fc8:	1004c03a 	cmpne	r2,r2,zero
    1fcc:	1000031e 	bne	r2,zero,1fdc <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1fd0:	00041680 	call	4168 <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1fd4:	e03fff15 	stw	zero,-4(fp)
    1fd8:	00003306 	br	20a8 <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    1fdc:	e0bff817 	ldw	r2,-32(fp)
    1fe0:	1004c03a 	cmpne	r2,r2,zero
    1fe4:	1000041e 	bne	r2,zero,1ff8 <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fe8:	e13ff904 	addi	r4,fp,-28
    1fec:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1ff0:	00800044 	movi	r2,1
    1ff4:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1ff8:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1ffc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2000:	00041140 	call	4114 <vTaskEnterCritical>
    2004:	e0bff617 	ldw	r2,-40(fp)
    2008:	10801117 	ldw	r2,68(r2)
    200c:	10bfffd8 	cmpnei	r2,r2,-1
    2010:	1000021e 	bne	r2,zero,201c <xQueueGenericSend+0x10c>
    2014:	e0bff617 	ldw	r2,-40(fp)
    2018:	10001115 	stw	zero,68(r2)
    201c:	e0bff617 	ldw	r2,-40(fp)
    2020:	10801217 	ldw	r2,72(r2)
    2024:	10bfffd8 	cmpnei	r2,r2,-1
    2028:	1000021e 	bne	r2,zero,2034 <xQueueGenericSend+0x124>
    202c:	e0bff617 	ldw	r2,-40(fp)
    2030:	10001215 	stw	zero,72(r2)
    2034:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2038:	e13ff904 	addi	r4,fp,-28
    203c:	e17ffd04 	addi	r5,fp,-12
    2040:	000380c0 	call	380c <xTaskCheckForTimeOut>
    2044:	1004c03a 	cmpne	r2,r2,zero
    2048:	1000131e 	bne	r2,zero,2098 <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    204c:	e13ff617 	ldw	r4,-40(fp)
    2050:	0002ac40 	call	2ac4 <prvIsQueueFull>
    2054:	1005003a 	cmpeq	r2,r2,zero
    2058:	10000b1e 	bne	r2,zero,2088 <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    205c:	e0bff617 	ldw	r2,-40(fp)
    2060:	11000404 	addi	r4,r2,16
    2064:	e17ffd17 	ldw	r5,-12(fp)
    2068:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    206c:	e13ff617 	ldw	r4,-40(fp)
    2070:	000293c0 	call	293c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2074:	00030180 	call	3018 <xTaskResumeAll>
    2078:	1004c03a 	cmpne	r2,r2,zero
    207c:	103fb01e 	bne	r2,zero,1f40 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    2080:	003b683a 	trap	0
    2084:	003fae06 	br	1f40 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2088:	e13ff617 	ldw	r4,-40(fp)
    208c:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2090:	00030180 	call	3018 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    2094:	003faa06 	br	1f40 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2098:	e13ff617 	ldw	r4,-40(fp)
    209c:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    20a0:	00030180 	call	3018 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    20a4:	e03fff15 	stw	zero,-4(fp)
    20a8:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    20ac:	e037883a 	mov	sp,fp
    20b0:	dfc00117 	ldw	ra,4(sp)
    20b4:	df000017 	ldw	fp,0(sp)
    20b8:	dec00204 	addi	sp,sp,8
    20bc:	f800283a 	ret

000020c0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    20c0:	defff704 	addi	sp,sp,-36
    20c4:	dfc00815 	stw	ra,32(sp)
    20c8:	df000715 	stw	fp,28(sp)
    20cc:	df000704 	addi	fp,sp,28
    20d0:	e13ffc15 	stw	r4,-16(fp)
    20d4:	e17ffd15 	stw	r5,-12(fp)
    20d8:	e1bffe15 	stw	r6,-8(fp)
    20dc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    20e0:	e0bffc17 	ldw	r2,-16(fp)
    20e4:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20e8:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20ec:	e0bff917 	ldw	r2,-28(fp)
    20f0:	10c00e17 	ldw	r3,56(r2)
    20f4:	e0bff917 	ldw	r2,-28(fp)
    20f8:	10800f17 	ldw	r2,60(r2)
    20fc:	18800336 	bltu	r3,r2,210c <xQueueGenericSendFromISR+0x4c>
    2100:	e0bfff17 	ldw	r2,-4(fp)
    2104:	10800098 	cmpnei	r2,r2,2
    2108:	1000201e 	bne	r2,zero,218c <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    210c:	e13ff917 	ldw	r4,-28(fp)
    2110:	e17ffd17 	ldw	r5,-12(fp)
    2114:	e1bfff17 	ldw	r6,-4(fp)
    2118:	000270c0 	call	270c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    211c:	e0bff917 	ldw	r2,-28(fp)
    2120:	10801217 	ldw	r2,72(r2)
    2124:	10bfffd8 	cmpnei	r2,r2,-1
    2128:	1000101e 	bne	r2,zero,216c <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    212c:	e0bff917 	ldw	r2,-28(fp)
    2130:	10800917 	ldw	r2,36(r2)
    2134:	1005003a 	cmpeq	r2,r2,zero
    2138:	1000111e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    213c:	e0bff917 	ldw	r2,-28(fp)
    2140:	11000904 	addi	r4,r2,36
    2144:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2148:	1005003a 	cmpeq	r2,r2,zero
    214c:	10000c1e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2150:	e0bffe17 	ldw	r2,-8(fp)
    2154:	1005003a 	cmpeq	r2,r2,zero
    2158:	1000091e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    215c:	e0fffe17 	ldw	r3,-8(fp)
    2160:	00800044 	movi	r2,1
    2164:	18800015 	stw	r2,0(r3)
    2168:	00000506 	br	2180 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    216c:	e0bff917 	ldw	r2,-28(fp)
    2170:	10801217 	ldw	r2,72(r2)
    2174:	10c00044 	addi	r3,r2,1
    2178:	e0bff917 	ldw	r2,-28(fp)
    217c:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2180:	00800044 	movi	r2,1
    2184:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2188:	00000106 	br	2190 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    218c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2190:	e0bffb17 	ldw	r2,-20(fp)
}
    2194:	e037883a 	mov	sp,fp
    2198:	dfc00117 	ldw	ra,4(sp)
    219c:	df000017 	ldw	fp,0(sp)
    21a0:	dec00204 	addi	sp,sp,8
    21a4:	f800283a 	ret

000021a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    21a8:	defff904 	addi	sp,sp,-28
    21ac:	dfc00615 	stw	ra,24(sp)
    21b0:	df000515 	stw	fp,20(sp)
    21b4:	df000504 	addi	fp,sp,20
    21b8:	e13ffe15 	stw	r4,-8(fp)
    21bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    21c0:	e0bffe17 	ldw	r2,-8(fp)
    21c4:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    21c8:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    21cc:	e0bffb17 	ldw	r2,-20(fp)
    21d0:	10c00e17 	ldw	r3,56(r2)
    21d4:	e0bffb17 	ldw	r2,-20(fp)
    21d8:	10800f17 	ldw	r2,60(r2)
    21dc:	1880212e 	bgeu	r3,r2,2264 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    21e0:	e0bffb17 	ldw	r2,-20(fp)
    21e4:	10800e17 	ldw	r2,56(r2)
    21e8:	10c00044 	addi	r3,r2,1
    21ec:	e0bffb17 	ldw	r2,-20(fp)
    21f0:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21f4:	e0bffb17 	ldw	r2,-20(fp)
    21f8:	10801217 	ldw	r2,72(r2)
    21fc:	10bfffd8 	cmpnei	r2,r2,-1
    2200:	1000101e 	bne	r2,zero,2244 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2204:	e0bffb17 	ldw	r2,-20(fp)
    2208:	10800917 	ldw	r2,36(r2)
    220c:	1005003a 	cmpeq	r2,r2,zero
    2210:	1000111e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2214:	e0bffb17 	ldw	r2,-20(fp)
    2218:	11000904 	addi	r4,r2,36
    221c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2220:	1005003a 	cmpeq	r2,r2,zero
    2224:	10000c1e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2228:	e0bfff17 	ldw	r2,-4(fp)
    222c:	1005003a 	cmpeq	r2,r2,zero
    2230:	1000091e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2234:	e0ffff17 	ldw	r3,-4(fp)
    2238:	00800044 	movi	r2,1
    223c:	18800015 	stw	r2,0(r3)
    2240:	00000506 	br	2258 <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2244:	e0bffb17 	ldw	r2,-20(fp)
    2248:	10801217 	ldw	r2,72(r2)
    224c:	10c00044 	addi	r3,r2,1
    2250:	e0bffb17 	ldw	r2,-20(fp)
    2254:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2258:	00800044 	movi	r2,1
    225c:	e0bffd15 	stw	r2,-12(fp)
    2260:	00000106 	br	2268 <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2264:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2268:	e0bffd17 	ldw	r2,-12(fp)
}
    226c:	e037883a 	mov	sp,fp
    2270:	dfc00117 	ldw	ra,4(sp)
    2274:	df000017 	ldw	fp,0(sp)
    2278:	dec00204 	addi	sp,sp,8
    227c:	f800283a 	ret

00002280 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    2280:	defff404 	addi	sp,sp,-48
    2284:	dfc00b15 	stw	ra,44(sp)
    2288:	df000a15 	stw	fp,40(sp)
    228c:	df000a04 	addi	fp,sp,40
    2290:	e13ffb15 	stw	r4,-20(fp)
    2294:	e17ffc15 	stw	r5,-16(fp)
    2298:	e1bffd15 	stw	r6,-12(fp)
    229c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    22a0:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    22a4:	e0bffb17 	ldw	r2,-20(fp)
    22a8:	e0bff615 	stw	r2,-40(fp)
    22ac:	00000006 	br	22b0 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    22b0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    22b4:	e0bff617 	ldw	r2,-40(fp)
    22b8:	10800e17 	ldw	r2,56(r2)
    22bc:	1005003a 	cmpeq	r2,r2,zero
    22c0:	1000321e 	bne	r2,zero,238c <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    22c4:	e0bff617 	ldw	r2,-40(fp)
    22c8:	10800317 	ldw	r2,12(r2)
    22cc:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    22d0:	e13ff617 	ldw	r4,-40(fp)
    22d4:	e17ffc17 	ldw	r5,-16(fp)
    22d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    22dc:	e0bffe17 	ldw	r2,-8(fp)
    22e0:	1004c03a 	cmpne	r2,r2,zero
    22e4:	1000181e 	bne	r2,zero,2348 <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    22e8:	e0bff617 	ldw	r2,-40(fp)
    22ec:	10800e17 	ldw	r2,56(r2)
    22f0:	10ffffc4 	addi	r3,r2,-1
    22f4:	e0bff617 	ldw	r2,-40(fp)
    22f8:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    22fc:	e0bff617 	ldw	r2,-40(fp)
    2300:	10800017 	ldw	r2,0(r2)
    2304:	1004c03a 	cmpne	r2,r2,zero
    2308:	1000041e 	bne	r2,zero,231c <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    230c:	00042140 	call	4214 <pvTaskIncrementMutexHeldCount>
    2310:	1007883a 	mov	r3,r2
    2314:	e0bff617 	ldw	r2,-40(fp)
    2318:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    231c:	e0bff617 	ldw	r2,-40(fp)
    2320:	10800417 	ldw	r2,16(r2)
    2324:	1005003a 	cmpeq	r2,r2,zero
    2328:	1000141e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    232c:	e0bff617 	ldw	r2,-40(fp)
    2330:	11000404 	addi	r4,r2,16
    2334:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2338:	10800058 	cmpnei	r2,r2,1
    233c:	10000f1e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    2340:	003b683a 	trap	0
    2344:	00000d06 	br	237c <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    2348:	e0fff617 	ldw	r3,-40(fp)
    234c:	e0bff717 	ldw	r2,-36(fp)
    2350:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2354:	e0bff617 	ldw	r2,-40(fp)
    2358:	10800917 	ldw	r2,36(r2)
    235c:	1005003a 	cmpeq	r2,r2,zero
    2360:	1000061e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2364:	e0bff617 	ldw	r2,-40(fp)
    2368:	11000904 	addi	r4,r2,36
    236c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2370:	1005003a 	cmpeq	r2,r2,zero
    2374:	1000011e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2378:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    237c:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    2380:	00800044 	movi	r2,1
    2384:	e0bfff15 	stw	r2,-4(fp)
    2388:	00004206 	br	2494 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    238c:	e0bffd17 	ldw	r2,-12(fp)
    2390:	1004c03a 	cmpne	r2,r2,zero
    2394:	1000031e 	bne	r2,zero,23a4 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2398:	00041680 	call	4168 <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    239c:	e03fff15 	stw	zero,-4(fp)
    23a0:	00003c06 	br	2494 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    23a4:	e0bff817 	ldw	r2,-32(fp)
    23a8:	1004c03a 	cmpne	r2,r2,zero
    23ac:	1000041e 	bne	r2,zero,23c0 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    23b0:	e13ff904 	addi	r4,fp,-28
    23b4:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    23b8:	00800044 	movi	r2,1
    23bc:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    23c0:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    23c4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    23c8:	00041140 	call	4114 <vTaskEnterCritical>
    23cc:	e0bff617 	ldw	r2,-40(fp)
    23d0:	10801117 	ldw	r2,68(r2)
    23d4:	10bfffd8 	cmpnei	r2,r2,-1
    23d8:	1000021e 	bne	r2,zero,23e4 <xQueueGenericReceive+0x164>
    23dc:	e0bff617 	ldw	r2,-40(fp)
    23e0:	10001115 	stw	zero,68(r2)
    23e4:	e0bff617 	ldw	r2,-40(fp)
    23e8:	10801217 	ldw	r2,72(r2)
    23ec:	10bfffd8 	cmpnei	r2,r2,-1
    23f0:	1000021e 	bne	r2,zero,23fc <xQueueGenericReceive+0x17c>
    23f4:	e0bff617 	ldw	r2,-40(fp)
    23f8:	10001215 	stw	zero,72(r2)
    23fc:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2400:	e13ff904 	addi	r4,fp,-28
    2404:	e17ffd04 	addi	r5,fp,-12
    2408:	000380c0 	call	380c <xTaskCheckForTimeOut>
    240c:	1004c03a 	cmpne	r2,r2,zero
    2410:	10001c1e 	bne	r2,zero,2484 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2414:	e13ff617 	ldw	r4,-40(fp)
    2418:	0002a2c0 	call	2a2c <prvIsQueueEmpty>
    241c:	1005003a 	cmpeq	r2,r2,zero
    2420:	1000141e 	bne	r2,zero,2474 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2424:	e0bff617 	ldw	r2,-40(fp)
    2428:	10800017 	ldw	r2,0(r2)
    242c:	1004c03a 	cmpne	r2,r2,zero
    2430:	1000051e 	bne	r2,zero,2448 <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    2434:	00041140 	call	4114 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    2438:	e0bff617 	ldw	r2,-40(fp)
    243c:	11000117 	ldw	r4,4(r2)
    2440:	0003ee80 	call	3ee8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    2444:	00041680 	call	4168 <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2448:	e0bff617 	ldw	r2,-40(fp)
    244c:	11000904 	addi	r4,r2,36
    2450:	e17ffd17 	ldw	r5,-12(fp)
    2454:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    2458:	e13ff617 	ldw	r4,-40(fp)
    245c:	000293c0 	call	293c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    2460:	00030180 	call	3018 <xTaskResumeAll>
    2464:	1004c03a 	cmpne	r2,r2,zero
    2468:	103f911e 	bne	r2,zero,22b0 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    246c:	003b683a 	trap	0
    2470:	003f8f06 	br	22b0 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2474:	e13ff617 	ldw	r4,-40(fp)
    2478:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    247c:	00030180 	call	3018 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    2480:	003f8b06 	br	22b0 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2484:	e13ff617 	ldw	r4,-40(fp)
    2488:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    248c:	00030180 	call	3018 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2490:	e03fff15 	stw	zero,-4(fp)
    2494:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    2498:	e037883a 	mov	sp,fp
    249c:	dfc00117 	ldw	ra,4(sp)
    24a0:	df000017 	ldw	fp,0(sp)
    24a4:	dec00204 	addi	sp,sp,8
    24a8:	f800283a 	ret

000024ac <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    24ac:	defff804 	addi	sp,sp,-32
    24b0:	dfc00715 	stw	ra,28(sp)
    24b4:	df000615 	stw	fp,24(sp)
    24b8:	df000604 	addi	fp,sp,24
    24bc:	e13ffd15 	stw	r4,-12(fp)
    24c0:	e17ffe15 	stw	r5,-8(fp)
    24c4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    24c8:	e0bffd17 	ldw	r2,-12(fp)
    24cc:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    24d0:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    24d4:	e0bffa17 	ldw	r2,-24(fp)
    24d8:	10800e17 	ldw	r2,56(r2)
    24dc:	1005003a 	cmpeq	r2,r2,zero
    24e0:	1000241e 	bne	r2,zero,2574 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    24e4:	e13ffa17 	ldw	r4,-24(fp)
    24e8:	e17ffe17 	ldw	r5,-8(fp)
    24ec:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    24f0:	e0bffa17 	ldw	r2,-24(fp)
    24f4:	10800e17 	ldw	r2,56(r2)
    24f8:	10ffffc4 	addi	r3,r2,-1
    24fc:	e0bffa17 	ldw	r2,-24(fp)
    2500:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2504:	e0bffa17 	ldw	r2,-24(fp)
    2508:	10801117 	ldw	r2,68(r2)
    250c:	10bfffd8 	cmpnei	r2,r2,-1
    2510:	1000101e 	bne	r2,zero,2554 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2514:	e0bffa17 	ldw	r2,-24(fp)
    2518:	10800417 	ldw	r2,16(r2)
    251c:	1005003a 	cmpeq	r2,r2,zero
    2520:	1000111e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2524:	e0bffa17 	ldw	r2,-24(fp)
    2528:	11000404 	addi	r4,r2,16
    252c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2530:	1005003a 	cmpeq	r2,r2,zero
    2534:	10000c1e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    2538:	e0bfff17 	ldw	r2,-4(fp)
    253c:	1005003a 	cmpeq	r2,r2,zero
    2540:	1000091e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    2544:	e0ffff17 	ldw	r3,-4(fp)
    2548:	00800044 	movi	r2,1
    254c:	18800015 	stw	r2,0(r3)
    2550:	00000506 	br	2568 <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    2554:	e0bffa17 	ldw	r2,-24(fp)
    2558:	10801117 	ldw	r2,68(r2)
    255c:	10c00044 	addi	r3,r2,1
    2560:	e0bffa17 	ldw	r2,-24(fp)
    2564:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffc15 	stw	r2,-16(fp)
    2570:	00000106 	br	2578 <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffc17 	ldw	r2,-16(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2590:	defff804 	addi	sp,sp,-32
    2594:	dfc00715 	stw	ra,28(sp)
    2598:	df000615 	stw	fp,24(sp)
    259c:	df000604 	addi	fp,sp,24
    25a0:	e13ffe15 	stw	r4,-8(fp)
    25a4:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    25a8:	e0bffe17 	ldw	r2,-8(fp)
    25ac:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    25b0:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    25b4:	e0bffa17 	ldw	r2,-24(fp)
    25b8:	10800e17 	ldw	r2,56(r2)
    25bc:	1005003a 	cmpeq	r2,r2,zero
    25c0:	10000c1e 	bne	r2,zero,25f4 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    25c4:	e0bffa17 	ldw	r2,-24(fp)
    25c8:	10800317 	ldw	r2,12(r2)
    25cc:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    25d0:	e13ffa17 	ldw	r4,-24(fp)
    25d4:	e17fff17 	ldw	r5,-4(fp)
    25d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    25dc:	e0fffa17 	ldw	r3,-24(fp)
    25e0:	e0bffb17 	ldw	r2,-20(fp)
    25e4:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    25e8:	00800044 	movi	r2,1
    25ec:	e0bffd15 	stw	r2,-12(fp)
    25f0:	00000106 	br	25f8 <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    25f4:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    25f8:	e0bffd17 	ldw	r2,-12(fp)
}
    25fc:	e037883a 	mov	sp,fp
    2600:	dfc00117 	ldw	ra,4(sp)
    2604:	df000017 	ldw	fp,0(sp)
    2608:	dec00204 	addi	sp,sp,8
    260c:	f800283a 	ret

00002610 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2610:	defffc04 	addi	sp,sp,-16
    2614:	dfc00315 	stw	ra,12(sp)
    2618:	df000215 	stw	fp,8(sp)
    261c:	df000204 	addi	fp,sp,8
    2620:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    2624:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2628:	e0bfff17 	ldw	r2,-4(fp)
    262c:	10800e17 	ldw	r2,56(r2)
    2630:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2634:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    2638:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    263c:	e037883a 	mov	sp,fp
    2640:	dfc00117 	ldw	ra,4(sp)
    2644:	df000017 	ldw	fp,0(sp)
    2648:	dec00204 	addi	sp,sp,8
    264c:	f800283a 	ret

00002650 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    2650:	defffb04 	addi	sp,sp,-20
    2654:	dfc00415 	stw	ra,16(sp)
    2658:	df000315 	stw	fp,12(sp)
    265c:	df000304 	addi	fp,sp,12
    2660:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    2664:	e0bfff17 	ldw	r2,-4(fp)
    2668:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    266c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    2670:	e0bffd17 	ldw	r2,-12(fp)
    2674:	10c00f17 	ldw	r3,60(r2)
    2678:	e0bffd17 	ldw	r2,-12(fp)
    267c:	10800e17 	ldw	r2,56(r2)
    2680:	1885c83a 	sub	r2,r3,r2
    2684:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2688:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    268c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2690:	e037883a 	mov	sp,fp
    2694:	dfc00117 	ldw	ra,4(sp)
    2698:	df000017 	ldw	fp,0(sp)
    269c:	dec00204 	addi	sp,sp,8
    26a0:	f800283a 	ret

000026a4 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    26a4:	defffd04 	addi	sp,sp,-12
    26a8:	df000215 	stw	fp,8(sp)
    26ac:	df000204 	addi	fp,sp,8
    26b0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    26b4:	e0bfff17 	ldw	r2,-4(fp)
    26b8:	10800e17 	ldw	r2,56(r2)
    26bc:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    26c0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    26c4:	e037883a 	mov	sp,fp
    26c8:	df000017 	ldw	fp,0(sp)
    26cc:	dec00104 	addi	sp,sp,4
    26d0:	f800283a 	ret

000026d4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    26d4:	defffc04 	addi	sp,sp,-16
    26d8:	dfc00315 	stw	ra,12(sp)
    26dc:	df000215 	stw	fp,8(sp)
    26e0:	df000204 	addi	fp,sp,8
    26e4:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    26f0:	e13ffe17 	ldw	r4,-8(fp)
    26f4:	00011500 	call	1150 <vPortFree>
}
    26f8:	e037883a 	mov	sp,fp
    26fc:	dfc00117 	ldw	ra,4(sp)
    2700:	df000017 	ldw	fp,0(sp)
    2704:	dec00204 	addi	sp,sp,8
    2708:	f800283a 	ret

0000270c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    270c:	defffa04 	addi	sp,sp,-24
    2710:	dfc00515 	stw	ra,20(sp)
    2714:	df000415 	stw	fp,16(sp)
    2718:	df000404 	addi	fp,sp,16
    271c:	e13ffd15 	stw	r4,-12(fp)
    2720:	e17ffe15 	stw	r5,-8(fp)
    2724:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    2728:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10801017 	ldw	r2,64(r2)
    2734:	1004c03a 	cmpne	r2,r2,zero
    2738:	10000b1e 	bne	r2,zero,2768 <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    273c:	e0bffd17 	ldw	r2,-12(fp)
    2740:	10800017 	ldw	r2,0(r2)
    2744:	1004c03a 	cmpne	r2,r2,zero
    2748:	10004a1e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    274c:	e0bffd17 	ldw	r2,-12(fp)
    2750:	11000117 	ldw	r4,4(r2)
    2754:	00040180 	call	4018 <xTaskPriorityDisinherit>
    2758:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10000115 	stw	zero,4(r2)
    2764:	00004306 	br	2874 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2768:	e0bfff17 	ldw	r2,-4(fp)
    276c:	1004c03a 	cmpne	r2,r2,zero
    2770:	1000191e 	bne	r2,zero,27d8 <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00217 	ldw	r3,8(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	11801017 	ldw	r6,64(r2)
    2784:	e0bffe17 	ldw	r2,-8(fp)
    2788:	1809883a 	mov	r4,r3
    278c:	100b883a 	mov	r5,r2
    2790:	00052940 	call	5294 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00217 	ldw	r3,8(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10801017 	ldw	r2,64(r2)
    27a4:	1887883a 	add	r3,r3,r2
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10c00217 	ldw	r3,8(r2)
    27b8:	e0bffd17 	ldw	r2,-12(fp)
    27bc:	10800117 	ldw	r2,4(r2)
    27c0:	18802c36 	bltu	r3,r2,2874 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    27c4:	e0bffd17 	ldw	r2,-12(fp)
    27c8:	10c00017 	ldw	r3,0(r2)
    27cc:	e0bffd17 	ldw	r2,-12(fp)
    27d0:	10c00215 	stw	r3,8(r2)
    27d4:	00002706 	br	2874 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    27d8:	e0bffd17 	ldw	r2,-12(fp)
    27dc:	10c00317 	ldw	r3,12(r2)
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	11801017 	ldw	r6,64(r2)
    27e8:	e0bffe17 	ldw	r2,-8(fp)
    27ec:	1809883a 	mov	r4,r3
    27f0:	100b883a 	mov	r5,r2
    27f4:	00052940 	call	5294 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    27f8:	e0bffd17 	ldw	r2,-12(fp)
    27fc:	10c00317 	ldw	r3,12(r2)
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10801017 	ldw	r2,64(r2)
    2808:	1887c83a 	sub	r3,r3,r2
    280c:	e0bffd17 	ldw	r2,-12(fp)
    2810:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2814:	e0bffd17 	ldw	r2,-12(fp)
    2818:	10c00317 	ldw	r3,12(r2)
    281c:	e0bffd17 	ldw	r2,-12(fp)
    2820:	10800017 	ldw	r2,0(r2)
    2824:	1880072e 	bgeu	r3,r2,2844 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2828:	e0bffd17 	ldw	r2,-12(fp)
    282c:	10c00117 	ldw	r3,4(r2)
    2830:	e0bffd17 	ldw	r2,-12(fp)
    2834:	10801017 	ldw	r2,64(r2)
    2838:	1887c83a 	sub	r3,r3,r2
    283c:	e0bffd17 	ldw	r2,-12(fp)
    2840:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2844:	e0bfff17 	ldw	r2,-4(fp)
    2848:	10800098 	cmpnei	r2,r2,2
    284c:	1000091e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2850:	e0bffd17 	ldw	r2,-12(fp)
    2854:	10800e17 	ldw	r2,56(r2)
    2858:	1005003a 	cmpeq	r2,r2,zero
    285c:	1000051e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2860:	e0bffd17 	ldw	r2,-12(fp)
    2864:	10800e17 	ldw	r2,56(r2)
    2868:	10ffffc4 	addi	r3,r2,-1
    286c:	e0bffd17 	ldw	r2,-12(fp)
    2870:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2874:	e0bffd17 	ldw	r2,-12(fp)
    2878:	10800e17 	ldw	r2,56(r2)
    287c:	10c00044 	addi	r3,r2,1
    2880:	e0bffd17 	ldw	r2,-12(fp)
    2884:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2888:	e0bffc17 	ldw	r2,-16(fp)
}
    288c:	e037883a 	mov	sp,fp
    2890:	dfc00117 	ldw	ra,4(sp)
    2894:	df000017 	ldw	fp,0(sp)
    2898:	dec00204 	addi	sp,sp,8
    289c:	f800283a 	ret

000028a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    28a0:	defffc04 	addi	sp,sp,-16
    28a4:	dfc00315 	stw	ra,12(sp)
    28a8:	df000215 	stw	fp,8(sp)
    28ac:	df000204 	addi	fp,sp,8
    28b0:	e13ffe15 	stw	r4,-8(fp)
    28b4:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    28b8:	e0bffe17 	ldw	r2,-8(fp)
    28bc:	10801017 	ldw	r2,64(r2)
    28c0:	1005003a 	cmpeq	r2,r2,zero
    28c4:	1000181e 	bne	r2,zero,2928 <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    28c8:	e0bffe17 	ldw	r2,-8(fp)
    28cc:	10c00317 	ldw	r3,12(r2)
    28d0:	e0bffe17 	ldw	r2,-8(fp)
    28d4:	10801017 	ldw	r2,64(r2)
    28d8:	1887883a 	add	r3,r3,r2
    28dc:	e0bffe17 	ldw	r2,-8(fp)
    28e0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    28e4:	e0bffe17 	ldw	r2,-8(fp)
    28e8:	10c00317 	ldw	r3,12(r2)
    28ec:	e0bffe17 	ldw	r2,-8(fp)
    28f0:	10800117 	ldw	r2,4(r2)
    28f4:	18800436 	bltu	r3,r2,2908 <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    28f8:	e0bffe17 	ldw	r2,-8(fp)
    28fc:	10c00017 	ldw	r3,0(r2)
    2900:	e0bffe17 	ldw	r2,-8(fp)
    2904:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2908:	e0bffe17 	ldw	r2,-8(fp)
    290c:	10c00317 	ldw	r3,12(r2)
    2910:	e0bffe17 	ldw	r2,-8(fp)
    2914:	11801017 	ldw	r6,64(r2)
    2918:	e0bfff17 	ldw	r2,-4(fp)
    291c:	1009883a 	mov	r4,r2
    2920:	180b883a 	mov	r5,r3
    2924:	00052940 	call	5294 <memcpy>
	}
}
    2928:	e037883a 	mov	sp,fp
    292c:	dfc00117 	ldw	ra,4(sp)
    2930:	df000017 	ldw	fp,0(sp)
    2934:	dec00204 	addi	sp,sp,8
    2938:	f800283a 	ret

0000293c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    293c:	defffd04 	addi	sp,sp,-12
    2940:	dfc00215 	stw	ra,8(sp)
    2944:	df000115 	stw	fp,4(sp)
    2948:	df000104 	addi	fp,sp,4
    294c:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2950:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2954:	00000f06 	br	2994 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2958:	e0bfff17 	ldw	r2,-4(fp)
    295c:	10800917 	ldw	r2,36(r2)
    2960:	1005003a 	cmpeq	r2,r2,zero
    2964:	10000f1e 	bne	r2,zero,29a4 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2968:	e0bfff17 	ldw	r2,-4(fp)
    296c:	11000904 	addi	r4,r2,36
    2970:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2974:	1005003a 	cmpeq	r2,r2,zero
    2978:	1000011e 	bne	r2,zero,2980 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    297c:	00038d00 	call	38d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10801217 	ldw	r2,72(r2)
    2988:	10ffffc4 	addi	r3,r2,-1
    298c:	e0bfff17 	ldw	r2,-4(fp)
    2990:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2994:	e0bfff17 	ldw	r2,-4(fp)
    2998:	10801217 	ldw	r2,72(r2)
    299c:	10800048 	cmpgei	r2,r2,1
    29a0:	103fed1e 	bne	r2,zero,2958 <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    29a4:	e0ffff17 	ldw	r3,-4(fp)
    29a8:	00bfffc4 	movi	r2,-1
    29ac:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    29b0:	00041680 	call	4168 <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    29b4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29b8:	00000f06 	br	29f8 <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    29bc:	e0bfff17 	ldw	r2,-4(fp)
    29c0:	10800417 	ldw	r2,16(r2)
    29c4:	1005003a 	cmpeq	r2,r2,zero
    29c8:	10000f1e 	bne	r2,zero,2a08 <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    29cc:	e0bfff17 	ldw	r2,-4(fp)
    29d0:	11000404 	addi	r4,r2,16
    29d4:	000361c0 	call	361c <xTaskRemoveFromEventList>
    29d8:	1005003a 	cmpeq	r2,r2,zero
    29dc:	1000011e 	bne	r2,zero,29e4 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    29e0:	00038d00 	call	38d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    29e4:	e0bfff17 	ldw	r2,-4(fp)
    29e8:	10801117 	ldw	r2,68(r2)
    29ec:	10ffffc4 	addi	r3,r2,-1
    29f0:	e0bfff17 	ldw	r2,-4(fp)
    29f4:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29f8:	e0bfff17 	ldw	r2,-4(fp)
    29fc:	10801117 	ldw	r2,68(r2)
    2a00:	10800048 	cmpgei	r2,r2,1
    2a04:	103fed1e 	bne	r2,zero,29bc <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2a08:	e0ffff17 	ldw	r3,-4(fp)
    2a0c:	00bfffc4 	movi	r2,-1
    2a10:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    2a14:	00041680 	call	4168 <vTaskExitCritical>
}
    2a18:	e037883a 	mov	sp,fp
    2a1c:	dfc00117 	ldw	ra,4(sp)
    2a20:	df000017 	ldw	fp,0(sp)
    2a24:	dec00204 	addi	sp,sp,8
    2a28:	f800283a 	ret

00002a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2a2c:	defffc04 	addi	sp,sp,-16
    2a30:	dfc00315 	stw	ra,12(sp)
    2a34:	df000215 	stw	fp,8(sp)
    2a38:	df000204 	addi	fp,sp,8
    2a3c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a40:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2a44:	e0bfff17 	ldw	r2,-4(fp)
    2a48:	10800e17 	ldw	r2,56(r2)
    2a4c:	1004c03a 	cmpne	r2,r2,zero
    2a50:	1000031e 	bne	r2,zero,2a60 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2a54:	00800044 	movi	r2,1
    2a58:	e0bffe15 	stw	r2,-8(fp)
    2a5c:	00000106 	br	2a64 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2a60:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a64:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2a68:	e0bffe17 	ldw	r2,-8(fp)
}
    2a6c:	e037883a 	mov	sp,fp
    2a70:	dfc00117 	ldw	ra,4(sp)
    2a74:	df000017 	ldw	fp,0(sp)
    2a78:	dec00204 	addi	sp,sp,8
    2a7c:	f800283a 	ret

00002a80 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a80:	defffd04 	addi	sp,sp,-12
    2a84:	df000215 	stw	fp,8(sp)
    2a88:	df000204 	addi	fp,sp,8
    2a8c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a90:	e0bfff17 	ldw	r2,-4(fp)
    2a94:	10800e17 	ldw	r2,56(r2)
    2a98:	1004c03a 	cmpne	r2,r2,zero
    2a9c:	1000031e 	bne	r2,zero,2aac <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2aa0:	00800044 	movi	r2,1
    2aa4:	e0bffe15 	stw	r2,-8(fp)
    2aa8:	00000106 	br	2ab0 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    2aac:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2ab0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ab4:	e037883a 	mov	sp,fp
    2ab8:	df000017 	ldw	fp,0(sp)
    2abc:	dec00104 	addi	sp,sp,4
    2ac0:	f800283a 	ret

00002ac4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2ac4:	defffc04 	addi	sp,sp,-16
    2ac8:	dfc00315 	stw	ra,12(sp)
    2acc:	df000215 	stw	fp,8(sp)
    2ad0:	df000204 	addi	fp,sp,8
    2ad4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2ad8:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2adc:	e0bfff17 	ldw	r2,-4(fp)
    2ae0:	10c00e17 	ldw	r3,56(r2)
    2ae4:	e0bfff17 	ldw	r2,-4(fp)
    2ae8:	10800f17 	ldw	r2,60(r2)
    2aec:	1880031e 	bne	r3,r2,2afc <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2af0:	00800044 	movi	r2,1
    2af4:	e0bffe15 	stw	r2,-8(fp)
    2af8:	00000106 	br	2b00 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2afc:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2b00:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2b04:	e0bffe17 	ldw	r2,-8(fp)
}
    2b08:	e037883a 	mov	sp,fp
    2b0c:	dfc00117 	ldw	ra,4(sp)
    2b10:	df000017 	ldw	fp,0(sp)
    2b14:	dec00204 	addi	sp,sp,8
    2b18:	f800283a 	ret

00002b1c <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2b1c:	defffd04 	addi	sp,sp,-12
    2b20:	df000215 	stw	fp,8(sp)
    2b24:	df000204 	addi	fp,sp,8
    2b28:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2b2c:	e0bfff17 	ldw	r2,-4(fp)
    2b30:	10c00e17 	ldw	r3,56(r2)
    2b34:	e0bfff17 	ldw	r2,-4(fp)
    2b38:	10800f17 	ldw	r2,60(r2)
    2b3c:	1880031e 	bne	r3,r2,2b4c <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2b40:	00800044 	movi	r2,1
    2b44:	e0bffe15 	stw	r2,-8(fp)
    2b48:	00000106 	br	2b50 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2b4c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2b50:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2b54:	e037883a 	mov	sp,fp
    2b58:	df000017 	ldw	fp,0(sp)
    2b5c:	dec00104 	addi	sp,sp,4
    2b60:	f800283a 	ret

00002b64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2b64:	defffb04 	addi	sp,sp,-20
    2b68:	dfc00415 	stw	ra,16(sp)
    2b6c:	df000315 	stw	fp,12(sp)
    2b70:	df000304 	addi	fp,sp,12
    2b74:	e13ffe15 	stw	r4,-8(fp)
    2b78:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2b7c:	e0bffe17 	ldw	r2,-8(fp)
    2b80:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b84:	00041140 	call	4114 <vTaskEnterCritical>
    2b88:	e0bffd17 	ldw	r2,-12(fp)
    2b8c:	10801117 	ldw	r2,68(r2)
    2b90:	10bfffd8 	cmpnei	r2,r2,-1
    2b94:	1000021e 	bne	r2,zero,2ba0 <vQueueWaitForMessageRestricted+0x3c>
    2b98:	e0bffd17 	ldw	r2,-12(fp)
    2b9c:	10001115 	stw	zero,68(r2)
    2ba0:	e0bffd17 	ldw	r2,-12(fp)
    2ba4:	10801217 	ldw	r2,72(r2)
    2ba8:	10bfffd8 	cmpnei	r2,r2,-1
    2bac:	1000021e 	bne	r2,zero,2bb8 <vQueueWaitForMessageRestricted+0x54>
    2bb0:	e0bffd17 	ldw	r2,-12(fp)
    2bb4:	10001215 	stw	zero,72(r2)
    2bb8:	00041680 	call	4168 <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2bbc:	e0bffd17 	ldw	r2,-12(fp)
    2bc0:	10800e17 	ldw	r2,56(r2)
    2bc4:	1004c03a 	cmpne	r2,r2,zero
    2bc8:	1000041e 	bne	r2,zero,2bdc <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2bcc:	e0bffd17 	ldw	r2,-12(fp)
    2bd0:	11000904 	addi	r4,r2,36
    2bd4:	e17fff17 	ldw	r5,-4(fp)
    2bd8:	00035bc0 	call	35bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2bdc:	e13ffd17 	ldw	r4,-12(fp)
    2be0:	000293c0 	call	293c <prvUnlockQueue>
	}
    2be4:	e037883a 	mov	sp,fp
    2be8:	dfc00117 	ldw	ra,4(sp)
    2bec:	df000017 	ldw	fp,0(sp)
    2bf0:	dec00204 	addi	sp,sp,8
    2bf4:	f800283a 	ret

00002bf8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2bf8:	defff604 	addi	sp,sp,-40
    2bfc:	dfc00915 	stw	ra,36(sp)
    2c00:	df000815 	stw	fp,32(sp)
    2c04:	df000804 	addi	fp,sp,32
    2c08:	e13ffc15 	stw	r4,-16(fp)
    2c0c:	e17ffd15 	stw	r5,-12(fp)
    2c10:	e1ffff15 	stw	r7,-4(fp)
    2c14:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2c18:	e13ffe0b 	ldhu	r4,-8(fp)
    2c1c:	e1400417 	ldw	r5,16(fp)
    2c20:	0003c100 	call	3c10 <prvAllocateTCBAndStack>
    2c24:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2c28:	e0bffa17 	ldw	r2,-24(fp)
    2c2c:	1005003a 	cmpeq	r2,r2,zero
    2c30:	1000501e 	bne	r2,zero,2d74 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2c34:	e0bffa17 	ldw	r2,-24(fp)
    2c38:	10c00c17 	ldw	r3,48(r2)
    2c3c:	e0bffe0b 	ldhu	r2,-8(fp)
    2c40:	1085883a 	add	r2,r2,r2
    2c44:	1085883a 	add	r2,r2,r2
    2c48:	1885883a 	add	r2,r3,r2
    2c4c:	10bfff04 	addi	r2,r2,-4
    2c50:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2c54:	e0bff917 	ldw	r2,-28(fp)
    2c58:	1007883a 	mov	r3,r2
    2c5c:	00bfff04 	movi	r2,-4
    2c60:	1884703a 	and	r2,r3,r2
    2c64:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2c68:	e0bffe0b 	ldhu	r2,-8(fp)
    2c6c:	d8800015 	stw	r2,0(sp)
    2c70:	e13ffa17 	ldw	r4,-24(fp)
    2c74:	e17ffd17 	ldw	r5,-12(fp)
    2c78:	e1800217 	ldw	r6,8(fp)
    2c7c:	e1c00517 	ldw	r7,20(fp)
    2c80:	00039100 	call	3910 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c84:	e13ff917 	ldw	r4,-28(fp)
    2c88:	e17ffc17 	ldw	r5,-16(fp)
    2c8c:	e1bfff17 	ldw	r6,-4(fp)
    2c90:	00016f40 	call	16f4 <pxPortInitialiseStack>
    2c94:	1007883a 	mov	r3,r2
    2c98:	e0bffa17 	ldw	r2,-24(fp)
    2c9c:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2ca0:	e0800317 	ldw	r2,12(fp)
    2ca4:	1005003a 	cmpeq	r2,r2,zero
    2ca8:	1000031e 	bne	r2,zero,2cb8 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2cac:	e0c00317 	ldw	r3,12(fp)
    2cb0:	e0bffa17 	ldw	r2,-24(fp)
    2cb4:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2cb8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2cbc:	d0a02417 	ldw	r2,-32624(gp)
    2cc0:	10800044 	addi	r2,r2,1
    2cc4:	d0a02415 	stw	r2,-32624(gp)
			if( pxCurrentTCB == NULL )
    2cc8:	d0a02217 	ldw	r2,-32632(gp)
    2ccc:	1004c03a 	cmpne	r2,r2,zero
    2cd0:	1000071e 	bne	r2,zero,2cf0 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2cd4:	e0bffa17 	ldw	r2,-24(fp)
    2cd8:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2cdc:	d0a02417 	ldw	r2,-32624(gp)
    2ce0:	10800058 	cmpnei	r2,r2,1
    2ce4:	10000b1e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2ce8:	0003a4c0 	call	3a4c <prvInitialiseTaskLists>
    2cec:	00000906 	br	2d14 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2cf0:	d0a02717 	ldw	r2,-32612(gp)
    2cf4:	1004c03a 	cmpne	r2,r2,zero
    2cf8:	1000061e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2cfc:	d0a02217 	ldw	r2,-32632(gp)
    2d00:	10c00b17 	ldw	r3,44(r2)
    2d04:	e0800217 	ldw	r2,8(fp)
    2d08:	10c00236 	bltu	r2,r3,2d14 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    2d0c:	e0bffa17 	ldw	r2,-24(fp)
    2d10:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2d14:	d0a02b17 	ldw	r2,-32596(gp)
    2d18:	10800044 	addi	r2,r2,1
    2d1c:	d0a02b15 	stw	r2,-32596(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2d20:	e0bffa17 	ldw	r2,-24(fp)
    2d24:	10c00b17 	ldw	r3,44(r2)
    2d28:	d0a02617 	ldw	r2,-32616(gp)
    2d2c:	10c0032e 	bgeu	r2,r3,2d3c <xTaskGenericCreate+0x144>
    2d30:	e0bffa17 	ldw	r2,-24(fp)
    2d34:	10800b17 	ldw	r2,44(r2)
    2d38:	d0a02615 	stw	r2,-32616(gp)
    2d3c:	e0bffa17 	ldw	r2,-24(fp)
    2d40:	10800b17 	ldw	r2,44(r2)
    2d44:	10800524 	muli	r2,r2,20
    2d48:	1007883a 	mov	r3,r2
    2d4c:	00820234 	movhi	r2,2056
    2d50:	10bd7d04 	addi	r2,r2,-2572
    2d54:	1889883a 	add	r4,r3,r2
    2d58:	e0bffa17 	ldw	r2,-24(fp)
    2d5c:	11400104 	addi	r5,r2,4
    2d60:	000149c0 	call	149c <vListInsertEnd>

			xReturn = pdPASS;
    2d64:	00800044 	movi	r2,1
    2d68:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2d6c:	00041680 	call	4168 <vTaskExitCritical>
    2d70:	00000206 	br	2d7c <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2d74:	00bfffc4 	movi	r2,-1
    2d78:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2d7c:	e0bffb17 	ldw	r2,-20(fp)
    2d80:	10800058 	cmpnei	r2,r2,1
    2d84:	1000081e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2d88:	d0a02717 	ldw	r2,-32612(gp)
    2d8c:	1005003a 	cmpeq	r2,r2,zero
    2d90:	1000051e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d94:	d0a02217 	ldw	r2,-32632(gp)
    2d98:	10c00b17 	ldw	r3,44(r2)
    2d9c:	e0800217 	ldw	r2,8(fp)
    2da0:	1880012e 	bgeu	r3,r2,2da8 <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2da4:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2da8:	e0bffb17 	ldw	r2,-20(fp)
}
    2dac:	e037883a 	mov	sp,fp
    2db0:	dfc00117 	ldw	ra,4(sp)
    2db4:	df000017 	ldw	fp,0(sp)
    2db8:	dec00204 	addi	sp,sp,8
    2dbc:	f800283a 	ret

00002dc0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2dc0:	defffb04 	addi	sp,sp,-20
    2dc4:	dfc00415 	stw	ra,16(sp)
    2dc8:	df000315 	stw	fp,12(sp)
    2dcc:	df000304 	addi	fp,sp,12
    2dd0:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2dd4:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2dd8:	e0bffe17 	ldw	r2,-8(fp)
    2ddc:	1004c03a 	cmpne	r2,r2,zero
    2de0:	1000031e 	bne	r2,zero,2df0 <vTaskDelete+0x30>
    2de4:	d0a02217 	ldw	r2,-32632(gp)
    2de8:	e0bfff15 	stw	r2,-4(fp)
    2dec:	00000206 	br	2df8 <vTaskDelete+0x38>
    2df0:	e0bffe17 	ldw	r2,-8(fp)
    2df4:	e0bfff15 	stw	r2,-4(fp)
    2df8:	e0bfff17 	ldw	r2,-4(fp)
    2dfc:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e00:	e0bffd17 	ldw	r2,-12(fp)
    2e04:	11000104 	addi	r4,r2,4
    2e08:	00015f80 	call	15f8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2e0c:	e0bffd17 	ldw	r2,-12(fp)
    2e10:	10800a17 	ldw	r2,40(r2)
    2e14:	1005003a 	cmpeq	r2,r2,zero
    2e18:	1000031e 	bne	r2,zero,2e28 <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2e1c:	e0bffd17 	ldw	r2,-12(fp)
    2e20:	11000604 	addi	r4,r2,24
    2e24:	00015f80 	call	15f8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2e28:	e0bffd17 	ldw	r2,-12(fp)
    2e2c:	11400104 	addi	r5,r2,4
    2e30:	01020234 	movhi	r4,2056
    2e34:	213dc804 	addi	r4,r4,-2272
    2e38:	000149c0 	call	149c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2e3c:	d0a02317 	ldw	r2,-32628(gp)
    2e40:	10800044 	addi	r2,r2,1
    2e44:	d0a02315 	stw	r2,-32628(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2e48:	d0a02b17 	ldw	r2,-32596(gp)
    2e4c:	10800044 	addi	r2,r2,1
    2e50:	d0a02b15 	stw	r2,-32596(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2e54:	00041680 	call	4168 <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2e58:	d0a02717 	ldw	r2,-32612(gp)
    2e5c:	1005003a 	cmpeq	r2,r2,zero
    2e60:	1000081e 	bne	r2,zero,2e84 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2e64:	d0e02217 	ldw	r3,-32632(gp)
    2e68:	e0bffd17 	ldw	r2,-12(fp)
    2e6c:	10c0021e 	bne	r2,r3,2e78 <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2e70:	003b683a 	trap	0
    2e74:	00000306 	br	2e84 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2e78:	00041140 	call	4114 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2e7c:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2e80:	00041680 	call	4168 <vTaskExitCritical>
			}
		}
	}
    2e84:	e037883a 	mov	sp,fp
    2e88:	dfc00117 	ldw	ra,4(sp)
    2e8c:	df000017 	ldw	fp,0(sp)
    2e90:	dec00204 	addi	sp,sp,8
    2e94:	f800283a 	ret

00002e98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e98:	defffb04 	addi	sp,sp,-20
    2e9c:	dfc00415 	stw	ra,16(sp)
    2ea0:	df000315 	stw	fp,12(sp)
    2ea4:	df000304 	addi	fp,sp,12
    2ea8:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2eac:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2eb0:	e0bfff17 	ldw	r2,-4(fp)
    2eb4:	1005003a 	cmpeq	r2,r2,zero
    2eb8:	10000c1e 	bne	r2,zero,2eec <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2ebc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2ec0:	d0e02517 	ldw	r3,-32620(gp)
    2ec4:	e0bfff17 	ldw	r2,-4(fp)
    2ec8:	1885883a 	add	r2,r3,r2
    2ecc:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ed0:	d0a02217 	ldw	r2,-32632(gp)
    2ed4:	11000104 	addi	r4,r2,4
    2ed8:	00015f80 	call	15f8 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2edc:	e13ffe17 	ldw	r4,-8(fp)
    2ee0:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2ee4:	00030180 	call	3018 <xTaskResumeAll>
    2ee8:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2eec:	e0bffd17 	ldw	r2,-12(fp)
    2ef0:	1004c03a 	cmpne	r2,r2,zero
    2ef4:	1000011e 	bne	r2,zero,2efc <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    2ef8:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2efc:	e037883a 	mov	sp,fp
    2f00:	dfc00117 	ldw	ra,4(sp)
    2f04:	df000017 	ldw	fp,0(sp)
    2f08:	dec00204 	addi	sp,sp,8
    2f0c:	f800283a 	ret

00002f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f10:	defff804 	addi	sp,sp,-32
    2f14:	dfc00715 	stw	ra,28(sp)
    2f18:	df000615 	stw	fp,24(sp)
    2f1c:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f20:	d8000015 	stw	zero,0(sp)
    2f24:	d8000115 	stw	zero,4(sp)
    2f28:	d8000215 	stw	zero,8(sp)
    2f2c:	d8000315 	stw	zero,12(sp)
    2f30:	01000034 	movhi	r4,0
    2f34:	210e3d04 	addi	r4,r4,14580
    2f38:	01420034 	movhi	r5,2048
    2f3c:	29400d04 	addi	r5,r5,52
    2f40:	01840004 	movi	r6,4096
    2f44:	000f883a 	mov	r7,zero
    2f48:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    2f4c:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2f50:	e0bfff17 	ldw	r2,-4(fp)
    2f54:	10800058 	cmpnei	r2,r2,1
    2f58:	1000021e 	bne	r2,zero,2f64 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2f5c:	000488c0 	call	488c <xTimerCreateTimerTask>
    2f60:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2f64:	e0bfff17 	ldw	r2,-4(fp)
    2f68:	10800058 	cmpnei	r2,r2,1
    2f6c:	10000a1e 	bne	r2,zero,2f98 <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f70:	0005303a 	rdctl	r2,status
    2f74:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f78:	e0fffe17 	ldw	r3,-8(fp)
    2f7c:	00bfff84 	movi	r2,-2
    2f80:	1884703a 	and	r2,r3,r2
    2f84:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2f88:	00800044 	movi	r2,1
    2f8c:	d0a02715 	stw	r2,-32612(gp)
		xTickCount = ( TickType_t ) 0U;
    2f90:	d0202515 	stw	zero,-32620(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f94:	00017dc0 	call	17dc <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f98:	e037883a 	mov	sp,fp
    2f9c:	dfc00117 	ldw	ra,4(sp)
    2fa0:	df000017 	ldw	fp,0(sp)
    2fa4:	dec00204 	addi	sp,sp,8
    2fa8:	f800283a 	ret

00002fac <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2fac:	defffd04 	addi	sp,sp,-12
    2fb0:	dfc00215 	stw	ra,8(sp)
    2fb4:	df000115 	stw	fp,4(sp)
    2fb8:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fbc:	0005303a 	rdctl	r2,status
    2fc0:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fc4:	e0ffff17 	ldw	r3,-4(fp)
    2fc8:	00bfff84 	movi	r2,-2
    2fcc:	1884703a 	and	r2,r3,r2
    2fd0:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2fd4:	d0202715 	stw	zero,-32612(gp)
	vPortEndScheduler();
    2fd8:	00018140 	call	1814 <vPortEndScheduler>
}
    2fdc:	e037883a 	mov	sp,fp
    2fe0:	dfc00117 	ldw	ra,4(sp)
    2fe4:	df000017 	ldw	fp,0(sp)
    2fe8:	dec00204 	addi	sp,sp,8
    2fec:	f800283a 	ret

00002ff0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2ff0:	deffff04 	addi	sp,sp,-4
    2ff4:	df000015 	stw	fp,0(sp)
    2ff8:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2ffc:	d0a02c17 	ldw	r2,-32592(gp)
    3000:	10800044 	addi	r2,r2,1
    3004:	d0a02c15 	stw	r2,-32592(gp)
}
    3008:	e037883a 	mov	sp,fp
    300c:	df000017 	ldw	fp,0(sp)
    3010:	dec00104 	addi	sp,sp,4
    3014:	f800283a 	ret

00003018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3018:	defffc04 	addi	sp,sp,-16
    301c:	dfc00315 	stw	ra,12(sp)
    3020:	df000215 	stw	fp,8(sp)
    3024:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3028:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    302c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    3030:	d0a02c17 	ldw	r2,-32592(gp)
    3034:	10bfffc4 	addi	r2,r2,-1
    3038:	d0a02c15 	stw	r2,-32592(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    303c:	d0a02c17 	ldw	r2,-32592(gp)
    3040:	1004c03a 	cmpne	r2,r2,zero
    3044:	1000411e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3048:	d0a02417 	ldw	r2,-32624(gp)
    304c:	1005003a 	cmpeq	r2,r2,zero
    3050:	10003e1e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3054:	00002306 	br	30e4 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3058:	00820234 	movhi	r2,2056
    305c:	10bdc304 	addi	r2,r2,-2292
    3060:	10800317 	ldw	r2,12(r2)
    3064:	10800317 	ldw	r2,12(r2)
    3068:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    306c:	e0bfff17 	ldw	r2,-4(fp)
    3070:	11000604 	addi	r4,r2,24
    3074:	00015f80 	call	15f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3078:	e0bfff17 	ldw	r2,-4(fp)
    307c:	11000104 	addi	r4,r2,4
    3080:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3084:	e0bfff17 	ldw	r2,-4(fp)
    3088:	10c00b17 	ldw	r3,44(r2)
    308c:	d0a02617 	ldw	r2,-32616(gp)
    3090:	10c0032e 	bgeu	r2,r3,30a0 <xTaskResumeAll+0x88>
    3094:	e0bfff17 	ldw	r2,-4(fp)
    3098:	10800b17 	ldw	r2,44(r2)
    309c:	d0a02615 	stw	r2,-32616(gp)
    30a0:	e0bfff17 	ldw	r2,-4(fp)
    30a4:	10800b17 	ldw	r2,44(r2)
    30a8:	10800524 	muli	r2,r2,20
    30ac:	1007883a 	mov	r3,r2
    30b0:	00820234 	movhi	r2,2056
    30b4:	10bd7d04 	addi	r2,r2,-2572
    30b8:	1889883a 	add	r4,r3,r2
    30bc:	e0bfff17 	ldw	r2,-4(fp)
    30c0:	11400104 	addi	r5,r2,4
    30c4:	000149c0 	call	149c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    30c8:	e0bfff17 	ldw	r2,-4(fp)
    30cc:	10c00b17 	ldw	r3,44(r2)
    30d0:	d0a02217 	ldw	r2,-32632(gp)
    30d4:	10800b17 	ldw	r2,44(r2)
    30d8:	18800236 	bltu	r3,r2,30e4 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    30dc:	00800044 	movi	r2,1
    30e0:	d0a02915 	stw	r2,-32604(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30e4:	00820234 	movhi	r2,2056
    30e8:	10bdc304 	addi	r2,r2,-2292
    30ec:	10800017 	ldw	r2,0(r2)
    30f0:	1004c03a 	cmpne	r2,r2,zero
    30f4:	103fd81e 	bne	r2,zero,3058 <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    30f8:	d0a02817 	ldw	r2,-32608(gp)
    30fc:	1005003a 	cmpeq	r2,r2,zero
    3100:	10000c1e 	bne	r2,zero,3134 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3104:	00000806 	br	3128 <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3108:	00031dc0 	call	31dc <xTaskIncrementTick>
    310c:	1005003a 	cmpeq	r2,r2,zero
    3110:	1000021e 	bne	r2,zero,311c <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    3114:	00800044 	movi	r2,1
    3118:	d0a02915 	stw	r2,-32604(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    311c:	d0a02817 	ldw	r2,-32608(gp)
    3120:	10bfffc4 	addi	r2,r2,-1
    3124:	d0a02815 	stw	r2,-32608(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3128:	d0a02817 	ldw	r2,-32608(gp)
    312c:	1004c03a 	cmpne	r2,r2,zero
    3130:	103ff51e 	bne	r2,zero,3108 <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3134:	d0a02917 	ldw	r2,-32604(gp)
    3138:	10800058 	cmpnei	r2,r2,1
    313c:	1000031e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3140:	00800044 	movi	r2,1
    3144:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    3148:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    314c:	00041680 	call	4168 <vTaskExitCritical>

	return xAlreadyYielded;
    3150:	e0bffe17 	ldw	r2,-8(fp)
}
    3154:	e037883a 	mov	sp,fp
    3158:	dfc00117 	ldw	ra,4(sp)
    315c:	df000017 	ldw	fp,0(sp)
    3160:	dec00204 	addi	sp,sp,8
    3164:	f800283a 	ret

00003168 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3168:	defffe04 	addi	sp,sp,-8
    316c:	df000115 	stw	fp,4(sp)
    3170:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    3174:	d0a02517 	ldw	r2,-32620(gp)
    3178:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    317c:	e0bfff17 	ldw	r2,-4(fp)
}
    3180:	e037883a 	mov	sp,fp
    3184:	df000017 	ldw	fp,0(sp)
    3188:	dec00104 	addi	sp,sp,4
    318c:	f800283a 	ret

00003190 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3190:	defffd04 	addi	sp,sp,-12
    3194:	df000215 	stw	fp,8(sp)
    3198:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    319c:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    31a0:	d0a02517 	ldw	r2,-32620(gp)
    31a4:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    31a8:	e0bfff17 	ldw	r2,-4(fp)
}
    31ac:	e037883a 	mov	sp,fp
    31b0:	df000017 	ldw	fp,0(sp)
    31b4:	dec00104 	addi	sp,sp,4
    31b8:	f800283a 	ret

000031bc <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    31bc:	deffff04 	addi	sp,sp,-4
    31c0:	df000015 	stw	fp,0(sp)
    31c4:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    31c8:	d0a02417 	ldw	r2,-32624(gp)
}
    31cc:	e037883a 	mov	sp,fp
    31d0:	df000017 	ldw	fp,0(sp)
    31d4:	dec00104 	addi	sp,sp,4
    31d8:	f800283a 	ret

000031dc <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    31dc:	defff804 	addi	sp,sp,-32
    31e0:	dfc00715 	stw	ra,28(sp)
    31e4:	df000615 	stw	fp,24(sp)
    31e8:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    31ec:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    31f0:	d0a02c17 	ldw	r2,-32592(gp)
    31f4:	1004c03a 	cmpne	r2,r2,zero
    31f8:	1000611e 	bne	r2,zero,3380 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    31fc:	d0a02517 	ldw	r2,-32620(gp)
    3200:	10800044 	addi	r2,r2,1
    3204:	d0a02515 	stw	r2,-32620(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3208:	d0a02517 	ldw	r2,-32620(gp)
    320c:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3210:	e0bffb17 	ldw	r2,-20(fp)
    3214:	1004c03a 	cmpne	r2,r2,zero
    3218:	10000a1e 	bne	r2,zero,3244 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    321c:	d0a02d17 	ldw	r2,-32588(gp)
    3220:	e0bffa15 	stw	r2,-24(fp)
    3224:	d0a02e17 	ldw	r2,-32584(gp)
    3228:	d0a02d15 	stw	r2,-32588(gp)
    322c:	e0bffa17 	ldw	r2,-24(fp)
    3230:	d0a02e15 	stw	r2,-32584(gp)
    3234:	d0a02a17 	ldw	r2,-32600(gp)
    3238:	10800044 	addi	r2,r2,1
    323c:	d0a02a15 	stw	r2,-32600(gp)
    3240:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3244:	d0e00317 	ldw	r3,-32756(gp)
    3248:	e0bffb17 	ldw	r2,-20(fp)
    324c:	10c03f36 	bltu	r2,r3,334c <xTaskIncrementTick+0x170>
    3250:	00000006 	br	3254 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3254:	d0a02d17 	ldw	r2,-32588(gp)
    3258:	10800017 	ldw	r2,0(r2)
    325c:	1004c03a 	cmpne	r2,r2,zero
    3260:	1000031e 	bne	r2,zero,3270 <xTaskIncrementTick+0x94>
    3264:	00800044 	movi	r2,1
    3268:	e0bfff05 	stb	r2,-4(fp)
    326c:	00000106 	br	3274 <xTaskIncrementTick+0x98>
    3270:	e03fff05 	stb	zero,-4(fp)
    3274:	e0bfff03 	ldbu	r2,-4(fp)
    3278:	1005003a 	cmpeq	r2,r2,zero
    327c:	1000031e 	bne	r2,zero,328c <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3280:	00bfffc4 	movi	r2,-1
    3284:	d0a00315 	stw	r2,-32756(gp)
						break;
    3288:	00003006 	br	334c <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    328c:	d0a02d17 	ldw	r2,-32588(gp)
    3290:	10800317 	ldw	r2,12(r2)
    3294:	10800317 	ldw	r2,12(r2)
    3298:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    329c:	e0bffe17 	ldw	r2,-8(fp)
    32a0:	10800117 	ldw	r2,4(r2)
    32a4:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    32a8:	e0fffb17 	ldw	r3,-20(fp)
    32ac:	e0bffd17 	ldw	r2,-12(fp)
    32b0:	1880032e 	bgeu	r3,r2,32c0 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    32b4:	e0bffd17 	ldw	r2,-12(fp)
    32b8:	d0a00315 	stw	r2,-32756(gp)
							break;
    32bc:	00002306 	br	334c <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    32c0:	e0bffe17 	ldw	r2,-8(fp)
    32c4:	11000104 	addi	r4,r2,4
    32c8:	00015f80 	call	15f8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    32cc:	e0bffe17 	ldw	r2,-8(fp)
    32d0:	10800a17 	ldw	r2,40(r2)
    32d4:	1005003a 	cmpeq	r2,r2,zero
    32d8:	1000031e 	bne	r2,zero,32e8 <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    32dc:	e0bffe17 	ldw	r2,-8(fp)
    32e0:	11000604 	addi	r4,r2,24
    32e4:	00015f80 	call	15f8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    32e8:	e0bffe17 	ldw	r2,-8(fp)
    32ec:	10c00b17 	ldw	r3,44(r2)
    32f0:	d0a02617 	ldw	r2,-32616(gp)
    32f4:	10c0032e 	bgeu	r2,r3,3304 <xTaskIncrementTick+0x128>
    32f8:	e0bffe17 	ldw	r2,-8(fp)
    32fc:	10800b17 	ldw	r2,44(r2)
    3300:	d0a02615 	stw	r2,-32616(gp)
    3304:	e0bffe17 	ldw	r2,-8(fp)
    3308:	10800b17 	ldw	r2,44(r2)
    330c:	10800524 	muli	r2,r2,20
    3310:	1007883a 	mov	r3,r2
    3314:	00820234 	movhi	r2,2056
    3318:	10bd7d04 	addi	r2,r2,-2572
    331c:	1889883a 	add	r4,r3,r2
    3320:	e0bffe17 	ldw	r2,-8(fp)
    3324:	11400104 	addi	r5,r2,4
    3328:	000149c0 	call	149c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    332c:	e0bffe17 	ldw	r2,-8(fp)
    3330:	10c00b17 	ldw	r3,44(r2)
    3334:	d0a02217 	ldw	r2,-32632(gp)
    3338:	10800b17 	ldw	r2,44(r2)
    333c:	18bfc536 	bltu	r3,r2,3254 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    3340:	00800044 	movi	r2,1
    3344:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    3348:	003fc206 	br	3254 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    334c:	d0a02217 	ldw	r2,-32632(gp)
    3350:	10800b17 	ldw	r2,44(r2)
    3354:	10800524 	muli	r2,r2,20
    3358:	1007883a 	mov	r3,r2
    335c:	00820234 	movhi	r2,2056
    3360:	10bd7d04 	addi	r2,r2,-2572
    3364:	1885883a 	add	r2,r3,r2
    3368:	10800017 	ldw	r2,0(r2)
    336c:	108000b0 	cmpltui	r2,r2,2
    3370:	1000061e 	bne	r2,zero,338c <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    3374:	00800044 	movi	r2,1
    3378:	e0bffc15 	stw	r2,-16(fp)
    337c:	00000306 	br	338c <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3380:	d0a02817 	ldw	r2,-32608(gp)
    3384:	10800044 	addi	r2,r2,1
    3388:	d0a02815 	stw	r2,-32608(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    338c:	d0a02917 	ldw	r2,-32604(gp)
    3390:	1005003a 	cmpeq	r2,r2,zero
    3394:	1000021e 	bne	r2,zero,33a0 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    3398:	00800044 	movi	r2,1
    339c:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    33a0:	e0bffc17 	ldw	r2,-16(fp)
}
    33a4:	e037883a 	mov	sp,fp
    33a8:	dfc00117 	ldw	ra,4(sp)
    33ac:	df000017 	ldw	fp,0(sp)
    33b0:	dec00204 	addi	sp,sp,8
    33b4:	f800283a 	ret

000033b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    33b8:	defffd04 	addi	sp,sp,-12
    33bc:	dfc00215 	stw	ra,8(sp)
    33c0:	df000115 	stw	fp,4(sp)
    33c4:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    33c8:	d0a02c17 	ldw	r2,-32592(gp)
    33cc:	1005003a 	cmpeq	r2,r2,zero
    33d0:	1000031e 	bne	r2,zero,33e0 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    33d4:	00800044 	movi	r2,1
    33d8:	d0a02915 	stw	r2,-32604(gp)
    33dc:	00003d06 	br	34d4 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    33e0:	d0202915 	stw	zero,-32604(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    33e4:	d0a02217 	ldw	r2,-32632(gp)
    33e8:	10c00017 	ldw	r3,0(r2)
    33ec:	d0a02217 	ldw	r2,-32632(gp)
    33f0:	10800c17 	ldw	r2,48(r2)
    33f4:	10c00436 	bltu	r2,r3,3408 <vTaskSwitchContext+0x50>
    33f8:	d1202217 	ldw	r4,-32632(gp)
    33fc:	d0a02217 	ldw	r2,-32632(gp)
    3400:	11400d04 	addi	r5,r2,52
    3404:	00016900 	call	1690 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3408:	d0a02217 	ldw	r2,-32632(gp)
    340c:	11000c17 	ldw	r4,48(r2)
    3410:	01420034 	movhi	r5,2048
    3414:	29400f04 	addi	r5,r5,60
    3418:	01800504 	movi	r6,20
    341c:	00052200 	call	5220 <memcmp>
    3420:	1005003a 	cmpeq	r2,r2,zero
    3424:	1000081e 	bne	r2,zero,3448 <vTaskSwitchContext+0x90>
    3428:	d1202217 	ldw	r4,-32632(gp)
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	11400d04 	addi	r5,r2,52
    3434:	00016900 	call	1690 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3438:	00000306 	br	3448 <vTaskSwitchContext+0x90>
    343c:	d0a02617 	ldw	r2,-32616(gp)
    3440:	10bfffc4 	addi	r2,r2,-1
    3444:	d0a02615 	stw	r2,-32616(gp)
    3448:	d0a02617 	ldw	r2,-32616(gp)
    344c:	10800524 	muli	r2,r2,20
    3450:	1007883a 	mov	r3,r2
    3454:	00820234 	movhi	r2,2056
    3458:	10bd7d04 	addi	r2,r2,-2572
    345c:	1885883a 	add	r2,r3,r2
    3460:	10800017 	ldw	r2,0(r2)
    3464:	1005003a 	cmpeq	r2,r2,zero
    3468:	103ff41e 	bne	r2,zero,343c <vTaskSwitchContext+0x84>
    346c:	d0a02617 	ldw	r2,-32616(gp)
    3470:	10800524 	muli	r2,r2,20
    3474:	1007883a 	mov	r3,r2
    3478:	00820234 	movhi	r2,2056
    347c:	10bd7d04 	addi	r2,r2,-2572
    3480:	1885883a 	add	r2,r3,r2
    3484:	e0bfff15 	stw	r2,-4(fp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	10800117 	ldw	r2,4(r2)
    3490:	10c00117 	ldw	r3,4(r2)
    3494:	e0bfff17 	ldw	r2,-4(fp)
    3498:	10c00115 	stw	r3,4(r2)
    349c:	e0bfff17 	ldw	r2,-4(fp)
    34a0:	10c00117 	ldw	r3,4(r2)
    34a4:	e0bfff17 	ldw	r2,-4(fp)
    34a8:	10800204 	addi	r2,r2,8
    34ac:	1880051e 	bne	r3,r2,34c4 <vTaskSwitchContext+0x10c>
    34b0:	e0bfff17 	ldw	r2,-4(fp)
    34b4:	10800117 	ldw	r2,4(r2)
    34b8:	10c00117 	ldw	r3,4(r2)
    34bc:	e0bfff17 	ldw	r2,-4(fp)
    34c0:	10c00115 	stw	r3,4(r2)
    34c4:	e0bfff17 	ldw	r2,-4(fp)
    34c8:	10800117 	ldw	r2,4(r2)
    34cc:	10800317 	ldw	r2,12(r2)
    34d0:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    34d4:	e037883a 	mov	sp,fp
    34d8:	dfc00117 	ldw	ra,4(sp)
    34dc:	df000017 	ldw	fp,0(sp)
    34e0:	dec00204 	addi	sp,sp,8
    34e4:	f800283a 	ret

000034e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    34e8:	defffb04 	addi	sp,sp,-20
    34ec:	dfc00415 	stw	ra,16(sp)
    34f0:	df000315 	stw	fp,12(sp)
    34f4:	df000304 	addi	fp,sp,12
    34f8:	e13ffe15 	stw	r4,-8(fp)
    34fc:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3500:	d0a02217 	ldw	r2,-32632(gp)
    3504:	11400604 	addi	r5,r2,24
    3508:	e13ffe17 	ldw	r4,-8(fp)
    350c:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3510:	d0a02217 	ldw	r2,-32632(gp)
    3514:	11000104 	addi	r4,r2,4
    3518:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    351c:	d0e02517 	ldw	r3,-32620(gp)
    3520:	e0bfff17 	ldw	r2,-4(fp)
    3524:	1885883a 	add	r2,r3,r2
    3528:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    352c:	e13ffd17 	ldw	r4,-12(fp)
    3530:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3534:	e037883a 	mov	sp,fp
    3538:	dfc00117 	ldw	ra,4(sp)
    353c:	df000017 	ldw	fp,0(sp)
    3540:	dec00204 	addi	sp,sp,8
    3544:	f800283a 	ret

00003548 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    3548:	defffa04 	addi	sp,sp,-24
    354c:	dfc00515 	stw	ra,20(sp)
    3550:	df000415 	stw	fp,16(sp)
    3554:	df000404 	addi	fp,sp,16
    3558:	e13ffd15 	stw	r4,-12(fp)
    355c:	e17ffe15 	stw	r5,-8(fp)
    3560:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3564:	d0e02217 	ldw	r3,-32632(gp)
    3568:	e0bffe17 	ldw	r2,-8(fp)
    356c:	10a00034 	orhi	r2,r2,32768
    3570:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3574:	d0a02217 	ldw	r2,-32632(gp)
    3578:	11400604 	addi	r5,r2,24
    357c:	e13ffd17 	ldw	r4,-12(fp)
    3580:	000149c0 	call	149c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3584:	d0a02217 	ldw	r2,-32632(gp)
    3588:	11000104 	addi	r4,r2,4
    358c:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3590:	d0e02517 	ldw	r3,-32620(gp)
    3594:	e0bfff17 	ldw	r2,-4(fp)
    3598:	1885883a 	add	r2,r3,r2
    359c:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    35a0:	e13ffc17 	ldw	r4,-16(fp)
    35a4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    35a8:	e037883a 	mov	sp,fp
    35ac:	dfc00117 	ldw	ra,4(sp)
    35b0:	df000017 	ldw	fp,0(sp)
    35b4:	dec00204 	addi	sp,sp,8
    35b8:	f800283a 	ret

000035bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    35bc:	defffb04 	addi	sp,sp,-20
    35c0:	dfc00415 	stw	ra,16(sp)
    35c4:	df000315 	stw	fp,12(sp)
    35c8:	df000304 	addi	fp,sp,12
    35cc:	e13ffe15 	stw	r4,-8(fp)
    35d0:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35d4:	d0a02217 	ldw	r2,-32632(gp)
    35d8:	11400604 	addi	r5,r2,24
    35dc:	e13ffe17 	ldw	r4,-8(fp)
    35e0:	000149c0 	call	149c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35e4:	d0a02217 	ldw	r2,-32632(gp)
    35e8:	11000104 	addi	r4,r2,4
    35ec:	00015f80 	call	15f8 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    35f0:	d0e02517 	ldw	r3,-32620(gp)
    35f4:	e0bfff17 	ldw	r2,-4(fp)
    35f8:	1885883a 	add	r2,r3,r2
    35fc:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3600:	e13ffd17 	ldw	r4,-12(fp)
    3604:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
    3608:	e037883a 	mov	sp,fp
    360c:	dfc00117 	ldw	ra,4(sp)
    3610:	df000017 	ldw	fp,0(sp)
    3614:	dec00204 	addi	sp,sp,8
    3618:	f800283a 	ret

0000361c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    361c:	defffb04 	addi	sp,sp,-20
    3620:	dfc00415 	stw	ra,16(sp)
    3624:	df000315 	stw	fp,12(sp)
    3628:	df000304 	addi	fp,sp,12
    362c:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3630:	e0bfff17 	ldw	r2,-4(fp)
    3634:	10800317 	ldw	r2,12(r2)
    3638:	10800317 	ldw	r2,12(r2)
    363c:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3640:	e0bffe17 	ldw	r2,-8(fp)
    3644:	11000604 	addi	r4,r2,24
    3648:	00015f80 	call	15f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    364c:	d0a02c17 	ldw	r2,-32592(gp)
    3650:	1004c03a 	cmpne	r2,r2,zero
    3654:	1000151e 	bne	r2,zero,36ac <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3658:	e0bffe17 	ldw	r2,-8(fp)
    365c:	11000104 	addi	r4,r2,4
    3660:	00015f80 	call	15f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    3664:	e0bffe17 	ldw	r2,-8(fp)
    3668:	10c00b17 	ldw	r3,44(r2)
    366c:	d0a02617 	ldw	r2,-32616(gp)
    3670:	10c0032e 	bgeu	r2,r3,3680 <xTaskRemoveFromEventList+0x64>
    3674:	e0bffe17 	ldw	r2,-8(fp)
    3678:	10800b17 	ldw	r2,44(r2)
    367c:	d0a02615 	stw	r2,-32616(gp)
    3680:	e0bffe17 	ldw	r2,-8(fp)
    3684:	10800b17 	ldw	r2,44(r2)
    3688:	10800524 	muli	r2,r2,20
    368c:	1007883a 	mov	r3,r2
    3690:	00820234 	movhi	r2,2056
    3694:	10bd7d04 	addi	r2,r2,-2572
    3698:	1889883a 	add	r4,r3,r2
    369c:	e0bffe17 	ldw	r2,-8(fp)
    36a0:	11400104 	addi	r5,r2,4
    36a4:	000149c0 	call	149c <vListInsertEnd>
    36a8:	00000506 	br	36c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    36ac:	e0bffe17 	ldw	r2,-8(fp)
    36b0:	11400604 	addi	r5,r2,24
    36b4:	01020234 	movhi	r4,2056
    36b8:	213dc304 	addi	r4,r4,-2292
    36bc:	000149c0 	call	149c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    36c0:	e0bffe17 	ldw	r2,-8(fp)
    36c4:	10c00b17 	ldw	r3,44(r2)
    36c8:	d0a02217 	ldw	r2,-32632(gp)
    36cc:	10800b17 	ldw	r2,44(r2)
    36d0:	10c0052e 	bgeu	r2,r3,36e8 <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    36d4:	00800044 	movi	r2,1
    36d8:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    36dc:	00800044 	movi	r2,1
    36e0:	d0a02915 	stw	r2,-32604(gp)
    36e4:	00000106 	br	36ec <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    36e8:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    36ec:	e0bffd17 	ldw	r2,-12(fp)
}
    36f0:	e037883a 	mov	sp,fp
    36f4:	dfc00117 	ldw	ra,4(sp)
    36f8:	df000017 	ldw	fp,0(sp)
    36fc:	dec00204 	addi	sp,sp,8
    3700:	f800283a 	ret

00003704 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3704:	defffa04 	addi	sp,sp,-24
    3708:	dfc00515 	stw	ra,20(sp)
    370c:	df000415 	stw	fp,16(sp)
    3710:	df000404 	addi	fp,sp,16
    3714:	e13ffe15 	stw	r4,-8(fp)
    3718:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    371c:	e0bfff17 	ldw	r2,-4(fp)
    3720:	10e00034 	orhi	r3,r2,32768
    3724:	e0bffe17 	ldw	r2,-8(fp)
    3728:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    372c:	e0bffe17 	ldw	r2,-8(fp)
    3730:	10800317 	ldw	r2,12(r2)
    3734:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    3738:	e13ffe17 	ldw	r4,-8(fp)
    373c:	00015f80 	call	15f8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3740:	e0bffd17 	ldw	r2,-12(fp)
    3744:	11000104 	addi	r4,r2,4
    3748:	00015f80 	call	15f8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    374c:	e0bffd17 	ldw	r2,-12(fp)
    3750:	10c00b17 	ldw	r3,44(r2)
    3754:	d0a02617 	ldw	r2,-32616(gp)
    3758:	10c0032e 	bgeu	r2,r3,3768 <xTaskRemoveFromUnorderedEventList+0x64>
    375c:	e0bffd17 	ldw	r2,-12(fp)
    3760:	10800b17 	ldw	r2,44(r2)
    3764:	d0a02615 	stw	r2,-32616(gp)
    3768:	e0bffd17 	ldw	r2,-12(fp)
    376c:	10800b17 	ldw	r2,44(r2)
    3770:	10800524 	muli	r2,r2,20
    3774:	1007883a 	mov	r3,r2
    3778:	00820234 	movhi	r2,2056
    377c:	10bd7d04 	addi	r2,r2,-2572
    3780:	1889883a 	add	r4,r3,r2
    3784:	e0bffd17 	ldw	r2,-12(fp)
    3788:	11400104 	addi	r5,r2,4
    378c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3790:	e0bffd17 	ldw	r2,-12(fp)
    3794:	10c00b17 	ldw	r3,44(r2)
    3798:	d0a02217 	ldw	r2,-32632(gp)
    379c:	10800b17 	ldw	r2,44(r2)
    37a0:	10c0052e 	bgeu	r2,r3,37b8 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    37a4:	00800044 	movi	r2,1
    37a8:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    37ac:	00800044 	movi	r2,1
    37b0:	d0a02915 	stw	r2,-32604(gp)
    37b4:	00000106 	br	37bc <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    37b8:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    37bc:	e0bffc17 	ldw	r2,-16(fp)
}
    37c0:	e037883a 	mov	sp,fp
    37c4:	dfc00117 	ldw	ra,4(sp)
    37c8:	df000017 	ldw	fp,0(sp)
    37cc:	dec00204 	addi	sp,sp,8
    37d0:	f800283a 	ret

000037d4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    37d4:	defffe04 	addi	sp,sp,-8
    37d8:	df000115 	stw	fp,4(sp)
    37dc:	df000104 	addi	fp,sp,4
    37e0:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    37e4:	d0e02a17 	ldw	r3,-32600(gp)
    37e8:	e0bfff17 	ldw	r2,-4(fp)
    37ec:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    37f0:	d0e02517 	ldw	r3,-32620(gp)
    37f4:	e0bfff17 	ldw	r2,-4(fp)
    37f8:	10c00115 	stw	r3,4(r2)
}
    37fc:	e037883a 	mov	sp,fp
    3800:	df000017 	ldw	fp,0(sp)
    3804:	dec00104 	addi	sp,sp,4
    3808:	f800283a 	ret

0000380c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    380c:	defffa04 	addi	sp,sp,-24
    3810:	dfc00515 	stw	ra,20(sp)
    3814:	df000415 	stw	fp,16(sp)
    3818:	df000404 	addi	fp,sp,16
    381c:	e13ffe15 	stw	r4,-8(fp)
    3820:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3824:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    3828:	d0a02517 	ldw	r2,-32620(gp)
    382c:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3830:	e0bffe17 	ldw	r2,-8(fp)
    3834:	10c00017 	ldw	r3,0(r2)
    3838:	d0a02a17 	ldw	r2,-32600(gp)
    383c:	18800726 	beq	r3,r2,385c <xTaskCheckForTimeOut+0x50>
    3840:	e0bffe17 	ldw	r2,-8(fp)
    3844:	10c00117 	ldw	r3,4(r2)
    3848:	e0bffc17 	ldw	r2,-16(fp)
    384c:	10c00336 	bltu	r2,r3,385c <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3850:	00800044 	movi	r2,1
    3854:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3858:	00001606 	br	38b4 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    385c:	e0bffe17 	ldw	r2,-8(fp)
    3860:	10c00117 	ldw	r3,4(r2)
    3864:	e0bffc17 	ldw	r2,-16(fp)
    3868:	10c7c83a 	sub	r3,r2,r3
    386c:	e0bfff17 	ldw	r2,-4(fp)
    3870:	10800017 	ldw	r2,0(r2)
    3874:	18800d2e 	bgeu	r3,r2,38ac <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3878:	e0bfff17 	ldw	r2,-4(fp)
    387c:	11000017 	ldw	r4,0(r2)
    3880:	e0bffe17 	ldw	r2,-8(fp)
    3884:	10c00117 	ldw	r3,4(r2)
    3888:	e0bffc17 	ldw	r2,-16(fp)
    388c:	10c5c83a 	sub	r2,r2,r3
    3890:	2087c83a 	sub	r3,r4,r2
    3894:	e0bfff17 	ldw	r2,-4(fp)
    3898:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    389c:	e13ffe17 	ldw	r4,-8(fp)
    38a0:	00037d40 	call	37d4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    38a4:	e03ffd15 	stw	zero,-12(fp)
    38a8:	00000206 	br	38b4 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    38ac:	00800044 	movi	r2,1
    38b0:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    38b4:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    38b8:	e0bffd17 	ldw	r2,-12(fp)
}
    38bc:	e037883a 	mov	sp,fp
    38c0:	dfc00117 	ldw	ra,4(sp)
    38c4:	df000017 	ldw	fp,0(sp)
    38c8:	dec00204 	addi	sp,sp,8
    38cc:	f800283a 	ret

000038d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    38d0:	deffff04 	addi	sp,sp,-4
    38d4:	df000015 	stw	fp,0(sp)
    38d8:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    38dc:	00800044 	movi	r2,1
    38e0:	d0a02915 	stw	r2,-32604(gp)
}
    38e4:	e037883a 	mov	sp,fp
    38e8:	df000017 	ldw	fp,0(sp)
    38ec:	dec00104 	addi	sp,sp,4
    38f0:	f800283a 	ret

000038f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    38f4:	defffd04 	addi	sp,sp,-12
    38f8:	dfc00215 	stw	ra,8(sp)
    38fc:	df000115 	stw	fp,4(sp)
    3900:	df000104 	addi	fp,sp,4
    3904:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    3908:	0003af40 	call	3af4 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    390c:	003ffe06 	br	3908 <prvIdleTask+0x14>

00003910 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    3910:	defff804 	addi	sp,sp,-32
    3914:	dfc00715 	stw	ra,28(sp)
    3918:	df000615 	stw	fp,24(sp)
    391c:	df000604 	addi	fp,sp,24
    3920:	e13ffb15 	stw	r4,-20(fp)
    3924:	e17ffc15 	stw	r5,-16(fp)
    3928:	e1bffd15 	stw	r6,-12(fp)
    392c:	e1fffe15 	stw	r7,-8(fp)
    3930:	e0800217 	ldw	r2,8(fp)
    3934:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3938:	e03ffa15 	stw	zero,-24(fp)
    393c:	00001506 	br	3994 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3940:	e13ffa17 	ldw	r4,-24(fp)
    3944:	e0fffa17 	ldw	r3,-24(fp)
    3948:	e0bffc17 	ldw	r2,-16(fp)
    394c:	1885883a 	add	r2,r3,r2
    3950:	10c00003 	ldbu	r3,0(r2)
    3954:	e0bffb17 	ldw	r2,-20(fp)
    3958:	2085883a 	add	r2,r4,r2
    395c:	10800d04 	addi	r2,r2,52
    3960:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3964:	e0fffa17 	ldw	r3,-24(fp)
    3968:	e0bffc17 	ldw	r2,-16(fp)
    396c:	1885883a 	add	r2,r3,r2
    3970:	10800003 	ldbu	r2,0(r2)
    3974:	10803fcc 	andi	r2,r2,255
    3978:	1080201c 	xori	r2,r2,128
    397c:	10bfe004 	addi	r2,r2,-128
    3980:	1005003a 	cmpeq	r2,r2,zero
    3984:	1000061e 	bne	r2,zero,39a0 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3988:	e0bffa17 	ldw	r2,-24(fp)
    398c:	10800044 	addi	r2,r2,1
    3990:	e0bffa15 	stw	r2,-24(fp)
    3994:	e0bffa17 	ldw	r2,-24(fp)
    3998:	10800230 	cmpltui	r2,r2,8
    399c:	103fe81e 	bne	r2,zero,3940 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    39a8:	e0bffd17 	ldw	r2,-12(fp)
    39ac:	10800330 	cmpltui	r2,r2,12
    39b0:	1000021e 	bne	r2,zero,39bc <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    39b4:	008002c4 	movi	r2,11
    39b8:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    39bc:	e0fffb17 	ldw	r3,-20(fp)
    39c0:	e0bffd17 	ldw	r2,-12(fp)
    39c4:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    39c8:	e0fffb17 	ldw	r3,-20(fp)
    39cc:	e0bffd17 	ldw	r2,-12(fp)
    39d0:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	11000104 	addi	r4,r2,4
    39e4:	00014740 	call	1474 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    39e8:	e0bffb17 	ldw	r2,-20(fp)
    39ec:	11000604 	addi	r4,r2,24
    39f0:	00014740 	call	1474 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39f4:	e0fffb17 	ldw	r3,-20(fp)
    39f8:	e0bffb17 	ldw	r2,-20(fp)
    39fc:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3a00:	00c00304 	movi	r3,12
    3a04:	e0bffd17 	ldw	r2,-12(fp)
    3a08:	1887c83a 	sub	r3,r3,r2
    3a0c:	e0bffb17 	ldw	r2,-20(fp)
    3a10:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3a14:	e0fffb17 	ldw	r3,-20(fp)
    3a18:	e0bffb17 	ldw	r2,-20(fp)
    3a1c:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3a20:	e0bffb17 	ldw	r2,-20(fp)
    3a24:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3a28:	e0bffb17 	ldw	r2,-20(fp)
    3a2c:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3a30:	e0bffb17 	ldw	r2,-20(fp)
    3a34:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3a38:	e037883a 	mov	sp,fp
    3a3c:	dfc00117 	ldw	ra,4(sp)
    3a40:	df000017 	ldw	fp,0(sp)
    3a44:	dec00204 	addi	sp,sp,8
    3a48:	f800283a 	ret

00003a4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3a4c:	defffd04 	addi	sp,sp,-12
    3a50:	dfc00215 	stw	ra,8(sp)
    3a54:	df000115 	stw	fp,4(sp)
    3a58:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a5c:	e03fff15 	stw	zero,-4(fp)
    3a60:	00000a06 	br	3a8c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a64:	e0bfff17 	ldw	r2,-4(fp)
    3a68:	10800524 	muli	r2,r2,20
    3a6c:	1007883a 	mov	r3,r2
    3a70:	00820234 	movhi	r2,2056
    3a74:	10bd7d04 	addi	r2,r2,-2572
    3a78:	1889883a 	add	r4,r3,r2
    3a7c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a80:	e0bfff17 	ldw	r2,-4(fp)
    3a84:	10800044 	addi	r2,r2,1
    3a88:	e0bfff15 	stw	r2,-4(fp)
    3a8c:	e0bfff17 	ldw	r2,-4(fp)
    3a90:	10800330 	cmpltui	r2,r2,12
    3a94:	103ff31e 	bne	r2,zero,3a64 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a98:	01020234 	movhi	r4,2056
    3a9c:	213db904 	addi	r4,r4,-2332
    3aa0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3aa4:	01020234 	movhi	r4,2056
    3aa8:	213dbe04 	addi	r4,r4,-2312
    3aac:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3ab0:	01020234 	movhi	r4,2056
    3ab4:	213dc304 	addi	r4,r4,-2292
    3ab8:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3abc:	01020234 	movhi	r4,2056
    3ac0:	213dc804 	addi	r4,r4,-2272
    3ac4:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3ac8:	00820234 	movhi	r2,2056
    3acc:	10bdb904 	addi	r2,r2,-2332
    3ad0:	d0a02d15 	stw	r2,-32588(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3ad4:	00820234 	movhi	r2,2056
    3ad8:	10bdbe04 	addi	r2,r2,-2312
    3adc:	d0a02e15 	stw	r2,-32584(gp)
}
    3ae0:	e037883a 	mov	sp,fp
    3ae4:	dfc00117 	ldw	ra,4(sp)
    3ae8:	df000017 	ldw	fp,0(sp)
    3aec:	dec00204 	addi	sp,sp,8
    3af0:	f800283a 	ret

00003af4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3af4:	defffc04 	addi	sp,sp,-16
    3af8:	dfc00315 	stw	ra,12(sp)
    3afc:	df000215 	stw	fp,8(sp)
    3b00:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b04:	00001c06 	br	3b78 <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    3b08:	0002ff00 	call	2ff0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3b0c:	00820234 	movhi	r2,2056
    3b10:	10bdc804 	addi	r2,r2,-2272
    3b14:	10800017 	ldw	r2,0(r2)
    3b18:	1005003a 	cmpeq	r2,r2,zero
    3b1c:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3b20:	00030180 	call	3018 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3b24:	e0bfff17 	ldw	r2,-4(fp)
    3b28:	1004c03a 	cmpne	r2,r2,zero
    3b2c:	1000121e 	bne	r2,zero,3b78 <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3b30:	00041140 	call	4114 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3b34:	00820234 	movhi	r2,2056
    3b38:	10bdc804 	addi	r2,r2,-2272
    3b3c:	10800317 	ldw	r2,12(r2)
    3b40:	10800317 	ldw	r2,12(r2)
    3b44:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3b48:	e0bffe17 	ldw	r2,-8(fp)
    3b4c:	11000104 	addi	r4,r2,4
    3b50:	00015f80 	call	15f8 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b54:	d0a02417 	ldw	r2,-32624(gp)
    3b58:	10bfffc4 	addi	r2,r2,-1
    3b5c:	d0a02415 	stw	r2,-32624(gp)
					--uxTasksDeleted;
    3b60:	d0a02317 	ldw	r2,-32628(gp)
    3b64:	10bfffc4 	addi	r2,r2,-1
    3b68:	d0a02315 	stw	r2,-32628(gp)
				}
				taskEXIT_CRITICAL();
    3b6c:	00041680 	call	4168 <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b70:	e13ffe17 	ldw	r4,-8(fp)
    3b74:	0003dc00 	call	3dc0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b78:	d0a02317 	ldw	r2,-32628(gp)
    3b7c:	1004c03a 	cmpne	r2,r2,zero
    3b80:	103fe11e 	bne	r2,zero,3b08 <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b84:	e037883a 	mov	sp,fp
    3b88:	dfc00117 	ldw	ra,4(sp)
    3b8c:	df000017 	ldw	fp,0(sp)
    3b90:	dec00204 	addi	sp,sp,8
    3b94:	f800283a 	ret

00003b98 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b98:	defffd04 	addi	sp,sp,-12
    3b9c:	dfc00215 	stw	ra,8(sp)
    3ba0:	df000115 	stw	fp,4(sp)
    3ba4:	df000104 	addi	fp,sp,4
    3ba8:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3bac:	d0e02217 	ldw	r3,-32632(gp)
    3bb0:	e0bfff17 	ldw	r2,-4(fp)
    3bb4:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3bb8:	d0e02517 	ldw	r3,-32620(gp)
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	10c0052e 	bgeu	r2,r3,3bd8 <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bc4:	d1202e17 	ldw	r4,-32584(gp)
    3bc8:	d0a02217 	ldw	r2,-32632(gp)
    3bcc:	11400104 	addi	r5,r2,4
    3bd0:	00015240 	call	1524 <vListInsert>
    3bd4:	00000906 	br	3bfc <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bd8:	d1202d17 	ldw	r4,-32588(gp)
    3bdc:	d0a02217 	ldw	r2,-32632(gp)
    3be0:	11400104 	addi	r5,r2,4
    3be4:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3be8:	d0e00317 	ldw	r3,-32756(gp)
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10c0022e 	bgeu	r2,r3,3bfc <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bf4:	e0bfff17 	ldw	r2,-4(fp)
    3bf8:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bfc:	e037883a 	mov	sp,fp
    3c00:	dfc00117 	ldw	ra,4(sp)
    3c04:	df000017 	ldw	fp,0(sp)
    3c08:	dec00204 	addi	sp,sp,8
    3c0c:	f800283a 	ret

00003c10 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3c10:	defff904 	addi	sp,sp,-28
    3c14:	dfc00615 	stw	ra,24(sp)
    3c18:	df000515 	stw	fp,20(sp)
    3c1c:	df000504 	addi	fp,sp,20
    3c20:	e17ffe15 	stw	r5,-8(fp)
    3c24:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3c28:	e0bffe17 	ldw	r2,-8(fp)
    3c2c:	1004c03a 	cmpne	r2,r2,zero
    3c30:	1000071e 	bne	r2,zero,3c50 <prvAllocateTCBAndStack+0x40>
    3c34:	e0bffd0b 	ldhu	r2,-12(fp)
    3c38:	1085883a 	add	r2,r2,r2
    3c3c:	1085883a 	add	r2,r2,r2
    3c40:	1009883a 	mov	r4,r2
    3c44:	0000fbc0 	call	fbc <pvPortMalloc>
    3c48:	e0bfff15 	stw	r2,-4(fp)
    3c4c:	00000206 	br	3c58 <prvAllocateTCBAndStack+0x48>
    3c50:	e0bffe17 	ldw	r2,-8(fp)
    3c54:	e0bfff15 	stw	r2,-4(fp)
    3c58:	e0bfff17 	ldw	r2,-4(fp)
    3c5c:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3c60:	e0bffb17 	ldw	r2,-20(fp)
    3c64:	1005003a 	cmpeq	r2,r2,zero
    3c68:	10000d1e 	bne	r2,zero,3ca0 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c6c:	01001404 	movi	r4,80
    3c70:	0000fbc0 	call	fbc <pvPortMalloc>
    3c74:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c78:	e0bffc17 	ldw	r2,-16(fp)
    3c7c:	1005003a 	cmpeq	r2,r2,zero
    3c80:	1000041e 	bne	r2,zero,3c94 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c84:	e0fffc17 	ldw	r3,-16(fp)
    3c88:	e0bffb17 	ldw	r2,-20(fp)
    3c8c:	18800c15 	stw	r2,48(r3)
    3c90:	00000406 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c94:	e13ffb17 	ldw	r4,-20(fp)
    3c98:	00011500 	call	1150 <vPortFree>
    3c9c:	00000106 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3ca0:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3ca4:	e0bffc17 	ldw	r2,-16(fp)
    3ca8:	1005003a 	cmpeq	r2,r2,zero
    3cac:	1000081e 	bne	r2,zero,3cd0 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3cb0:	e0bffc17 	ldw	r2,-16(fp)
    3cb4:	11000c17 	ldw	r4,48(r2)
    3cb8:	e0bffd0b 	ldhu	r2,-12(fp)
    3cbc:	1085883a 	add	r2,r2,r2
    3cc0:	1085883a 	add	r2,r2,r2
    3cc4:	100d883a 	mov	r6,r2
    3cc8:	01402944 	movi	r5,165
    3ccc:	00053340 	call	5334 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3cd0:	e0bffc17 	ldw	r2,-16(fp)
}
    3cd4:	e037883a 	mov	sp,fp
    3cd8:	dfc00117 	ldw	ra,4(sp)
    3cdc:	df000017 	ldw	fp,0(sp)
    3ce0:	dec00204 	addi	sp,sp,8
    3ce4:	f800283a 	ret

00003ce8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ce8:	defffd04 	addi	sp,sp,-12
    3cec:	df000215 	stw	fp,8(sp)
    3cf0:	df000204 	addi	fp,sp,8
    3cf4:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cf8:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cfc:	00000606 	br	3d18 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3d00:	e0bfff17 	ldw	r2,-4(fp)
    3d04:	10800044 	addi	r2,r2,1
    3d08:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3d0c:	e0bffe17 	ldw	r2,-8(fp)
    3d10:	10800044 	addi	r2,r2,1
    3d14:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	10800003 	ldbu	r2,0(r2)
    3d20:	10803fcc 	andi	r2,r2,255
    3d24:	10802960 	cmpeqi	r2,r2,165
    3d28:	103ff51e 	bne	r2,zero,3d00 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3d2c:	e0bffe17 	ldw	r2,-8(fp)
    3d30:	1004d0ba 	srli	r2,r2,2
    3d34:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3d38:	e0bffe17 	ldw	r2,-8(fp)
    3d3c:	10bfffcc 	andi	r2,r2,65535
	}
    3d40:	e037883a 	mov	sp,fp
    3d44:	df000017 	ldw	fp,0(sp)
    3d48:	dec00104 	addi	sp,sp,4
    3d4c:	f800283a 	ret

00003d50 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d50:	defff904 	addi	sp,sp,-28
    3d54:	dfc00615 	stw	ra,24(sp)
    3d58:	df000515 	stw	fp,20(sp)
    3d5c:	df000504 	addi	fp,sp,20
    3d60:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d64:	e0bffe17 	ldw	r2,-8(fp)
    3d68:	1004c03a 	cmpne	r2,r2,zero
    3d6c:	1000031e 	bne	r2,zero,3d7c <uxTaskGetStackHighWaterMark+0x2c>
    3d70:	d0a02217 	ldw	r2,-32632(gp)
    3d74:	e0bfff15 	stw	r2,-4(fp)
    3d78:	00000206 	br	3d84 <uxTaskGetStackHighWaterMark+0x34>
    3d7c:	e0bffe17 	ldw	r2,-8(fp)
    3d80:	e0bfff15 	stw	r2,-4(fp)
    3d84:	e0bfff17 	ldw	r2,-4(fp)
    3d88:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d8c:	e0bffd17 	ldw	r2,-12(fp)
    3d90:	10800c17 	ldw	r2,48(r2)
    3d94:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d98:	e13ffc17 	ldw	r4,-16(fp)
    3d9c:	0003ce80 	call	3ce8 <prvTaskCheckFreeStackSpace>
    3da0:	10bfffcc 	andi	r2,r2,65535
    3da4:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3da8:	e0bffb17 	ldw	r2,-20(fp)
	}
    3dac:	e037883a 	mov	sp,fp
    3db0:	dfc00117 	ldw	ra,4(sp)
    3db4:	df000017 	ldw	fp,0(sp)
    3db8:	dec00204 	addi	sp,sp,8
    3dbc:	f800283a 	ret

00003dc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3dc0:	defffd04 	addi	sp,sp,-12
    3dc4:	dfc00215 	stw	ra,8(sp)
    3dc8:	df000115 	stw	fp,4(sp)
    3dcc:	df000104 	addi	fp,sp,4
    3dd0:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3dd4:	e0bfff17 	ldw	r2,-4(fp)
    3dd8:	11000c17 	ldw	r4,48(r2)
    3ddc:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3de0:	e13fff17 	ldw	r4,-4(fp)
    3de4:	00011500 	call	1150 <vPortFree>
	}
    3de8:	e037883a 	mov	sp,fp
    3dec:	dfc00117 	ldw	ra,4(sp)
    3df0:	df000017 	ldw	fp,0(sp)
    3df4:	dec00204 	addi	sp,sp,8
    3df8:	f800283a 	ret

00003dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3dfc:	defffd04 	addi	sp,sp,-12
    3e00:	df000215 	stw	fp,8(sp)
    3e04:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3e08:	d0a02d17 	ldw	r2,-32588(gp)
    3e0c:	10800017 	ldw	r2,0(r2)
    3e10:	1004c03a 	cmpne	r2,r2,zero
    3e14:	1000031e 	bne	r2,zero,3e24 <prvResetNextTaskUnblockTime+0x28>
    3e18:	00800044 	movi	r2,1
    3e1c:	e0bfff05 	stb	r2,-4(fp)
    3e20:	00000106 	br	3e28 <prvResetNextTaskUnblockTime+0x2c>
    3e24:	e03fff05 	stb	zero,-4(fp)
    3e28:	e0bfff03 	ldbu	r2,-4(fp)
    3e2c:	1005003a 	cmpeq	r2,r2,zero
    3e30:	1000031e 	bne	r2,zero,3e40 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3e34:	00bfffc4 	movi	r2,-1
    3e38:	d0a00315 	stw	r2,-32756(gp)
    3e3c:	00000706 	br	3e5c <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3e40:	d0a02d17 	ldw	r2,-32588(gp)
    3e44:	10800317 	ldw	r2,12(r2)
    3e48:	10800317 	ldw	r2,12(r2)
    3e4c:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3e50:	e0bffe17 	ldw	r2,-8(fp)
    3e54:	10800117 	ldw	r2,4(r2)
    3e58:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3e5c:	e037883a 	mov	sp,fp
    3e60:	df000017 	ldw	fp,0(sp)
    3e64:	dec00104 	addi	sp,sp,4
    3e68:	f800283a 	ret

00003e6c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e6c:	defffe04 	addi	sp,sp,-8
    3e70:	df000115 	stw	fp,4(sp)
    3e74:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e78:	d0a02217 	ldw	r2,-32632(gp)
    3e7c:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e80:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e84:	e037883a 	mov	sp,fp
    3e88:	df000017 	ldw	fp,0(sp)
    3e8c:	dec00104 	addi	sp,sp,4
    3e90:	f800283a 	ret

00003e94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e94:	defffe04 	addi	sp,sp,-8
    3e98:	df000115 	stw	fp,4(sp)
    3e9c:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3ea0:	d0a02717 	ldw	r2,-32612(gp)
    3ea4:	1004c03a 	cmpne	r2,r2,zero
    3ea8:	1000031e 	bne	r2,zero,3eb8 <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3eac:	00800044 	movi	r2,1
    3eb0:	e0bfff15 	stw	r2,-4(fp)
    3eb4:	00000706 	br	3ed4 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3eb8:	d0a02c17 	ldw	r2,-32592(gp)
    3ebc:	1004c03a 	cmpne	r2,r2,zero
    3ec0:	1000031e 	bne	r2,zero,3ed0 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3ec4:	00800084 	movi	r2,2
    3ec8:	e0bfff15 	stw	r2,-4(fp)
    3ecc:	00000106 	br	3ed4 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3ed0:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3ed4:	e0bfff17 	ldw	r2,-4(fp)
	}
    3ed8:	e037883a 	mov	sp,fp
    3edc:	df000017 	ldw	fp,0(sp)
    3ee0:	dec00104 	addi	sp,sp,4
    3ee4:	f800283a 	ret

00003ee8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3ee8:	defffb04 	addi	sp,sp,-20
    3eec:	dfc00415 	stw	ra,16(sp)
    3ef0:	df000315 	stw	fp,12(sp)
    3ef4:	df000304 	addi	fp,sp,12
    3ef8:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3efc:	e0bffe17 	ldw	r2,-8(fp)
    3f00:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3f04:	e0bffe17 	ldw	r2,-8(fp)
    3f08:	1005003a 	cmpeq	r2,r2,zero
    3f0c:	10003d1e 	bne	r2,zero,4004 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f10:	e0bffd17 	ldw	r2,-12(fp)
    3f14:	10c00b17 	ldw	r3,44(r2)
    3f18:	d0a02217 	ldw	r2,-32632(gp)
    3f1c:	10800b17 	ldw	r2,44(r2)
    3f20:	1880382e 	bgeu	r3,r2,4004 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3f24:	e0bffd17 	ldw	r2,-12(fp)
    3f28:	10800617 	ldw	r2,24(r2)
    3f2c:	1004803a 	cmplt	r2,r2,zero
    3f30:	1000061e 	bne	r2,zero,3f4c <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3f34:	d0a02217 	ldw	r2,-32632(gp)
    3f38:	10c00b17 	ldw	r3,44(r2)
    3f3c:	00800304 	movi	r2,12
    3f40:	10c7c83a 	sub	r3,r2,r3
    3f44:	e0bffd17 	ldw	r2,-12(fp)
    3f48:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3f4c:	e0bffd17 	ldw	r2,-12(fp)
    3f50:	11000517 	ldw	r4,20(r2)
    3f54:	e0bffd17 	ldw	r2,-12(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10800524 	muli	r2,r2,20
    3f60:	1007883a 	mov	r3,r2
    3f64:	00820234 	movhi	r2,2056
    3f68:	10bd7d04 	addi	r2,r2,-2572
    3f6c:	1885883a 	add	r2,r3,r2
    3f70:	2080031e 	bne	r4,r2,3f80 <vTaskPriorityInherit+0x98>
    3f74:	00800044 	movi	r2,1
    3f78:	e0bfff05 	stb	r2,-4(fp)
    3f7c:	00000106 	br	3f84 <vTaskPriorityInherit+0x9c>
    3f80:	e03fff05 	stb	zero,-4(fp)
    3f84:	e0bfff03 	ldbu	r2,-4(fp)
    3f88:	1005003a 	cmpeq	r2,r2,zero
    3f8c:	1000191e 	bne	r2,zero,3ff4 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f90:	e0bffd17 	ldw	r2,-12(fp)
    3f94:	11000104 	addi	r4,r2,4
    3f98:	00015f80 	call	15f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f9c:	d0a02217 	ldw	r2,-32632(gp)
    3fa0:	10c00b17 	ldw	r3,44(r2)
    3fa4:	e0bffd17 	ldw	r2,-12(fp)
    3fa8:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3fac:	e0bffd17 	ldw	r2,-12(fp)
    3fb0:	10c00b17 	ldw	r3,44(r2)
    3fb4:	d0a02617 	ldw	r2,-32616(gp)
    3fb8:	10c0032e 	bgeu	r2,r3,3fc8 <vTaskPriorityInherit+0xe0>
    3fbc:	e0bffd17 	ldw	r2,-12(fp)
    3fc0:	10800b17 	ldw	r2,44(r2)
    3fc4:	d0a02615 	stw	r2,-32616(gp)
    3fc8:	e0bffd17 	ldw	r2,-12(fp)
    3fcc:	10800b17 	ldw	r2,44(r2)
    3fd0:	10800524 	muli	r2,r2,20
    3fd4:	1007883a 	mov	r3,r2
    3fd8:	00820234 	movhi	r2,2056
    3fdc:	10bd7d04 	addi	r2,r2,-2572
    3fe0:	1889883a 	add	r4,r3,r2
    3fe4:	e0bffd17 	ldw	r2,-12(fp)
    3fe8:	11400104 	addi	r5,r2,4
    3fec:	000149c0 	call	149c <vListInsertEnd>
    3ff0:	00000406 	br	4004 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3ff4:	d0a02217 	ldw	r2,-32632(gp)
    3ff8:	10c00b17 	ldw	r3,44(r2)
    3ffc:	e0bffd17 	ldw	r2,-12(fp)
    4000:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4004:	e037883a 	mov	sp,fp
    4008:	dfc00117 	ldw	ra,4(sp)
    400c:	df000017 	ldw	fp,0(sp)
    4010:	dec00204 	addi	sp,sp,8
    4014:	f800283a 	ret

00004018 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    4018:	defffb04 	addi	sp,sp,-20
    401c:	dfc00415 	stw	ra,16(sp)
    4020:	df000315 	stw	fp,12(sp)
    4024:	df000304 	addi	fp,sp,12
    4028:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    402c:	e0bfff17 	ldw	r2,-4(fp)
    4030:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    4034:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    4038:	e0bfff17 	ldw	r2,-4(fp)
    403c:	1005003a 	cmpeq	r2,r2,zero
    4040:	10002e1e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10801117 	ldw	r2,68(r2)
    404c:	10ffffc4 	addi	r3,r2,-1
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    4058:	e0bffe17 	ldw	r2,-8(fp)
    405c:	10c00b17 	ldw	r3,44(r2)
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	10801017 	ldw	r2,64(r2)
    4068:	18802426 	beq	r3,r2,40fc <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    406c:	e0bffe17 	ldw	r2,-8(fp)
    4070:	10801117 	ldw	r2,68(r2)
    4074:	1004c03a 	cmpne	r2,r2,zero
    4078:	1000201e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	11000104 	addi	r4,r2,4
    4084:	00015f80 	call	15f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4088:	e0bffe17 	ldw	r2,-8(fp)
    408c:	10c01017 	ldw	r3,64(r2)
    4090:	e0bffe17 	ldw	r2,-8(fp)
    4094:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4098:	e0bffe17 	ldw	r2,-8(fp)
    409c:	10c00b17 	ldw	r3,44(r2)
    40a0:	00800304 	movi	r2,12
    40a4:	10c7c83a 	sub	r3,r2,r3
    40a8:	e0bffe17 	ldw	r2,-8(fp)
    40ac:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    40b0:	e0bffe17 	ldw	r2,-8(fp)
    40b4:	10c00b17 	ldw	r3,44(r2)
    40b8:	d0a02617 	ldw	r2,-32616(gp)
    40bc:	10c0032e 	bgeu	r2,r3,40cc <xTaskPriorityDisinherit+0xb4>
    40c0:	e0bffe17 	ldw	r2,-8(fp)
    40c4:	10800b17 	ldw	r2,44(r2)
    40c8:	d0a02615 	stw	r2,-32616(gp)
    40cc:	e0bffe17 	ldw	r2,-8(fp)
    40d0:	10800b17 	ldw	r2,44(r2)
    40d4:	10800524 	muli	r2,r2,20
    40d8:	1007883a 	mov	r3,r2
    40dc:	00820234 	movhi	r2,2056
    40e0:	10bd7d04 	addi	r2,r2,-2572
    40e4:	1889883a 	add	r4,r3,r2
    40e8:	e0bffe17 	ldw	r2,-8(fp)
    40ec:	11400104 	addi	r5,r2,4
    40f0:	000149c0 	call	149c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    40f4:	00800044 	movi	r2,1
    40f8:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    40fc:	e0bffd17 	ldw	r2,-12(fp)
	}
    4100:	e037883a 	mov	sp,fp
    4104:	dfc00117 	ldw	ra,4(sp)
    4108:	df000017 	ldw	fp,0(sp)
    410c:	dec00204 	addi	sp,sp,8
    4110:	f800283a 	ret

00004114 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4114:	defffe04 	addi	sp,sp,-8
    4118:	df000115 	stw	fp,4(sp)
    411c:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4120:	0005303a 	rdctl	r2,status
    4124:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4128:	e0ffff17 	ldw	r3,-4(fp)
    412c:	00bfff84 	movi	r2,-2
    4130:	1884703a 	and	r2,r3,r2
    4134:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    4138:	d0a02717 	ldw	r2,-32612(gp)
    413c:	1005003a 	cmpeq	r2,r2,zero
    4140:	1000051e 	bne	r2,zero,4158 <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    4144:	d0e02217 	ldw	r3,-32632(gp)
    4148:	18800f17 	ldw	r2,60(r3)
    414c:	10800044 	addi	r2,r2,1
    4150:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    4154:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4158:	e037883a 	mov	sp,fp
    415c:	df000017 	ldw	fp,0(sp)
    4160:	dec00104 	addi	sp,sp,4
    4164:	f800283a 	ret

00004168 <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    4168:	defffe04 	addi	sp,sp,-8
    416c:	df000115 	stw	fp,4(sp)
    4170:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4174:	d0a02717 	ldw	r2,-32612(gp)
    4178:	1005003a 	cmpeq	r2,r2,zero
    417c:	1000101e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4180:	d0a02217 	ldw	r2,-32632(gp)
    4184:	10800f17 	ldw	r2,60(r2)
    4188:	1005003a 	cmpeq	r2,r2,zero
    418c:	10000c1e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    4190:	d0e02217 	ldw	r3,-32632(gp)
    4194:	18800f17 	ldw	r2,60(r3)
    4198:	10bfffc4 	addi	r2,r2,-1
    419c:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    41a0:	d0a02217 	ldw	r2,-32632(gp)
    41a4:	10800f17 	ldw	r2,60(r2)
    41a8:	1004c03a 	cmpne	r2,r2,zero
    41ac:	1000041e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
    41b0:	00800044 	movi	r2,1
    41b4:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    41b8:	e0bfff17 	ldw	r2,-4(fp)
    41bc:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41c0:	e037883a 	mov	sp,fp
    41c4:	df000017 	ldw	fp,0(sp)
    41c8:	dec00104 	addi	sp,sp,4
    41cc:	f800283a 	ret

000041d0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    41d0:	defffe04 	addi	sp,sp,-8
    41d4:	df000115 	stw	fp,4(sp)
    41d8:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    41dc:	d0a02217 	ldw	r2,-32632(gp)
    41e0:	10800617 	ldw	r2,24(r2)
    41e4:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    41e8:	d1202217 	ldw	r4,-32632(gp)
    41ec:	d0a02217 	ldw	r2,-32632(gp)
    41f0:	10c00b17 	ldw	r3,44(r2)
    41f4:	00800304 	movi	r2,12
    41f8:	10c5c83a 	sub	r2,r2,r3
    41fc:	20800615 	stw	r2,24(r4)

	return uxReturn;
    4200:	e0bfff17 	ldw	r2,-4(fp)
}
    4204:	e037883a 	mov	sp,fp
    4208:	df000017 	ldw	fp,0(sp)
    420c:	dec00104 	addi	sp,sp,4
    4210:	f800283a 	ret

00004214 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4214:	deffff04 	addi	sp,sp,-4
    4218:	df000015 	stw	fp,0(sp)
    421c:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4220:	d0a02217 	ldw	r2,-32632(gp)
    4224:	1005003a 	cmpeq	r2,r2,zero
    4228:	1000041e 	bne	r2,zero,423c <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    422c:	d0a02217 	ldw	r2,-32632(gp)
    4230:	10c01117 	ldw	r3,68(r2)
    4234:	18c00044 	addi	r3,r3,1
    4238:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    423c:	d0a02217 	ldw	r2,-32632(gp)
	}
    4240:	e037883a 	mov	sp,fp
    4244:	df000017 	ldw	fp,0(sp)
    4248:	dec00104 	addi	sp,sp,4
    424c:	f800283a 	ret

00004250 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    4250:	defffa04 	addi	sp,sp,-24
    4254:	dfc00515 	stw	ra,20(sp)
    4258:	df000415 	stw	fp,16(sp)
    425c:	df000404 	addi	fp,sp,16
    4260:	e13ffe15 	stw	r4,-8(fp)
    4264:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    4268:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    426c:	d0a02217 	ldw	r2,-32632(gp)
    4270:	10801217 	ldw	r2,72(r2)
    4274:	1004c03a 	cmpne	r2,r2,zero
    4278:	1000101e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    427c:	d0e02217 	ldw	r3,-32632(gp)
    4280:	00800044 	movi	r2,1
    4284:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4288:	e0bfff17 	ldw	r2,-4(fp)
    428c:	1005003a 	cmpeq	r2,r2,zero
    4290:	10000a1e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4294:	d0a02217 	ldw	r2,-32632(gp)
    4298:	11000104 	addi	r4,r2,4
    429c:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    42a0:	d0e02517 	ldw	r3,-32620(gp)
    42a4:	e0bfff17 	ldw	r2,-4(fp)
    42a8:	1885883a 	add	r2,r3,r2
    42ac:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    42b0:	e13ffd17 	ldw	r4,-12(fp)
    42b4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    42b8:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    42bc:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    42c0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    42c4:	d0a02217 	ldw	r2,-32632(gp)
    42c8:	10801217 	ldw	r2,72(r2)
    42cc:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    42d0:	e0bffc17 	ldw	r2,-16(fp)
    42d4:	1005003a 	cmpeq	r2,r2,zero
    42d8:	10000a1e 	bne	r2,zero,4304 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    42dc:	e0bffe17 	ldw	r2,-8(fp)
    42e0:	1005003a 	cmpeq	r2,r2,zero
    42e4:	1000031e 	bne	r2,zero,42f4 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    42e8:	d0a02217 	ldw	r2,-32632(gp)
    42ec:	10001215 	stw	zero,72(r2)
    42f0:	00000406 	br	4304 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    42f4:	d0a02217 	ldw	r2,-32632(gp)
    42f8:	10c01217 	ldw	r3,72(r2)
    42fc:	18ffffc4 	addi	r3,r3,-1
    4300:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    430c:	00041680 	call	4168 <vTaskExitCritical>

		return ulReturn;
    4310:	e0bffc17 	ldw	r2,-16(fp)
	}
    4314:	e037883a 	mov	sp,fp
    4318:	dfc00117 	ldw	ra,4(sp)
    431c:	df000017 	ldw	fp,0(sp)
    4320:	dec00204 	addi	sp,sp,8
    4324:	f800283a 	ret

00004328 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4328:	defff804 	addi	sp,sp,-32
    432c:	dfc00715 	stw	ra,28(sp)
    4330:	df000615 	stw	fp,24(sp)
    4334:	df000604 	addi	fp,sp,24
    4338:	e13ffc15 	stw	r4,-16(fp)
    433c:	e17ffd15 	stw	r5,-12(fp)
    4340:	e1bffe15 	stw	r6,-8(fp)
    4344:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    4348:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    434c:	d0a02217 	ldw	r2,-32632(gp)
    4350:	10801317 	ldw	r2,76(r2)
    4354:	108000a0 	cmpeqi	r2,r2,2
    4358:	1000161e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    435c:	d0e02217 	ldw	r3,-32632(gp)
    4360:	19001217 	ldw	r4,72(r3)
    4364:	e0bffc17 	ldw	r2,-16(fp)
    4368:	0084303a 	nor	r2,zero,r2
    436c:	2084703a 	and	r2,r4,r2
    4370:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4374:	d0e02217 	ldw	r3,-32632(gp)
    4378:	00800044 	movi	r2,1
    437c:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4380:	e0bfff17 	ldw	r2,-4(fp)
    4384:	1005003a 	cmpeq	r2,r2,zero
    4388:	10000a1e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    438c:	d0a02217 	ldw	r2,-32632(gp)
    4390:	11000104 	addi	r4,r2,4
    4394:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4398:	d0e02517 	ldw	r3,-32620(gp)
    439c:	e0bfff17 	ldw	r2,-4(fp)
    43a0:	1885883a 	add	r2,r3,r2
    43a4:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    43a8:	e13ffb17 	ldw	r4,-20(fp)
    43ac:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    43b0:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    43b4:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    43b8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    43bc:	e0bffe17 	ldw	r2,-8(fp)
    43c0:	1005003a 	cmpeq	r2,r2,zero
    43c4:	1000041e 	bne	r2,zero,43d8 <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	10c01217 	ldw	r3,72(r2)
    43d0:	e0bffe17 	ldw	r2,-8(fp)
    43d4:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    43d8:	d0a02217 	ldw	r2,-32632(gp)
    43dc:	10801317 	ldw	r2,76(r2)
    43e0:	10800058 	cmpnei	r2,r2,1
    43e4:	1000021e 	bne	r2,zero,43f0 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    43e8:	e03ffa15 	stw	zero,-24(fp)
    43ec:	00000806 	br	4410 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    43f0:	d0e02217 	ldw	r3,-32632(gp)
    43f4:	19001217 	ldw	r4,72(r3)
    43f8:	e0bffd17 	ldw	r2,-12(fp)
    43fc:	0084303a 	nor	r2,zero,r2
    4400:	2084703a 	and	r2,r4,r2
    4404:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    4408:	00800044 	movi	r2,1
    440c:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4410:	d0a02217 	ldw	r2,-32632(gp)
    4414:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4418:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    441c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4420:	e037883a 	mov	sp,fp
    4424:	dfc00117 	ldw	ra,4(sp)
    4428:	df000017 	ldw	fp,0(sp)
    442c:	dec00204 	addi	sp,sp,8
    4430:	f800283a 	ret

00004434 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    4434:	defff704 	addi	sp,sp,-36
    4438:	dfc00815 	stw	ra,32(sp)
    443c:	df000715 	stw	fp,28(sp)
    4440:	df000704 	addi	fp,sp,28
    4444:	e13ffc15 	stw	r4,-16(fp)
    4448:	e17ffd15 	stw	r5,-12(fp)
    444c:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4450:	00800044 	movi	r2,1
    4454:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    4458:	e0bffc17 	ldw	r2,-16(fp)
    445c:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    4460:	00041140 	call	4114 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	10801317 	ldw	r2,76(r2)
    446c:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    4470:	e0fffb17 	ldw	r3,-20(fp)
    4474:	00800084 	movi	r2,2
    4478:	18801315 	stw	r2,76(r3)

			switch( eAction )
    447c:	e0bffe17 	ldw	r2,-8(fp)
    4480:	e0bfff15 	stw	r2,-4(fp)
    4484:	e0ffff17 	ldw	r3,-4(fp)
    4488:	188000a0 	cmpeqi	r2,r3,2
    448c:	1000151e 	bne	r2,zero,44e4 <xTaskNotify+0xb0>
    4490:	e0ffff17 	ldw	r3,-4(fp)
    4494:	188000e8 	cmpgeui	r2,r3,3
    4498:	1000041e 	bne	r2,zero,44ac <xTaskNotify+0x78>
    449c:	e0ffff17 	ldw	r3,-4(fp)
    44a0:	18800060 	cmpeqi	r2,r3,1
    44a4:	1000081e 	bne	r2,zero,44c8 <xTaskNotify+0x94>
    44a8:	00002006 	br	452c <xTaskNotify+0xf8>
    44ac:	e0ffff17 	ldw	r3,-4(fp)
    44b0:	188000e0 	cmpeqi	r2,r3,3
    44b4:	1000111e 	bne	r2,zero,44fc <xTaskNotify+0xc8>
    44b8:	e0ffff17 	ldw	r3,-4(fp)
    44bc:	18800120 	cmpeqi	r2,r3,4
    44c0:	1000121e 	bne	r2,zero,450c <xTaskNotify+0xd8>
    44c4:	00001906 	br	452c <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10c01217 	ldw	r3,72(r2)
    44d0:	e0bffd17 	ldw	r2,-12(fp)
    44d4:	1886b03a 	or	r3,r3,r2
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	10c01215 	stw	r3,72(r2)
					break;
    44e0:	00001206 	br	452c <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    44e4:	e0bffb17 	ldw	r2,-20(fp)
    44e8:	10801217 	ldw	r2,72(r2)
    44ec:	10c00044 	addi	r3,r2,1
    44f0:	e0bffb17 	ldw	r2,-20(fp)
    44f4:	10c01215 	stw	r3,72(r2)
					break;
    44f8:	00000c06 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    44fc:	e0fffb17 	ldw	r3,-20(fp)
    4500:	e0bffd17 	ldw	r2,-12(fp)
    4504:	18801215 	stw	r2,72(r3)
					break;
    4508:	00000806 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    450c:	e0bffa17 	ldw	r2,-24(fp)
    4510:	108000a0 	cmpeqi	r2,r2,2
    4514:	1000041e 	bne	r2,zero,4528 <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4518:	e0fffb17 	ldw	r3,-20(fp)
    451c:	e0bffd17 	ldw	r2,-12(fp)
    4520:	18801215 	stw	r2,72(r3)
    4524:	00000106 	br	452c <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4528:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    452c:	e0bffa17 	ldw	r2,-24(fp)
    4530:	10800058 	cmpnei	r2,r2,1
    4534:	10001a1e 	bne	r2,zero,45a0 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4538:	e0bffb17 	ldw	r2,-20(fp)
    453c:	11000104 	addi	r4,r2,4
    4540:	00015f80 	call	15f8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    4544:	e0bffb17 	ldw	r2,-20(fp)
    4548:	10c00b17 	ldw	r3,44(r2)
    454c:	d0a02617 	ldw	r2,-32616(gp)
    4550:	10c0032e 	bgeu	r2,r3,4560 <xTaskNotify+0x12c>
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	10800b17 	ldw	r2,44(r2)
    455c:	d0a02615 	stw	r2,-32616(gp)
    4560:	e0bffb17 	ldw	r2,-20(fp)
    4564:	10800b17 	ldw	r2,44(r2)
    4568:	10800524 	muli	r2,r2,20
    456c:	1007883a 	mov	r3,r2
    4570:	00820234 	movhi	r2,2056
    4574:	10bd7d04 	addi	r2,r2,-2572
    4578:	1889883a 	add	r4,r3,r2
    457c:	e0bffb17 	ldw	r2,-20(fp)
    4580:	11400104 	addi	r5,r2,4
    4584:	000149c0 	call	149c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4588:	e0bffb17 	ldw	r2,-20(fp)
    458c:	10c00b17 	ldw	r3,44(r2)
    4590:	d0a02217 	ldw	r2,-32632(gp)
    4594:	10800b17 	ldw	r2,44(r2)
    4598:	10c0012e 	bgeu	r2,r3,45a0 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    459c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    45a0:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    45a4:	e0bff917 	ldw	r2,-28(fp)
	}
    45a8:	e037883a 	mov	sp,fp
    45ac:	dfc00117 	ldw	ra,4(sp)
    45b0:	df000017 	ldw	fp,0(sp)
    45b4:	dec00204 	addi	sp,sp,8
    45b8:	f800283a 	ret

000045bc <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    45bc:	defff504 	addi	sp,sp,-44
    45c0:	dfc00a15 	stw	ra,40(sp)
    45c4:	df000915 	stw	fp,36(sp)
    45c8:	df000904 	addi	fp,sp,36
    45cc:	e13ffb15 	stw	r4,-20(fp)
    45d0:	e17ffc15 	stw	r5,-16(fp)
    45d4:	e1bffd15 	stw	r6,-12(fp)
    45d8:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    45dc:	00800044 	movi	r2,1
    45e0:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    45e4:	e0bffb17 	ldw	r2,-20(fp)
    45e8:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    45ec:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    45f0:	e0bffa17 	ldw	r2,-24(fp)
    45f4:	10801317 	ldw	r2,76(r2)
    45f8:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    45fc:	e0fffa17 	ldw	r3,-24(fp)
    4600:	00800084 	movi	r2,2
    4604:	18801315 	stw	r2,76(r3)

			switch( eAction )
    4608:	e0bffd17 	ldw	r2,-12(fp)
    460c:	e0bfff15 	stw	r2,-4(fp)
    4610:	e0ffff17 	ldw	r3,-4(fp)
    4614:	188000a0 	cmpeqi	r2,r3,2
    4618:	1000151e 	bne	r2,zero,4670 <xTaskNotifyFromISR+0xb4>
    461c:	e0ffff17 	ldw	r3,-4(fp)
    4620:	188000e8 	cmpgeui	r2,r3,3
    4624:	1000041e 	bne	r2,zero,4638 <xTaskNotifyFromISR+0x7c>
    4628:	e0ffff17 	ldw	r3,-4(fp)
    462c:	18800060 	cmpeqi	r2,r3,1
    4630:	1000081e 	bne	r2,zero,4654 <xTaskNotifyFromISR+0x98>
    4634:	00002006 	br	46b8 <xTaskNotifyFromISR+0xfc>
    4638:	e0ffff17 	ldw	r3,-4(fp)
    463c:	188000e0 	cmpeqi	r2,r3,3
    4640:	1000111e 	bne	r2,zero,4688 <xTaskNotifyFromISR+0xcc>
    4644:	e0ffff17 	ldw	r3,-4(fp)
    4648:	18800120 	cmpeqi	r2,r3,4
    464c:	1000121e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0xdc>
    4650:	00001906 	br	46b8 <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4654:	e0bffa17 	ldw	r2,-24(fp)
    4658:	10c01217 	ldw	r3,72(r2)
    465c:	e0bffc17 	ldw	r2,-16(fp)
    4660:	1886b03a 	or	r3,r3,r2
    4664:	e0bffa17 	ldw	r2,-24(fp)
    4668:	10c01215 	stw	r3,72(r2)
					break;
    466c:	00001206 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    4670:	e0bffa17 	ldw	r2,-24(fp)
    4674:	10801217 	ldw	r2,72(r2)
    4678:	10c00044 	addi	r3,r2,1
    467c:	e0bffa17 	ldw	r2,-24(fp)
    4680:	10c01215 	stw	r3,72(r2)
					break;
    4684:	00000c06 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4688:	e0fffa17 	ldw	r3,-24(fp)
    468c:	e0bffc17 	ldw	r2,-16(fp)
    4690:	18801215 	stw	r2,72(r3)
					break;
    4694:	00000806 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	108000a0 	cmpeqi	r2,r2,2
    46a0:	1000041e 	bne	r2,zero,46b4 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    46a4:	e0fffa17 	ldw	r3,-24(fp)
    46a8:	e0bffc17 	ldw	r2,-16(fp)
    46ac:	18801215 	stw	r2,72(r3)
    46b0:	00000106 	br	46b8 <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    46b4:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    46b8:	e0bff917 	ldw	r2,-28(fp)
    46bc:	10800058 	cmpnei	r2,r2,1
    46c0:	1000281e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    46c4:	d0a02c17 	ldw	r2,-32592(gp)
    46c8:	1004c03a 	cmpne	r2,r2,zero
    46cc:	1000151e 	bne	r2,zero,4724 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    46d0:	e0bffa17 	ldw	r2,-24(fp)
    46d4:	11000104 	addi	r4,r2,4
    46d8:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    46dc:	e0bffa17 	ldw	r2,-24(fp)
    46e0:	10c00b17 	ldw	r3,44(r2)
    46e4:	d0a02617 	ldw	r2,-32616(gp)
    46e8:	10c0032e 	bgeu	r2,r3,46f8 <xTaskNotifyFromISR+0x13c>
    46ec:	e0bffa17 	ldw	r2,-24(fp)
    46f0:	10800b17 	ldw	r2,44(r2)
    46f4:	d0a02615 	stw	r2,-32616(gp)
    46f8:	e0bffa17 	ldw	r2,-24(fp)
    46fc:	10800b17 	ldw	r2,44(r2)
    4700:	10800524 	muli	r2,r2,20
    4704:	1007883a 	mov	r3,r2
    4708:	00820234 	movhi	r2,2056
    470c:	10bd7d04 	addi	r2,r2,-2572
    4710:	1889883a 	add	r4,r3,r2
    4714:	e0bffa17 	ldw	r2,-24(fp)
    4718:	11400104 	addi	r5,r2,4
    471c:	000149c0 	call	149c <vListInsertEnd>
    4720:	00000506 	br	4738 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4724:	e0bffa17 	ldw	r2,-24(fp)
    4728:	11400604 	addi	r5,r2,24
    472c:	01020234 	movhi	r4,2056
    4730:	213dc304 	addi	r4,r4,-2292
    4734:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4738:	e0bffa17 	ldw	r2,-24(fp)
    473c:	10c00b17 	ldw	r3,44(r2)
    4740:	d0a02217 	ldw	r2,-32632(gp)
    4744:	10800b17 	ldw	r2,44(r2)
    4748:	10c0062e 	bgeu	r2,r3,4764 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    474c:	e0bffe17 	ldw	r2,-8(fp)
    4750:	1005003a 	cmpeq	r2,r2,zero
    4754:	1000031e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4758:	e0fffe17 	ldw	r3,-8(fp)
    475c:	00800044 	movi	r2,1
    4760:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4764:	e0bff817 	ldw	r2,-32(fp)
	}
    4768:	e037883a 	mov	sp,fp
    476c:	dfc00117 	ldw	ra,4(sp)
    4770:	df000017 	ldw	fp,0(sp)
    4774:	dec00204 	addi	sp,sp,8
    4778:	f800283a 	ret

0000477c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    477c:	defff904 	addi	sp,sp,-28
    4780:	dfc00615 	stw	ra,24(sp)
    4784:	df000515 	stw	fp,20(sp)
    4788:	df000504 	addi	fp,sp,20
    478c:	e13ffe15 	stw	r4,-8(fp)
    4790:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4794:	e0bffe17 	ldw	r2,-8(fp)
    4798:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    479c:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    47a0:	e0bffd17 	ldw	r2,-12(fp)
    47a4:	10801317 	ldw	r2,76(r2)
    47a8:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    47ac:	e0fffd17 	ldw	r3,-12(fp)
    47b0:	00800084 	movi	r2,2
    47b4:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    47b8:	e0bffd17 	ldw	r2,-12(fp)
    47bc:	10801217 	ldw	r2,72(r2)
    47c0:	10c00044 	addi	r3,r2,1
    47c4:	e0bffd17 	ldw	r2,-12(fp)
    47c8:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    47cc:	e0bffc17 	ldw	r2,-16(fp)
    47d0:	10800058 	cmpnei	r2,r2,1
    47d4:	1000281e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    47d8:	d0a02c17 	ldw	r2,-32592(gp)
    47dc:	1004c03a 	cmpne	r2,r2,zero
    47e0:	1000151e 	bne	r2,zero,4838 <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    47e4:	e0bffd17 	ldw	r2,-12(fp)
    47e8:	11000104 	addi	r4,r2,4
    47ec:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    47f0:	e0bffd17 	ldw	r2,-12(fp)
    47f4:	10c00b17 	ldw	r3,44(r2)
    47f8:	d0a02617 	ldw	r2,-32616(gp)
    47fc:	10c0032e 	bgeu	r2,r3,480c <vTaskNotifyGiveFromISR+0x90>
    4800:	e0bffd17 	ldw	r2,-12(fp)
    4804:	10800b17 	ldw	r2,44(r2)
    4808:	d0a02615 	stw	r2,-32616(gp)
    480c:	e0bffd17 	ldw	r2,-12(fp)
    4810:	10800b17 	ldw	r2,44(r2)
    4814:	10800524 	muli	r2,r2,20
    4818:	1007883a 	mov	r3,r2
    481c:	00820234 	movhi	r2,2056
    4820:	10bd7d04 	addi	r2,r2,-2572
    4824:	1889883a 	add	r4,r3,r2
    4828:	e0bffd17 	ldw	r2,-12(fp)
    482c:	11400104 	addi	r5,r2,4
    4830:	000149c0 	call	149c <vListInsertEnd>
    4834:	00000506 	br	484c <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4838:	e0bffd17 	ldw	r2,-12(fp)
    483c:	11400604 	addi	r5,r2,24
    4840:	01020234 	movhi	r4,2056
    4844:	213dc304 	addi	r4,r4,-2292
    4848:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    484c:	e0bffd17 	ldw	r2,-12(fp)
    4850:	10c00b17 	ldw	r3,44(r2)
    4854:	d0a02217 	ldw	r2,-32632(gp)
    4858:	10800b17 	ldw	r2,44(r2)
    485c:	10c0062e 	bgeu	r2,r3,4878 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4860:	e0bfff17 	ldw	r2,-4(fp)
    4864:	1005003a 	cmpeq	r2,r2,zero
    4868:	1000031e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    486c:	e0ffff17 	ldw	r3,-4(fp)
    4870:	00800044 	movi	r2,1
    4874:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    4878:	e037883a 	mov	sp,fp
    487c:	dfc00117 	ldw	ra,4(sp)
    4880:	df000017 	ldw	fp,0(sp)
    4884:	dec00204 	addi	sp,sp,8
    4888:	f800283a 	ret

0000488c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    488c:	defff904 	addi	sp,sp,-28
    4890:	dfc00615 	stw	ra,24(sp)
    4894:	df000515 	stw	fp,20(sp)
    4898:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    489c:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    48a0:	00050440 	call	5044 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    48a4:	d0a02f17 	ldw	r2,-32580(gp)
    48a8:	1005003a 	cmpeq	r2,r2,zero
    48ac:	10000d1e 	bne	r2,zero,48e4 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    48b0:	008000c4 	movi	r2,3
    48b4:	d8800015 	stw	r2,0(sp)
    48b8:	d8000115 	stw	zero,4(sp)
    48bc:	d8000215 	stw	zero,8(sp)
    48c0:	d8000315 	stw	zero,12(sp)
    48c4:	01000034 	movhi	r4,0
    48c8:	2112d404 	addi	r4,r4,19280
    48cc:	01420034 	movhi	r5,2048
    48d0:	29401404 	addi	r5,r5,80
    48d4:	01820004 	movi	r6,2048
    48d8:	000f883a 	mov	r7,zero
    48dc:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    48e0:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    48e4:	e0bfff17 	ldw	r2,-4(fp)
}
    48e8:	e037883a 	mov	sp,fp
    48ec:	dfc00117 	ldw	ra,4(sp)
    48f0:	df000017 	ldw	fp,0(sp)
    48f4:	dec00204 	addi	sp,sp,8
    48f8:	f800283a 	ret

000048fc <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    48fc:	defff904 	addi	sp,sp,-28
    4900:	dfc00615 	stw	ra,24(sp)
    4904:	df000515 	stw	fp,20(sp)
    4908:	df000504 	addi	fp,sp,20
    490c:	e13ffc15 	stw	r4,-16(fp)
    4910:	e17ffd15 	stw	r5,-12(fp)
    4914:	e1bffe15 	stw	r6,-8(fp)
    4918:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    491c:	e0bffd17 	ldw	r2,-12(fp)
    4920:	1004c03a 	cmpne	r2,r2,zero
    4924:	1000021e 	bne	r2,zero,4930 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    4928:	e03ffb15 	stw	zero,-20(fp)
    492c:	00001906 	br	4994 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4930:	01000a04 	movi	r4,40
    4934:	0000fbc0 	call	fbc <pvPortMalloc>
    4938:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    493c:	e0bffb17 	ldw	r2,-20(fp)
    4940:	1005003a 	cmpeq	r2,r2,zero
    4944:	1000131e 	bne	r2,zero,4994 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4948:	00050440 	call	5044 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    494c:	e0fffb17 	ldw	r3,-20(fp)
    4950:	e0bffc17 	ldw	r2,-16(fp)
    4954:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4958:	e0fffb17 	ldw	r3,-20(fp)
    495c:	e0bffd17 	ldw	r2,-12(fp)
    4960:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4964:	e0fffb17 	ldw	r3,-20(fp)
    4968:	e0bffe17 	ldw	r2,-8(fp)
    496c:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4970:	e0fffb17 	ldw	r3,-20(fp)
    4974:	e0bfff17 	ldw	r2,-4(fp)
    4978:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    497c:	e0fffb17 	ldw	r3,-20(fp)
    4980:	e0800217 	ldw	r2,8(fp)
    4984:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4988:	e0bffb17 	ldw	r2,-20(fp)
    498c:	11000104 	addi	r4,r2,4
    4990:	00014740 	call	1474 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4994:	e0bffb17 	ldw	r2,-20(fp)
}
    4998:	e037883a 	mov	sp,fp
    499c:	dfc00117 	ldw	ra,4(sp)
    49a0:	df000017 	ldw	fp,0(sp)
    49a4:	dec00204 	addi	sp,sp,8
    49a8:	f800283a 	ret

000049ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    49ac:	defff604 	addi	sp,sp,-40
    49b0:	dfc00915 	stw	ra,36(sp)
    49b4:	df000815 	stw	fp,32(sp)
    49b8:	df000804 	addi	fp,sp,32
    49bc:	e13ffc15 	stw	r4,-16(fp)
    49c0:	e17ffd15 	stw	r5,-12(fp)
    49c4:	e1bffe15 	stw	r6,-8(fp)
    49c8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    49cc:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    49d0:	d0a02f17 	ldw	r2,-32580(gp)
    49d4:	1005003a 	cmpeq	r2,r2,zero
    49d8:	1000201e 	bne	r2,zero,4a5c <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    49dc:	e0bffd17 	ldw	r2,-12(fp)
    49e0:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    49e4:	e0bffe17 	ldw	r2,-8(fp)
    49e8:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    49ec:	e0bffc17 	ldw	r2,-16(fp)
    49f0:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    49f4:	e0bffd17 	ldw	r2,-12(fp)
    49f8:	10800188 	cmpgei	r2,r2,6
    49fc:	1000111e 	bne	r2,zero,4a44 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4a00:	0003e940 	call	3e94 <xTaskGetSchedulerState>
    4a04:	10800098 	cmpnei	r2,r2,2
    4a08:	1000071e 	bne	r2,zero,4a28 <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a0c:	d1202f17 	ldw	r4,-32580(gp)
    4a10:	e17ff904 	addi	r5,fp,-28
    4a14:	e1800217 	ldw	r6,8(fp)
    4a18:	000f883a 	mov	r7,zero
    4a1c:	0001f100 	call	1f10 <xQueueGenericSend>
    4a20:	e0bff815 	stw	r2,-32(fp)
    4a24:	00000d06 	br	4a5c <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a28:	d1202f17 	ldw	r4,-32580(gp)
    4a2c:	e17ff904 	addi	r5,fp,-28
    4a30:	000d883a 	mov	r6,zero
    4a34:	000f883a 	mov	r7,zero
    4a38:	0001f100 	call	1f10 <xQueueGenericSend>
    4a3c:	e0bff815 	stw	r2,-32(fp)
    4a40:	00000606 	br	4a5c <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4a44:	d1202f17 	ldw	r4,-32580(gp)
    4a48:	e17ff904 	addi	r5,fp,-28
    4a4c:	e1bfff17 	ldw	r6,-4(fp)
    4a50:	000f883a 	mov	r7,zero
    4a54:	00020c00 	call	20c0 <xQueueGenericSendFromISR>
    4a58:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4a5c:	e0bff817 	ldw	r2,-32(fp)
}
    4a60:	e037883a 	mov	sp,fp
    4a64:	dfc00117 	ldw	ra,4(sp)
    4a68:	df000017 	ldw	fp,0(sp)
    4a6c:	dec00204 	addi	sp,sp,8
    4a70:	f800283a 	ret

00004a74 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4a74:	defffd04 	addi	sp,sp,-12
    4a78:	df000215 	stw	fp,8(sp)
    4a7c:	df000204 	addi	fp,sp,8
    4a80:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a84:	e0bfff17 	ldw	r2,-4(fp)
    4a88:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a8c:	e0bffe17 	ldw	r2,-8(fp)
    4a90:	10800017 	ldw	r2,0(r2)
}
    4a94:	e037883a 	mov	sp,fp
    4a98:	df000017 	ldw	fp,0(sp)
    4a9c:	dec00104 	addi	sp,sp,4
    4aa0:	f800283a 	ret

00004aa4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4aa4:	defff904 	addi	sp,sp,-28
    4aa8:	dfc00615 	stw	ra,24(sp)
    4aac:	df000515 	stw	fp,20(sp)
    4ab0:	df000504 	addi	fp,sp,20
    4ab4:	e13ffe15 	stw	r4,-8(fp)
    4ab8:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4abc:	d0a03117 	ldw	r2,-32572(gp)
    4ac0:	10800317 	ldw	r2,12(r2)
    4ac4:	10800317 	ldw	r2,12(r2)
    4ac8:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4acc:	e0bffc17 	ldw	r2,-16(fp)
    4ad0:	11000104 	addi	r4,r2,4
    4ad4:	00015f80 	call	15f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4ad8:	e0bffc17 	ldw	r2,-16(fp)
    4adc:	10800717 	ldw	r2,28(r2)
    4ae0:	10800058 	cmpnei	r2,r2,1
    4ae4:	1000111e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4ae8:	e0bffc17 	ldw	r2,-16(fp)
    4aec:	10c00617 	ldw	r3,24(r2)
    4af0:	e0bffe17 	ldw	r2,-8(fp)
    4af4:	188b883a 	add	r5,r3,r2
    4af8:	e13ffc17 	ldw	r4,-16(fp)
    4afc:	e1bfff17 	ldw	r6,-4(fp)
    4b00:	e1fffe17 	ldw	r7,-8(fp)
    4b04:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4b08:	10800058 	cmpnei	r2,r2,1
    4b0c:	1000071e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b10:	d8000015 	stw	zero,0(sp)
    4b14:	e13ffc17 	ldw	r4,-16(fp)
    4b18:	000b883a 	mov	r5,zero
    4b1c:	e1bffe17 	ldw	r6,-8(fp)
    4b20:	000f883a 	mov	r7,zero
    4b24:	00049ac0 	call	49ac <xTimerGenericCommand>
    4b28:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4b2c:	e0bffc17 	ldw	r2,-16(fp)
    4b30:	10800917 	ldw	r2,36(r2)
    4b34:	e13ffc17 	ldw	r4,-16(fp)
    4b38:	103ee83a 	callr	r2
}
    4b3c:	e037883a 	mov	sp,fp
    4b40:	dfc00117 	ldw	ra,4(sp)
    4b44:	df000017 	ldw	fp,0(sp)
    4b48:	dec00204 	addi	sp,sp,8
    4b4c:	f800283a 	ret

00004b50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4b50:	defffb04 	addi	sp,sp,-20
    4b54:	dfc00415 	stw	ra,16(sp)
    4b58:	df000315 	stw	fp,12(sp)
    4b5c:	df000304 	addi	fp,sp,12
    4b60:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4b64:	e13ffe04 	addi	r4,fp,-8
    4b68:	0004c240 	call	4c24 <prvGetNextExpireTime>
    4b6c:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b70:	e17ffe17 	ldw	r5,-8(fp)
    4b74:	e13ffd17 	ldw	r4,-12(fp)
    4b78:	0004b840 	call	4b84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b7c:	0004db40 	call	4db4 <prvProcessReceivedCommands>
	}
    4b80:	003ff806 	br	4b64 <prvTimerTask+0x14>

00004b84 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b84:	defffa04 	addi	sp,sp,-24
    4b88:	dfc00515 	stw	ra,20(sp)
    4b8c:	df000415 	stw	fp,16(sp)
    4b90:	df000404 	addi	fp,sp,16
    4b94:	e13ffe15 	stw	r4,-8(fp)
    4b98:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b9c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4ba0:	e13ffd04 	addi	r4,fp,-12
    4ba4:	0004c840 	call	4c84 <prvSampleTimeNow>
    4ba8:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4bac:	e0bffd17 	ldw	r2,-12(fp)
    4bb0:	1004c03a 	cmpne	r2,r2,zero
    4bb4:	1000151e 	bne	r2,zero,4c0c <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bb8:	e0bfff17 	ldw	r2,-4(fp)
    4bbc:	1004c03a 	cmpne	r2,r2,zero
    4bc0:	1000081e 	bne	r2,zero,4be4 <prvProcessTimerOrBlockTask+0x60>
    4bc4:	e0fffe17 	ldw	r3,-8(fp)
    4bc8:	e0bffc17 	ldw	r2,-16(fp)
    4bcc:	10c00536 	bltu	r2,r3,4be4 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    4bd0:	00030180 	call	3018 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4bd4:	e13ffe17 	ldw	r4,-8(fp)
    4bd8:	e17ffc17 	ldw	r5,-16(fp)
    4bdc:	0004aa40 	call	4aa4 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4be0:	00000b06 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4be4:	d1202f17 	ldw	r4,-32580(gp)
    4be8:	e0fffe17 	ldw	r3,-8(fp)
    4bec:	e0bffc17 	ldw	r2,-16(fp)
    4bf0:	188bc83a 	sub	r5,r3,r2
    4bf4:	0002b640 	call	2b64 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4bf8:	00030180 	call	3018 <xTaskResumeAll>
    4bfc:	1004c03a 	cmpne	r2,r2,zero
    4c00:	1000031e 	bne	r2,zero,4c10 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4c04:	003b683a 	trap	0
    4c08:	00000106 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c0c:	00030180 	call	3018 <xTaskResumeAll>
		}
	}
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	dfc00117 	ldw	ra,4(sp)
    4c18:	df000017 	ldw	fp,0(sp)
    4c1c:	dec00204 	addi	sp,sp,8
    4c20:	f800283a 	ret

00004c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4c24:	defffd04 	addi	sp,sp,-12
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4c34:	d0a03117 	ldw	r2,-32572(gp)
    4c38:	10800017 	ldw	r2,0(r2)
    4c3c:	1007003a 	cmpeq	r3,r2,zero
    4c40:	e0bfff17 	ldw	r2,-4(fp)
    4c44:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4c48:	e0bfff17 	ldw	r2,-4(fp)
    4c4c:	10800017 	ldw	r2,0(r2)
    4c50:	1004c03a 	cmpne	r2,r2,zero
    4c54:	1000051e 	bne	r2,zero,4c6c <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4c58:	d0a03117 	ldw	r2,-32572(gp)
    4c5c:	10800317 	ldw	r2,12(r2)
    4c60:	10800017 	ldw	r2,0(r2)
    4c64:	e0bffe15 	stw	r2,-8(fp)
    4c68:	00000106 	br	4c70 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c6c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c70:	e0bffe17 	ldw	r2,-8(fp)
}
    4c74:	e037883a 	mov	sp,fp
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00104 	addi	sp,sp,4
    4c80:	f800283a 	ret

00004c84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c84:	defffc04 	addi	sp,sp,-16
    4c88:	dfc00315 	stw	ra,12(sp)
    4c8c:	df000215 	stw	fp,8(sp)
    4c90:	df000204 	addi	fp,sp,8
    4c94:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c98:	00031680 	call	3168 <xTaskGetTickCount>
    4c9c:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4ca0:	d0e03017 	ldw	r3,-32576(gp)
    4ca4:	e0bffe17 	ldw	r2,-8(fp)
    4ca8:	10c0052e 	bgeu	r2,r3,4cc0 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4cac:	0004f400 	call	4f40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4cb0:	e0ffff17 	ldw	r3,-4(fp)
    4cb4:	00800044 	movi	r2,1
    4cb8:	18800015 	stw	r2,0(r3)
    4cbc:	00000206 	br	4cc8 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4cc0:	e0bfff17 	ldw	r2,-4(fp)
    4cc4:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4cc8:	e0bffe17 	ldw	r2,-8(fp)
    4ccc:	d0a03015 	stw	r2,-32576(gp)

	return xTimeNow;
    4cd0:	e0bffe17 	ldw	r2,-8(fp)
}
    4cd4:	e037883a 	mov	sp,fp
    4cd8:	dfc00117 	ldw	ra,4(sp)
    4cdc:	df000017 	ldw	fp,0(sp)
    4ce0:	dec00204 	addi	sp,sp,8
    4ce4:	f800283a 	ret

00004ce8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4ce8:	defff904 	addi	sp,sp,-28
    4cec:	dfc00615 	stw	ra,24(sp)
    4cf0:	df000515 	stw	fp,20(sp)
    4cf4:	df000504 	addi	fp,sp,20
    4cf8:	e13ffc15 	stw	r4,-16(fp)
    4cfc:	e17ffd15 	stw	r5,-12(fp)
    4d00:	e1bffe15 	stw	r6,-8(fp)
    4d04:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4d08:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d0c:	e0fffc17 	ldw	r3,-16(fp)
    4d10:	e0bffd17 	ldw	r2,-12(fp)
    4d14:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4d18:	e0fffc17 	ldw	r3,-16(fp)
    4d1c:	e0bffc17 	ldw	r2,-16(fp)
    4d20:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4d24:	e0fffd17 	ldw	r3,-12(fp)
    4d28:	e0bffe17 	ldw	r2,-8(fp)
    4d2c:	10c00e36 	bltu	r2,r3,4d68 <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4d30:	e0fffe17 	ldw	r3,-8(fp)
    4d34:	e0bfff17 	ldw	r2,-4(fp)
    4d38:	1887c83a 	sub	r3,r3,r2
    4d3c:	e0bffc17 	ldw	r2,-16(fp)
    4d40:	10800617 	ldw	r2,24(r2)
    4d44:	18800336 	bltu	r3,r2,4d54 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4d48:	00800044 	movi	r2,1
    4d4c:	e0bffb15 	stw	r2,-20(fp)
    4d50:	00001206 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4d54:	d1203217 	ldw	r4,-32568(gp)
    4d58:	e0bffc17 	ldw	r2,-16(fp)
    4d5c:	11400104 	addi	r5,r2,4
    4d60:	00015240 	call	1524 <vListInsert>
    4d64:	00000d06 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d68:	e0fffe17 	ldw	r3,-8(fp)
    4d6c:	e0bfff17 	ldw	r2,-4(fp)
    4d70:	1880062e 	bgeu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
    4d74:	e0fffd17 	ldw	r3,-12(fp)
    4d78:	e0bfff17 	ldw	r2,-4(fp)
    4d7c:	18800336 	bltu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d80:	00800044 	movi	r2,1
    4d84:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d88:	00000406 	br	4d9c <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d8c:	d1203117 	ldw	r4,-32572(gp)
    4d90:	e0bffc17 	ldw	r2,-16(fp)
    4d94:	11400104 	addi	r5,r2,4
    4d98:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d9c:	e0bffb17 	ldw	r2,-20(fp)
}
    4da0:	e037883a 	mov	sp,fp
    4da4:	dfc00117 	ldw	ra,4(sp)
    4da8:	df000017 	ldw	fp,0(sp)
    4dac:	dec00204 	addi	sp,sp,8
    4db0:	f800283a 	ret

00004db4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4db4:	defff504 	addi	sp,sp,-44
    4db8:	dfc00a15 	stw	ra,40(sp)
    4dbc:	df000915 	stw	fp,36(sp)
    4dc0:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4dc4:	00005206 	br	4f10 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4dc8:	e0bffb17 	ldw	r2,-20(fp)
    4dcc:	1004803a 	cmplt	r2,r2,zero
    4dd0:	10004f1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4dd4:	e0bffd17 	ldw	r2,-12(fp)
    4dd8:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4ddc:	e0bffa17 	ldw	r2,-24(fp)
    4de0:	10800517 	ldw	r2,20(r2)
    4de4:	1005003a 	cmpeq	r2,r2,zero
    4de8:	1000031e 	bne	r2,zero,4df8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4dec:	e0bffa17 	ldw	r2,-24(fp)
    4df0:	11000104 	addi	r4,r2,4
    4df4:	00015f80 	call	15f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4df8:	e13ffe04 	addi	r4,fp,-8
    4dfc:	0004c840 	call	4c84 <prvSampleTimeNow>
    4e00:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    4e04:	e0bffb17 	ldw	r2,-20(fp)
    4e08:	e0bfff15 	stw	r2,-4(fp)
    4e0c:	e0ffff17 	ldw	r3,-4(fp)
    4e10:	188002a8 	cmpgeui	r2,r3,10
    4e14:	10003e1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
    4e18:	e13fff17 	ldw	r4,-4(fp)
    4e1c:	e13fff17 	ldw	r4,-4(fp)
    4e20:	2105883a 	add	r2,r4,r4
    4e24:	1087883a 	add	r3,r2,r2
    4e28:	00800034 	movhi	r2,0
    4e2c:	10938f04 	addi	r2,r2,20028
    4e30:	1885883a 	add	r2,r3,r2
    4e34:	10800017 	ldw	r2,0(r2)
    4e38:	1000683a 	jmp	r2
    4e3c:	00004e64 	muli	zero,zero,313
    4e40:	00004e64 	muli	zero,zero,313
    4e44:	00004e64 	muli	zero,zero,313
    4e48:	00004f10 	cmplti	zero,zero,316
    4e4c:	00004ed8 	cmpnei	zero,zero,315
    4e50:	00004f08 	cmpgei	zero,zero,316
    4e54:	00004e64 	muli	zero,zero,313
    4e58:	00004e64 	muli	zero,zero,313
    4e5c:	00004f10 	cmplti	zero,zero,316
    4e60:	00004ed8 	cmpnei	zero,zero,315
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4e64:	e0fffc17 	ldw	r3,-16(fp)
    4e68:	e0bffa17 	ldw	r2,-24(fp)
    4e6c:	10800617 	ldw	r2,24(r2)
    4e70:	188b883a 	add	r5,r3,r2
    4e74:	e1fffc17 	ldw	r7,-16(fp)
    4e78:	e13ffa17 	ldw	r4,-24(fp)
    4e7c:	e1bff817 	ldw	r6,-32(fp)
    4e80:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4e84:	10800058 	cmpnei	r2,r2,1
    4e88:	1000211e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e8c:	e0bffa17 	ldw	r2,-24(fp)
    4e90:	10800917 	ldw	r2,36(r2)
    4e94:	e13ffa17 	ldw	r4,-24(fp)
    4e98:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e9c:	e0bffa17 	ldw	r2,-24(fp)
    4ea0:	10800717 	ldw	r2,28(r2)
    4ea4:	10800058 	cmpnei	r2,r2,1
    4ea8:	1000191e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4eac:	e0fffc17 	ldw	r3,-16(fp)
    4eb0:	e0bffa17 	ldw	r2,-24(fp)
    4eb4:	10800617 	ldw	r2,24(r2)
    4eb8:	188d883a 	add	r6,r3,r2
    4ebc:	d8000015 	stw	zero,0(sp)
    4ec0:	e13ffa17 	ldw	r4,-24(fp)
    4ec4:	000b883a 	mov	r5,zero
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	00049ac0 	call	49ac <xTimerGenericCommand>
    4ed0:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4ed4:	00000e06 	br	4f10 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4ed8:	e0fffc17 	ldw	r3,-16(fp)
    4edc:	e0bffa17 	ldw	r2,-24(fp)
    4ee0:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4ee4:	e0bffa17 	ldw	r2,-24(fp)
    4ee8:	10c00617 	ldw	r3,24(r2)
    4eec:	e0bff817 	ldw	r2,-32(fp)
    4ef0:	188b883a 	add	r5,r3,r2
    4ef4:	e13ffa17 	ldw	r4,-24(fp)
    4ef8:	e1bff817 	ldw	r6,-32(fp)
    4efc:	e1fff817 	ldw	r7,-32(fp)
    4f00:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
					break;
    4f04:	00000206 	br	4f10 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4f08:	e13ffa17 	ldw	r4,-24(fp)
    4f0c:	00011500 	call	1150 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4f10:	d1202f17 	ldw	r4,-32580(gp)
    4f14:	e17ffb04 	addi	r5,fp,-20
    4f18:	000d883a 	mov	r6,zero
    4f1c:	000f883a 	mov	r7,zero
    4f20:	00022800 	call	2280 <xQueueGenericReceive>
    4f24:	1004c03a 	cmpne	r2,r2,zero
    4f28:	103fa71e 	bne	r2,zero,4dc8 <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4f2c:	e037883a 	mov	sp,fp
    4f30:	dfc00117 	ldw	ra,4(sp)
    4f34:	df000017 	ldw	fp,0(sp)
    4f38:	dec00204 	addi	sp,sp,8
    4f3c:	f800283a 	ret

00004f40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4f40:	defff804 	addi	sp,sp,-32
    4f44:	dfc00715 	stw	ra,28(sp)
    4f48:	df000615 	stw	fp,24(sp)
    4f4c:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f50:	00002d06 	br	5008 <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f54:	d0a03117 	ldw	r2,-32572(gp)
    4f58:	10800317 	ldw	r2,12(r2)
    4f5c:	10800017 	ldw	r2,0(r2)
    4f60:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f64:	d0a03117 	ldw	r2,-32572(gp)
    4f68:	10800317 	ldw	r2,12(r2)
    4f6c:	10800317 	ldw	r2,12(r2)
    4f70:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f74:	e0bffc17 	ldw	r2,-16(fp)
    4f78:	11000104 	addi	r4,r2,4
    4f7c:	00015f80 	call	15f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f80:	e0bffc17 	ldw	r2,-16(fp)
    4f84:	10800917 	ldw	r2,36(r2)
    4f88:	e13ffc17 	ldw	r4,-16(fp)
    4f8c:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f90:	e0bffc17 	ldw	r2,-16(fp)
    4f94:	10800717 	ldw	r2,28(r2)
    4f98:	10800058 	cmpnei	r2,r2,1
    4f9c:	10001a1e 	bne	r2,zero,5008 <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4fa0:	e0bffc17 	ldw	r2,-16(fp)
    4fa4:	10c00617 	ldw	r3,24(r2)
    4fa8:	e0bfff17 	ldw	r2,-4(fp)
    4fac:	1885883a 	add	r2,r3,r2
    4fb0:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    4fb4:	e0fffe17 	ldw	r3,-8(fp)
    4fb8:	e0bfff17 	ldw	r2,-4(fp)
    4fbc:	10c00b2e 	bgeu	r2,r3,4fec <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4fc0:	e0fffc17 	ldw	r3,-16(fp)
    4fc4:	e0bffe17 	ldw	r2,-8(fp)
    4fc8:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4fcc:	e0fffc17 	ldw	r3,-16(fp)
    4fd0:	e0bffc17 	ldw	r2,-16(fp)
    4fd4:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4fd8:	d1203117 	ldw	r4,-32572(gp)
    4fdc:	e0bffc17 	ldw	r2,-16(fp)
    4fe0:	11400104 	addi	r5,r2,4
    4fe4:	00015240 	call	1524 <vListInsert>
    4fe8:	00000706 	br	5008 <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fec:	d8000015 	stw	zero,0(sp)
    4ff0:	e13ffc17 	ldw	r4,-16(fp)
    4ff4:	000b883a 	mov	r5,zero
    4ff8:	e1bfff17 	ldw	r6,-4(fp)
    4ffc:	000f883a 	mov	r7,zero
    5000:	00049ac0 	call	49ac <xTimerGenericCommand>
    5004:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    5008:	d0a03117 	ldw	r2,-32572(gp)
    500c:	10800017 	ldw	r2,0(r2)
    5010:	1004c03a 	cmpne	r2,r2,zero
    5014:	103fcf1e 	bne	r2,zero,4f54 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    5018:	d0a03117 	ldw	r2,-32572(gp)
    501c:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    5020:	d0a03217 	ldw	r2,-32568(gp)
    5024:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    5028:	e0bffd17 	ldw	r2,-12(fp)
    502c:	d0a03215 	stw	r2,-32568(gp)
}
    5030:	e037883a 	mov	sp,fp
    5034:	dfc00117 	ldw	ra,4(sp)
    5038:	df000017 	ldw	fp,0(sp)
    503c:	dec00204 	addi	sp,sp,8
    5040:	f800283a 	ret

00005044 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5044:	defffe04 	addi	sp,sp,-8
    5048:	dfc00115 	stw	ra,4(sp)
    504c:	df000015 	stw	fp,0(sp)
    5050:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5054:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    5058:	d0a02f17 	ldw	r2,-32580(gp)
    505c:	1004c03a 	cmpne	r2,r2,zero
    5060:	1000111e 	bne	r2,zero,50a8 <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    5064:	01020234 	movhi	r4,2056
    5068:	213dcd04 	addi	r4,r4,-2252
    506c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5070:	01020234 	movhi	r4,2056
    5074:	213dd204 	addi	r4,r4,-2232
    5078:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    507c:	00820234 	movhi	r2,2056
    5080:	10bdcd04 	addi	r2,r2,-2252
    5084:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5088:	00820234 	movhi	r2,2056
    508c:	10bdd204 	addi	r2,r2,-2232
    5090:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5094:	01000284 	movi	r4,10
    5098:	01400304 	movi	r5,12
    509c:	000d883a 	mov	r6,zero
    50a0:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    50a4:	d0a02f15 	stw	r2,-32580(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    50a8:	00041680 	call	4168 <vTaskExitCritical>
}
    50ac:	e037883a 	mov	sp,fp
    50b0:	dfc00117 	ldw	ra,4(sp)
    50b4:	df000017 	ldw	fp,0(sp)
    50b8:	dec00204 	addi	sp,sp,8
    50bc:	f800283a 	ret

000050c0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    50c0:	defffb04 	addi	sp,sp,-20
    50c4:	dfc00415 	stw	ra,16(sp)
    50c8:	df000315 	stw	fp,12(sp)
    50cc:	df000304 	addi	fp,sp,12
    50d0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    50d4:	e0bfff17 	ldw	r2,-4(fp)
    50d8:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50dc:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50e0:	e0bffd17 	ldw	r2,-12(fp)
    50e4:	10800517 	ldw	r2,20(r2)
    50e8:	1004c03a 	cmpne	r2,r2,zero
    50ec:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50f0:	00041680 	call	4168 <vTaskExitCritical>

	return xTimerIsInActiveList;
    50f4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50f8:	e037883a 	mov	sp,fp
    50fc:	dfc00117 	ldw	ra,4(sp)
    5100:	df000017 	ldw	fp,0(sp)
    5104:	dec00204 	addi	sp,sp,8
    5108:	f800283a 	ret

0000510c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    510c:	defffd04 	addi	sp,sp,-12
    5110:	df000215 	stw	fp,8(sp)
    5114:	df000204 	addi	fp,sp,8
    5118:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    511c:	e0bfff17 	ldw	r2,-4(fp)
    5120:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    5124:	e0bffe17 	ldw	r2,-8(fp)
    5128:	10800817 	ldw	r2,32(r2)
}
    512c:	e037883a 	mov	sp,fp
    5130:	df000017 	ldw	fp,0(sp)
    5134:	dec00104 	addi	sp,sp,4
    5138:	f800283a 	ret

0000513c <push_button_irq>:
#include "sys/alt_irq.h"
#include "altera_avalon_pio_regs.h"
#include <stdio.h>


void push_button_irq(){
    513c:	defffe04 	addi	sp,sp,-8
    5140:	dfc00115 	stw	ra,4(sp)
    5144:	df000015 	stw	fp,0(sp)
    5148:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE));
    514c:	00800134 	movhi	r2,4
    5150:	108c3304 	addi	r2,r2,12492
    5154:	10c00037 	ldwio	r3,0(r2)
    5158:	00800134 	movhi	r2,4
    515c:	108c2004 	addi	r2,r2,12416
    5160:	10c00035 	stwio	r3,0(r2)
	printf("button pushed \n");
    5164:	01020034 	movhi	r4,2048
    5168:	21001604 	addi	r4,r4,88
    516c:	00054e40 	call	54e4 <puts>
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to clear all detected falling edges
    5170:	00c00134 	movhi	r3,4
    5174:	18cc3304 	addi	r3,r3,12492
    5178:	008001c4 	movi	r2,7
    517c:	18800035 	stwio	r2,0(r3)
	return;
}
    5180:	e037883a 	mov	sp,fp
    5184:	dfc00117 	ldw	ra,4(sp)
    5188:	df000017 	ldw	fp,0(sp)
    518c:	dec00204 	addi	sp,sp,8
    5190:	f800283a 	ret

00005194 <main>:

int main()
{
    5194:	defffd04 	addi	sp,sp,-12
    5198:	dfc00215 	stw	ra,8(sp)
    519c:	df000115 	stw	fp,4(sp)
    51a0:	df000104 	addi	fp,sp,4
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7); //enable interrupt for all three push buttons (Keys 1-3 -> bits 0-2)
    51a4:	00c00134 	movhi	r3,4
    51a8:	18cc3204 	addi	r3,r3,12488
    51ac:	008001c4 	movi	r2,7
    51b0:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to edge capture to clear pending interrupts
    51b4:	00c00134 	movhi	r3,4
    51b8:	18cc3304 	addi	r3,r3,12492
    51bc:	008001c4 	movi	r2,7
    51c0:	18800035 	stwio	r2,0(r3)
	alt_irq_register(PUSH_BUTTON_IRQ, 0, push_button_irq);  //register ISR for push button interrupt request
    51c4:	01000044 	movi	r4,1
    51c8:	000b883a 	mov	r5,zero
    51cc:	01800034 	movhi	r6,0
    51d0:	31944f04 	addi	r6,r6,20796
    51d4:	00019140 	call	1914 <alt_irq_register>
	printf("button pushed \n");
    51d8:	01020034 	movhi	r4,2048
    51dc:	21001604 	addi	r4,r4,88
    51e0:	00054e40 	call	54e4 <puts>

	int sw_result;
	while(1){
		sw_result=IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE); //read slide switches
    51e4:	00800134 	movhi	r2,4
    51e8:	108c2c04 	addi	r2,r2,12464
    51ec:	10800037 	ldwio	r2,0(r2)
    51f0:	e0bfff15 	stw	r2,-4(fp)
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, sw_result ^ 0xFFFFF);    //light red LEDs according to switch positions
    51f4:	e0ffff17 	ldw	r3,-4(fp)
    51f8:	00800434 	movhi	r2,16
    51fc:	10bfffc4 	addi	r2,r2,-1
    5200:	1886f03a 	xor	r3,r3,r2
    5204:	00800134 	movhi	r2,4
    5208:	108c1804 	addi	r2,r2,12384
    520c:	10c00035 	stwio	r3,0(r2)
		usleep(500000); //wait 0.5 seconds
    5210:	01000234 	movhi	r4,8
    5214:	21284804 	addi	r4,r4,-24288
    5218:	000f24c0 	call	f24c <usleep>
	}
    521c:	003ff106 	br	51e4 <main+0x50>

00005220 <memcmp>:
    5220:	00c000c4 	movi	r3,3
    5224:	1980032e 	bgeu	r3,r6,5234 <memcmp+0x14>
    5228:	2144b03a 	or	r2,r4,r5
    522c:	10c4703a 	and	r2,r2,r3
    5230:	10000f26 	beq	r2,zero,5270 <memcmp+0x50>
    5234:	31ffffc4 	addi	r7,r6,-1
    5238:	3000061e 	bne	r6,zero,5254 <memcmp+0x34>
    523c:	00000a06 	br	5268 <memcmp+0x48>
    5240:	39ffffc4 	addi	r7,r7,-1
    5244:	00bfffc4 	movi	r2,-1
    5248:	21000044 	addi	r4,r4,1
    524c:	29400044 	addi	r5,r5,1
    5250:	38800526 	beq	r7,r2,5268 <memcmp+0x48>
    5254:	20c00003 	ldbu	r3,0(r4)
    5258:	28800003 	ldbu	r2,0(r5)
    525c:	18bff826 	beq	r3,r2,5240 <memcmp+0x20>
    5260:	1885c83a 	sub	r2,r3,r2
    5264:	f800283a 	ret
    5268:	0005883a 	mov	r2,zero
    526c:	f800283a 	ret
    5270:	180f883a 	mov	r7,r3
    5274:	20c00017 	ldw	r3,0(r4)
    5278:	28800017 	ldw	r2,0(r5)
    527c:	18bfed1e 	bne	r3,r2,5234 <memcmp+0x14>
    5280:	31bfff04 	addi	r6,r6,-4
    5284:	21000104 	addi	r4,r4,4
    5288:	29400104 	addi	r5,r5,4
    528c:	39bff936 	bltu	r7,r6,5274 <memcmp+0x54>
    5290:	003fe806 	br	5234 <memcmp+0x14>

00005294 <memcpy>:
    5294:	01c003c4 	movi	r7,15
    5298:	2007883a 	mov	r3,r4
    529c:	3980032e 	bgeu	r7,r6,52ac <memcpy+0x18>
    52a0:	2904b03a 	or	r2,r5,r4
    52a4:	108000cc 	andi	r2,r2,3
    52a8:	10000926 	beq	r2,zero,52d0 <memcpy+0x3c>
    52ac:	30000626 	beq	r6,zero,52c8 <memcpy+0x34>
    52b0:	30cd883a 	add	r6,r6,r3
    52b4:	28800003 	ldbu	r2,0(r5)
    52b8:	29400044 	addi	r5,r5,1
    52bc:	18800005 	stb	r2,0(r3)
    52c0:	18c00044 	addi	r3,r3,1
    52c4:	30fffb1e 	bne	r6,r3,52b4 <memcpy+0x20>
    52c8:	2005883a 	mov	r2,r4
    52cc:	f800283a 	ret
    52d0:	3811883a 	mov	r8,r7
    52d4:	200f883a 	mov	r7,r4
    52d8:	28c00017 	ldw	r3,0(r5)
    52dc:	31bffc04 	addi	r6,r6,-16
    52e0:	38c00015 	stw	r3,0(r7)
    52e4:	28800117 	ldw	r2,4(r5)
    52e8:	38800115 	stw	r2,4(r7)
    52ec:	28c00217 	ldw	r3,8(r5)
    52f0:	38c00215 	stw	r3,8(r7)
    52f4:	28800317 	ldw	r2,12(r5)
    52f8:	29400404 	addi	r5,r5,16
    52fc:	38800315 	stw	r2,12(r7)
    5300:	39c00404 	addi	r7,r7,16
    5304:	41bff436 	bltu	r8,r6,52d8 <memcpy+0x44>
    5308:	008000c4 	movi	r2,3
    530c:	1180072e 	bgeu	r2,r6,532c <memcpy+0x98>
    5310:	1007883a 	mov	r3,r2
    5314:	28800017 	ldw	r2,0(r5)
    5318:	31bfff04 	addi	r6,r6,-4
    531c:	29400104 	addi	r5,r5,4
    5320:	38800015 	stw	r2,0(r7)
    5324:	39c00104 	addi	r7,r7,4
    5328:	19bffa36 	bltu	r3,r6,5314 <memcpy+0x80>
    532c:	3807883a 	mov	r3,r7
    5330:	003fde06 	br	52ac <memcpy+0x18>

00005334 <memset>:
    5334:	008000c4 	movi	r2,3
    5338:	29403fcc 	andi	r5,r5,255
    533c:	2007883a 	mov	r3,r4
    5340:	1180022e 	bgeu	r2,r6,534c <memset+0x18>
    5344:	2084703a 	and	r2,r4,r2
    5348:	10000826 	beq	r2,zero,536c <memset+0x38>
    534c:	30000526 	beq	r6,zero,5364 <memset+0x30>
    5350:	2805883a 	mov	r2,r5
    5354:	30cd883a 	add	r6,r6,r3
    5358:	18800005 	stb	r2,0(r3)
    535c:	18c00044 	addi	r3,r3,1
    5360:	19bffd1e 	bne	r3,r6,5358 <memset+0x24>
    5364:	2005883a 	mov	r2,r4
    5368:	f800283a 	ret
    536c:	2804923a 	slli	r2,r5,8
    5370:	020003c4 	movi	r8,15
    5374:	200f883a 	mov	r7,r4
    5378:	2884b03a 	or	r2,r5,r2
    537c:	1006943a 	slli	r3,r2,16
    5380:	10c6b03a 	or	r3,r2,r3
    5384:	41800a2e 	bgeu	r8,r6,53b0 <memset+0x7c>
    5388:	4005883a 	mov	r2,r8
    538c:	31bffc04 	addi	r6,r6,-16
    5390:	38c00015 	stw	r3,0(r7)
    5394:	38c00115 	stw	r3,4(r7)
    5398:	38c00215 	stw	r3,8(r7)
    539c:	38c00315 	stw	r3,12(r7)
    53a0:	39c00404 	addi	r7,r7,16
    53a4:	11bff936 	bltu	r2,r6,538c <memset+0x58>
    53a8:	008000c4 	movi	r2,3
    53ac:	1180052e 	bgeu	r2,r6,53c4 <memset+0x90>
    53b0:	31bfff04 	addi	r6,r6,-4
    53b4:	008000c4 	movi	r2,3
    53b8:	38c00015 	stw	r3,0(r7)
    53bc:	39c00104 	addi	r7,r7,4
    53c0:	11bffb36 	bltu	r2,r6,53b0 <memset+0x7c>
    53c4:	3807883a 	mov	r3,r7
    53c8:	003fe006 	br	534c <memset+0x18>

000053cc <printf>:
    53cc:	defffb04 	addi	sp,sp,-20
    53d0:	dfc00115 	stw	ra,4(sp)
    53d4:	d9400215 	stw	r5,8(sp)
    53d8:	d9800315 	stw	r6,12(sp)
    53dc:	d9c00415 	stw	r7,16(sp)
    53e0:	00820034 	movhi	r2,2048
    53e4:	10892804 	addi	r2,r2,9376
    53e8:	10c00017 	ldw	r3,0(r2)
    53ec:	200b883a 	mov	r5,r4
    53f0:	d8800204 	addi	r2,sp,8
    53f4:	19000217 	ldw	r4,8(r3)
    53f8:	100d883a 	mov	r6,r2
    53fc:	d8800015 	stw	r2,0(sp)
    5400:	00074700 	call	7470 <__vfprintf_internal>
    5404:	dfc00117 	ldw	ra,4(sp)
    5408:	dec00504 	addi	sp,sp,20
    540c:	f800283a 	ret

00005410 <_printf_r>:
    5410:	defffc04 	addi	sp,sp,-16
    5414:	dfc00115 	stw	ra,4(sp)
    5418:	d9800215 	stw	r6,8(sp)
    541c:	d9c00315 	stw	r7,12(sp)
    5420:	280d883a 	mov	r6,r5
    5424:	21400217 	ldw	r5,8(r4)
    5428:	d8c00204 	addi	r3,sp,8
    542c:	180f883a 	mov	r7,r3
    5430:	d8c00015 	stw	r3,0(sp)
    5434:	00055c40 	call	55c4 <___vfprintf_internal_r>
    5438:	dfc00117 	ldw	ra,4(sp)
    543c:	dec00404 	addi	sp,sp,16
    5440:	f800283a 	ret

00005444 <_puts_r>:
    5444:	defff604 	addi	sp,sp,-40
    5448:	dc400715 	stw	r17,28(sp)
    544c:	2023883a 	mov	r17,r4
    5450:	2809883a 	mov	r4,r5
    5454:	dfc00915 	stw	ra,36(sp)
    5458:	dcc00815 	stw	r19,32(sp)
    545c:	2827883a 	mov	r19,r5
    5460:	00054f80 	call	54f8 <strlen>
    5464:	89400217 	ldw	r5,8(r17)
    5468:	00c20034 	movhi	r3,2048
    546c:	18c01a04 	addi	r3,r3,104
    5470:	01c00044 	movi	r7,1
    5474:	12000044 	addi	r8,r2,1
    5478:	d8c00515 	stw	r3,20(sp)
    547c:	d9c00615 	stw	r7,24(sp)
    5480:	d8c00304 	addi	r3,sp,12
    5484:	01c00084 	movi	r7,2
    5488:	8809883a 	mov	r4,r17
    548c:	d80d883a 	mov	r6,sp
    5490:	d8c00015 	stw	r3,0(sp)
    5494:	dcc00315 	stw	r19,12(sp)
    5498:	da000215 	stw	r8,8(sp)
    549c:	d9c00115 	stw	r7,4(sp)
    54a0:	d8800415 	stw	r2,16(sp)
    54a4:	00096cc0 	call	96cc <__sfvwrite_r>
    54a8:	00ffffc4 	movi	r3,-1
    54ac:	10000626 	beq	r2,zero,54c8 <_puts_r+0x84>
    54b0:	1805883a 	mov	r2,r3
    54b4:	dfc00917 	ldw	ra,36(sp)
    54b8:	dcc00817 	ldw	r19,32(sp)
    54bc:	dc400717 	ldw	r17,28(sp)
    54c0:	dec00a04 	addi	sp,sp,40
    54c4:	f800283a 	ret
    54c8:	00c00284 	movi	r3,10
    54cc:	1805883a 	mov	r2,r3
    54d0:	dfc00917 	ldw	ra,36(sp)
    54d4:	dcc00817 	ldw	r19,32(sp)
    54d8:	dc400717 	ldw	r17,28(sp)
    54dc:	dec00a04 	addi	sp,sp,40
    54e0:	f800283a 	ret

000054e4 <puts>:
    54e4:	00820034 	movhi	r2,2048
    54e8:	10892804 	addi	r2,r2,9376
    54ec:	200b883a 	mov	r5,r4
    54f0:	11000017 	ldw	r4,0(r2)
    54f4:	00054441 	jmpi	5444 <_puts_r>

000054f8 <strlen>:
    54f8:	208000cc 	andi	r2,r4,3
    54fc:	2011883a 	mov	r8,r4
    5500:	1000161e 	bne	r2,zero,555c <strlen+0x64>
    5504:	20c00017 	ldw	r3,0(r4)
    5508:	017fbff4 	movhi	r5,65279
    550c:	297fbfc4 	addi	r5,r5,-257
    5510:	01e02074 	movhi	r7,32897
    5514:	39e02004 	addi	r7,r7,-32640
    5518:	1945883a 	add	r2,r3,r5
    551c:	11c4703a 	and	r2,r2,r7
    5520:	00c6303a 	nor	r3,zero,r3
    5524:	1886703a 	and	r3,r3,r2
    5528:	18000c1e 	bne	r3,zero,555c <strlen+0x64>
    552c:	280d883a 	mov	r6,r5
    5530:	380b883a 	mov	r5,r7
    5534:	21000104 	addi	r4,r4,4
    5538:	20800017 	ldw	r2,0(r4)
    553c:	1187883a 	add	r3,r2,r6
    5540:	1946703a 	and	r3,r3,r5
    5544:	0084303a 	nor	r2,zero,r2
    5548:	10c4703a 	and	r2,r2,r3
    554c:	103ff926 	beq	r2,zero,5534 <strlen+0x3c>
    5550:	20800007 	ldb	r2,0(r4)
    5554:	10000326 	beq	r2,zero,5564 <strlen+0x6c>
    5558:	21000044 	addi	r4,r4,1
    555c:	20800007 	ldb	r2,0(r4)
    5560:	103ffd1e 	bne	r2,zero,5558 <strlen+0x60>
    5564:	2205c83a 	sub	r2,r4,r8
    5568:	f800283a 	ret

0000556c <__sprint_r>:
    556c:	30800217 	ldw	r2,8(r6)
    5570:	defffe04 	addi	sp,sp,-8
    5574:	dc000015 	stw	r16,0(sp)
    5578:	dfc00115 	stw	ra,4(sp)
    557c:	3021883a 	mov	r16,r6
    5580:	0007883a 	mov	r3,zero
    5584:	1000061e 	bne	r2,zero,55a0 <__sprint_r+0x34>
    5588:	1805883a 	mov	r2,r3
    558c:	30000115 	stw	zero,4(r6)
    5590:	dfc00117 	ldw	ra,4(sp)
    5594:	dc000017 	ldw	r16,0(sp)
    5598:	dec00204 	addi	sp,sp,8
    559c:	f800283a 	ret
    55a0:	00096cc0 	call	96cc <__sfvwrite_r>
    55a4:	1007883a 	mov	r3,r2
    55a8:	1805883a 	mov	r2,r3
    55ac:	80000115 	stw	zero,4(r16)
    55b0:	80000215 	stw	zero,8(r16)
    55b4:	dfc00117 	ldw	ra,4(sp)
    55b8:	dc000017 	ldw	r16,0(sp)
    55bc:	dec00204 	addi	sp,sp,8
    55c0:	f800283a 	ret

000055c4 <___vfprintf_internal_r>:
    55c4:	defea304 	addi	sp,sp,-1396
    55c8:	dd815915 	stw	r22,1380(sp)
    55cc:	dc015315 	stw	r16,1356(sp)
    55d0:	d9c15215 	stw	r7,1352(sp)
    55d4:	dfc15c15 	stw	ra,1392(sp)
    55d8:	df015b15 	stw	fp,1388(sp)
    55dc:	ddc15a15 	stw	r23,1384(sp)
    55e0:	dd415815 	stw	r21,1376(sp)
    55e4:	dd015715 	stw	r20,1372(sp)
    55e8:	dcc15615 	stw	r19,1368(sp)
    55ec:	dc815515 	stw	r18,1364(sp)
    55f0:	dc415415 	stw	r17,1360(sp)
    55f4:	282d883a 	mov	r22,r5
    55f8:	3021883a 	mov	r16,r6
    55fc:	d9015015 	stw	r4,1344(sp)
    5600:	0009cf00 	call	9cf0 <_localeconv_r>
    5604:	10800017 	ldw	r2,0(r2)
    5608:	d9c15217 	ldw	r7,1352(sp)
    560c:	d8814a15 	stw	r2,1320(sp)
    5610:	d8815017 	ldw	r2,1344(sp)
    5614:	10000226 	beq	r2,zero,5620 <___vfprintf_internal_r+0x5c>
    5618:	10800e17 	ldw	r2,56(r2)
    561c:	10020d26 	beq	r2,zero,5e54 <___vfprintf_internal_r+0x890>
    5620:	b080030b 	ldhu	r2,12(r22)
    5624:	1080020c 	andi	r2,r2,8
    5628:	10020e26 	beq	r2,zero,5e64 <___vfprintf_internal_r+0x8a0>
    562c:	b0800417 	ldw	r2,16(r22)
    5630:	10020c26 	beq	r2,zero,5e64 <___vfprintf_internal_r+0x8a0>
    5634:	b200030b 	ldhu	r8,12(r22)
    5638:	00800284 	movi	r2,10
    563c:	40c0068c 	andi	r3,r8,26
    5640:	18802f1e 	bne	r3,r2,5700 <___vfprintf_internal_r+0x13c>
    5644:	b080038f 	ldh	r2,14(r22)
    5648:	10002d16 	blt	r2,zero,5700 <___vfprintf_internal_r+0x13c>
    564c:	b240038b 	ldhu	r9,14(r22)
    5650:	b2800717 	ldw	r10,28(r22)
    5654:	b2c00917 	ldw	r11,36(r22)
    5658:	d9015017 	ldw	r4,1344(sp)
    565c:	dc402a04 	addi	r17,sp,168
    5660:	d8804104 	addi	r2,sp,260
    5664:	00c10004 	movi	r3,1024
    5668:	423fff4c 	andi	r8,r8,65533
    566c:	800d883a 	mov	r6,r16
    5670:	880b883a 	mov	r5,r17
    5674:	da002d0d 	sth	r8,180(sp)
    5678:	da402d8d 	sth	r9,182(sp)
    567c:	da803115 	stw	r10,196(sp)
    5680:	dac03315 	stw	r11,204(sp)
    5684:	d8802e15 	stw	r2,184(sp)
    5688:	d8c02f15 	stw	r3,188(sp)
    568c:	d8802a15 	stw	r2,168(sp)
    5690:	d8c02c15 	stw	r3,176(sp)
    5694:	d8003015 	stw	zero,192(sp)
    5698:	00055c40 	call	55c4 <___vfprintf_internal_r>
    569c:	d8814c15 	stw	r2,1328(sp)
    56a0:	10000416 	blt	r2,zero,56b4 <___vfprintf_internal_r+0xf0>
    56a4:	d9015017 	ldw	r4,1344(sp)
    56a8:	880b883a 	mov	r5,r17
    56ac:	0008d9c0 	call	8d9c <_fflush_r>
    56b0:	1002321e 	bne	r2,zero,5f7c <___vfprintf_internal_r+0x9b8>
    56b4:	d8802d0b 	ldhu	r2,180(sp)
    56b8:	1080100c 	andi	r2,r2,64
    56bc:	10000326 	beq	r2,zero,56cc <___vfprintf_internal_r+0x108>
    56c0:	b080030b 	ldhu	r2,12(r22)
    56c4:	10801014 	ori	r2,r2,64
    56c8:	b080030d 	sth	r2,12(r22)
    56cc:	d8814c17 	ldw	r2,1328(sp)
    56d0:	dfc15c17 	ldw	ra,1392(sp)
    56d4:	df015b17 	ldw	fp,1388(sp)
    56d8:	ddc15a17 	ldw	r23,1384(sp)
    56dc:	dd815917 	ldw	r22,1380(sp)
    56e0:	dd415817 	ldw	r21,1376(sp)
    56e4:	dd015717 	ldw	r20,1372(sp)
    56e8:	dcc15617 	ldw	r19,1368(sp)
    56ec:	dc815517 	ldw	r18,1364(sp)
    56f0:	dc415417 	ldw	r17,1360(sp)
    56f4:	dc015317 	ldw	r16,1356(sp)
    56f8:	dec15d04 	addi	sp,sp,1396
    56fc:	f800283a 	ret
    5700:	0005883a 	mov	r2,zero
    5704:	0007883a 	mov	r3,zero
    5708:	dd401a04 	addi	r21,sp,104
    570c:	d8814315 	stw	r2,1292(sp)
    5710:	802f883a 	mov	r23,r16
    5714:	d8c14415 	stw	r3,1296(sp)
    5718:	d8014c15 	stw	zero,1328(sp)
    571c:	d8014915 	stw	zero,1316(sp)
    5720:	d8014515 	stw	zero,1300(sp)
    5724:	d8014815 	stw	zero,1312(sp)
    5728:	dd400d15 	stw	r21,52(sp)
    572c:	d8000f15 	stw	zero,60(sp)
    5730:	d8000e15 	stw	zero,56(sp)
    5734:	b8800007 	ldb	r2,0(r23)
    5738:	10001926 	beq	r2,zero,57a0 <___vfprintf_internal_r+0x1dc>
    573c:	00c00944 	movi	r3,37
    5740:	10c01726 	beq	r2,r3,57a0 <___vfprintf_internal_r+0x1dc>
    5744:	b821883a 	mov	r16,r23
    5748:	00000106 	br	5750 <___vfprintf_internal_r+0x18c>
    574c:	10c00326 	beq	r2,r3,575c <___vfprintf_internal_r+0x198>
    5750:	84000044 	addi	r16,r16,1
    5754:	80800007 	ldb	r2,0(r16)
    5758:	103ffc1e 	bne	r2,zero,574c <___vfprintf_internal_r+0x188>
    575c:	85e7c83a 	sub	r19,r16,r23
    5760:	98000e26 	beq	r19,zero,579c <___vfprintf_internal_r+0x1d8>
    5764:	dc800f17 	ldw	r18,60(sp)
    5768:	dc400e17 	ldw	r17,56(sp)
    576c:	008001c4 	movi	r2,7
    5770:	94e5883a 	add	r18,r18,r19
    5774:	8c400044 	addi	r17,r17,1
    5778:	adc00015 	stw	r23,0(r21)
    577c:	dc800f15 	stw	r18,60(sp)
    5780:	acc00115 	stw	r19,4(r21)
    5784:	dc400e15 	stw	r17,56(sp)
    5788:	14428b16 	blt	r2,r17,61b8 <___vfprintf_internal_r+0xbf4>
    578c:	ad400204 	addi	r21,r21,8
    5790:	d9014c17 	ldw	r4,1328(sp)
    5794:	24c9883a 	add	r4,r4,r19
    5798:	d9014c15 	stw	r4,1328(sp)
    579c:	802f883a 	mov	r23,r16
    57a0:	b8800007 	ldb	r2,0(r23)
    57a4:	10013c26 	beq	r2,zero,5c98 <___vfprintf_internal_r+0x6d4>
    57a8:	bdc00044 	addi	r23,r23,1
    57ac:	d8000405 	stb	zero,16(sp)
    57b0:	b8c00007 	ldb	r3,0(r23)
    57b4:	04ffffc4 	movi	r19,-1
    57b8:	d8014d15 	stw	zero,1332(sp)
    57bc:	d8014b15 	stw	zero,1324(sp)
    57c0:	d8c14e15 	stw	r3,1336(sp)
    57c4:	bdc00044 	addi	r23,r23,1
    57c8:	d9414e17 	ldw	r5,1336(sp)
    57cc:	00801604 	movi	r2,88
    57d0:	28fff804 	addi	r3,r5,-32
    57d4:	10c06036 	bltu	r2,r3,5958 <___vfprintf_internal_r+0x394>
    57d8:	18c5883a 	add	r2,r3,r3
    57dc:	1085883a 	add	r2,r2,r2
    57e0:	00c00034 	movhi	r3,0
    57e4:	18d5fd04 	addi	r3,r3,22516
    57e8:	10c5883a 	add	r2,r2,r3
    57ec:	11000017 	ldw	r4,0(r2)
    57f0:	2000683a 	jmp	r4
    57f4:	00006768 	cmpgeui	zero,zero,413
    57f8:	00005958 	cmpnei	zero,zero,357
    57fc:	00005958 	cmpnei	zero,zero,357
    5800:	00006754 	movui	zero,413
    5804:	00005958 	cmpnei	zero,zero,357
    5808:	00005958 	cmpnei	zero,zero,357
    580c:	00005958 	cmpnei	zero,zero,357
    5810:	00005958 	cmpnei	zero,zero,357
    5814:	00005958 	cmpnei	zero,zero,357
    5818:	00005958 	cmpnei	zero,zero,357
    581c:	00006534 	movhi	zero,404
    5820:	00006744 	movi	zero,413
    5824:	00005958 	cmpnei	zero,zero,357
    5828:	0000654c 	andi	zero,zero,405
    582c:	000067e0 	cmpeqi	zero,zero,415
    5830:	00005958 	cmpnei	zero,zero,357
    5834:	000067cc 	andi	zero,zero,415
    5838:	00006794 	movui	zero,414
    583c:	00006794 	movui	zero,414
    5840:	00006794 	movui	zero,414
    5844:	00006794 	movui	zero,414
    5848:	00006794 	movui	zero,414
    584c:	00006794 	movui	zero,414
    5850:	00006794 	movui	zero,414
    5854:	00006794 	movui	zero,414
    5858:	00006794 	movui	zero,414
    585c:	00005958 	cmpnei	zero,zero,357
    5860:	00005958 	cmpnei	zero,zero,357
    5864:	00005958 	cmpnei	zero,zero,357
    5868:	00005958 	cmpnei	zero,zero,357
    586c:	00005958 	cmpnei	zero,zero,357
    5870:	00005958 	cmpnei	zero,zero,357
    5874:	00005958 	cmpnei	zero,zero,357
    5878:	00005958 	cmpnei	zero,zero,357
    587c:	00005958 	cmpnei	zero,zero,357
    5880:	00005958 	cmpnei	zero,zero,357
    5884:	00005fb0 	cmpltui	zero,zero,382
    5888:	0000661c 	xori	zero,zero,408
    588c:	00005958 	cmpnei	zero,zero,357
    5890:	0000661c 	xori	zero,zero,408
    5894:	00005958 	cmpnei	zero,zero,357
    5898:	00005958 	cmpnei	zero,zero,357
    589c:	00005958 	cmpnei	zero,zero,357
    58a0:	00005958 	cmpnei	zero,zero,357
    58a4:	00006780 	call	678 <prvCheckDelayedList+0x134>
    58a8:	00005958 	cmpnei	zero,zero,357
    58ac:	00005958 	cmpnei	zero,zero,357
    58b0:	00006064 	muli	zero,zero,385
    58b4:	00005958 	cmpnei	zero,zero,357
    58b8:	00005958 	cmpnei	zero,zero,357
    58bc:	00005958 	cmpnei	zero,zero,357
    58c0:	00005958 	cmpnei	zero,zero,357
    58c4:	00005958 	cmpnei	zero,zero,357
    58c8:	000060b0 	cmpltui	zero,zero,386
    58cc:	00005958 	cmpnei	zero,zero,357
    58d0:	00005958 	cmpnei	zero,zero,357
    58d4:	000066d0 	cmplti	zero,zero,411
    58d8:	00005958 	cmpnei	zero,zero,357
    58dc:	00005958 	cmpnei	zero,zero,357
    58e0:	00005958 	cmpnei	zero,zero,357
    58e4:	00005958 	cmpnei	zero,zero,357
    58e8:	00005958 	cmpnei	zero,zero,357
    58ec:	00005958 	cmpnei	zero,zero,357
    58f0:	00005958 	cmpnei	zero,zero,357
    58f4:	00005958 	cmpnei	zero,zero,357
    58f8:	00005958 	cmpnei	zero,zero,357
    58fc:	00005958 	cmpnei	zero,zero,357
    5900:	000066a4 	muli	zero,zero,410
    5904:	00005fbc 	xorhi	zero,zero,382
    5908:	0000661c 	xori	zero,zero,408
    590c:	0000661c 	xori	zero,zero,408
    5910:	0000661c 	xori	zero,zero,408
    5914:	00006608 	cmpgei	zero,zero,408
    5918:	00005fbc 	xorhi	zero,zero,382
    591c:	00005958 	cmpnei	zero,zero,357
    5920:	00005958 	cmpnei	zero,zero,357
    5924:	00006590 	cmplti	zero,zero,406
    5928:	00005958 	cmpnei	zero,zero,357
    592c:	00006560 	cmpeqi	zero,zero,405
    5930:	00006070 	cmpltui	zero,zero,385
    5934:	000065c0 	call	65c <prvCheckDelayedList+0x118>
    5938:	000065ac 	andhi	zero,zero,406
    593c:	00005958 	cmpnei	zero,zero,357
    5940:	0000683c 	xorhi	zero,zero,416
    5944:	00005958 	cmpnei	zero,zero,357
    5948:	000060bc 	xorhi	zero,zero,386
    594c:	00005958 	cmpnei	zero,zero,357
    5950:	00005958 	cmpnei	zero,zero,357
    5954:	00006734 	movhi	zero,412
    5958:	d9014e17 	ldw	r4,1336(sp)
    595c:	2000ce26 	beq	r4,zero,5c98 <___vfprintf_internal_r+0x6d4>
    5960:	01400044 	movi	r5,1
    5964:	d9801004 	addi	r6,sp,64
    5968:	d9c14115 	stw	r7,1284(sp)
    596c:	d9414615 	stw	r5,1304(sp)
    5970:	d9814215 	stw	r6,1288(sp)
    5974:	280f883a 	mov	r7,r5
    5978:	d9001005 	stb	r4,64(sp)
    597c:	d8000405 	stb	zero,16(sp)
    5980:	d8014715 	stw	zero,1308(sp)
    5984:	d8c14d17 	ldw	r3,1332(sp)
    5988:	1880008c 	andi	r2,r3,2
    598c:	1005003a 	cmpeq	r2,r2,zero
    5990:	d8815115 	stw	r2,1348(sp)
    5994:	1000031e 	bne	r2,zero,59a4 <___vfprintf_internal_r+0x3e0>
    5998:	d9014617 	ldw	r4,1304(sp)
    599c:	21000084 	addi	r4,r4,2
    59a0:	d9014615 	stw	r4,1304(sp)
    59a4:	d9414d17 	ldw	r5,1332(sp)
    59a8:	2940210c 	andi	r5,r5,132
    59ac:	d9414f15 	stw	r5,1340(sp)
    59b0:	28002d1e 	bne	r5,zero,5a68 <___vfprintf_internal_r+0x4a4>
    59b4:	d9814b17 	ldw	r6,1324(sp)
    59b8:	d8814617 	ldw	r2,1304(sp)
    59bc:	30a1c83a 	sub	r16,r6,r2
    59c0:	0400290e 	bge	zero,r16,5a68 <___vfprintf_internal_r+0x4a4>
    59c4:	00800404 	movi	r2,16
    59c8:	1404580e 	bge	r2,r16,6b2c <___vfprintf_internal_r+0x1568>
    59cc:	dc800f17 	ldw	r18,60(sp)
    59d0:	dc400e17 	ldw	r17,56(sp)
    59d4:	1027883a 	mov	r19,r2
    59d8:	07020034 	movhi	fp,2048
    59dc:	e7003704 	addi	fp,fp,220
    59e0:	050001c4 	movi	r20,7
    59e4:	00000306 	br	59f4 <___vfprintf_internal_r+0x430>
    59e8:	843ffc04 	addi	r16,r16,-16
    59ec:	ad400204 	addi	r21,r21,8
    59f0:	9c00130e 	bge	r19,r16,5a40 <___vfprintf_internal_r+0x47c>
    59f4:	94800404 	addi	r18,r18,16
    59f8:	8c400044 	addi	r17,r17,1
    59fc:	af000015 	stw	fp,0(r21)
    5a00:	acc00115 	stw	r19,4(r21)
    5a04:	dc800f15 	stw	r18,60(sp)
    5a08:	dc400e15 	stw	r17,56(sp)
    5a0c:	a47ff60e 	bge	r20,r17,59e8 <___vfprintf_internal_r+0x424>
    5a10:	d9015017 	ldw	r4,1344(sp)
    5a14:	b00b883a 	mov	r5,r22
    5a18:	d9800d04 	addi	r6,sp,52
    5a1c:	d9c15215 	stw	r7,1352(sp)
    5a20:	000556c0 	call	556c <__sprint_r>
    5a24:	d9c15217 	ldw	r7,1352(sp)
    5a28:	10009e1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5a2c:	843ffc04 	addi	r16,r16,-16
    5a30:	dc800f17 	ldw	r18,60(sp)
    5a34:	dc400e17 	ldw	r17,56(sp)
    5a38:	dd401a04 	addi	r21,sp,104
    5a3c:	9c3fed16 	blt	r19,r16,59f4 <___vfprintf_internal_r+0x430>
    5a40:	9425883a 	add	r18,r18,r16
    5a44:	8c400044 	addi	r17,r17,1
    5a48:	008001c4 	movi	r2,7
    5a4c:	af000015 	stw	fp,0(r21)
    5a50:	ac000115 	stw	r16,4(r21)
    5a54:	dc800f15 	stw	r18,60(sp)
    5a58:	dc400e15 	stw	r17,56(sp)
    5a5c:	1441f516 	blt	r2,r17,6234 <___vfprintf_internal_r+0xc70>
    5a60:	ad400204 	addi	r21,r21,8
    5a64:	00000206 	br	5a70 <___vfprintf_internal_r+0x4ac>
    5a68:	dc800f17 	ldw	r18,60(sp)
    5a6c:	dc400e17 	ldw	r17,56(sp)
    5a70:	d8800407 	ldb	r2,16(sp)
    5a74:	10000b26 	beq	r2,zero,5aa4 <___vfprintf_internal_r+0x4e0>
    5a78:	00800044 	movi	r2,1
    5a7c:	94800044 	addi	r18,r18,1
    5a80:	8c400044 	addi	r17,r17,1
    5a84:	a8800115 	stw	r2,4(r21)
    5a88:	d8c00404 	addi	r3,sp,16
    5a8c:	008001c4 	movi	r2,7
    5a90:	a8c00015 	stw	r3,0(r21)
    5a94:	dc800f15 	stw	r18,60(sp)
    5a98:	dc400e15 	stw	r17,56(sp)
    5a9c:	1441da16 	blt	r2,r17,6208 <___vfprintf_internal_r+0xc44>
    5aa0:	ad400204 	addi	r21,r21,8
    5aa4:	d9015117 	ldw	r4,1348(sp)
    5aa8:	20000b1e 	bne	r4,zero,5ad8 <___vfprintf_internal_r+0x514>
    5aac:	d8800504 	addi	r2,sp,20
    5ab0:	94800084 	addi	r18,r18,2
    5ab4:	8c400044 	addi	r17,r17,1
    5ab8:	a8800015 	stw	r2,0(r21)
    5abc:	00c00084 	movi	r3,2
    5ac0:	008001c4 	movi	r2,7
    5ac4:	a8c00115 	stw	r3,4(r21)
    5ac8:	dc800f15 	stw	r18,60(sp)
    5acc:	dc400e15 	stw	r17,56(sp)
    5ad0:	1441c216 	blt	r2,r17,61dc <___vfprintf_internal_r+0xc18>
    5ad4:	ad400204 	addi	r21,r21,8
    5ad8:	d9414f17 	ldw	r5,1340(sp)
    5adc:	00802004 	movi	r2,128
    5ae0:	2880b126 	beq	r5,r2,5da8 <___vfprintf_internal_r+0x7e4>
    5ae4:	d8c14717 	ldw	r3,1308(sp)
    5ae8:	19e1c83a 	sub	r16,r3,r7
    5aec:	0400260e 	bge	zero,r16,5b88 <___vfprintf_internal_r+0x5c4>
    5af0:	00800404 	movi	r2,16
    5af4:	1403c90e 	bge	r2,r16,6a1c <___vfprintf_internal_r+0x1458>
    5af8:	1027883a 	mov	r19,r2
    5afc:	07020034 	movhi	fp,2048
    5b00:	e7003304 	addi	fp,fp,204
    5b04:	050001c4 	movi	r20,7
    5b08:	00000306 	br	5b18 <___vfprintf_internal_r+0x554>
    5b0c:	843ffc04 	addi	r16,r16,-16
    5b10:	ad400204 	addi	r21,r21,8
    5b14:	9c00130e 	bge	r19,r16,5b64 <___vfprintf_internal_r+0x5a0>
    5b18:	94800404 	addi	r18,r18,16
    5b1c:	8c400044 	addi	r17,r17,1
    5b20:	af000015 	stw	fp,0(r21)
    5b24:	acc00115 	stw	r19,4(r21)
    5b28:	dc800f15 	stw	r18,60(sp)
    5b2c:	dc400e15 	stw	r17,56(sp)
    5b30:	a47ff60e 	bge	r20,r17,5b0c <___vfprintf_internal_r+0x548>
    5b34:	d9015017 	ldw	r4,1344(sp)
    5b38:	b00b883a 	mov	r5,r22
    5b3c:	d9800d04 	addi	r6,sp,52
    5b40:	d9c15215 	stw	r7,1352(sp)
    5b44:	000556c0 	call	556c <__sprint_r>
    5b48:	d9c15217 	ldw	r7,1352(sp)
    5b4c:	1000551e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5b50:	843ffc04 	addi	r16,r16,-16
    5b54:	dc800f17 	ldw	r18,60(sp)
    5b58:	dc400e17 	ldw	r17,56(sp)
    5b5c:	dd401a04 	addi	r21,sp,104
    5b60:	9c3fed16 	blt	r19,r16,5b18 <___vfprintf_internal_r+0x554>
    5b64:	9425883a 	add	r18,r18,r16
    5b68:	8c400044 	addi	r17,r17,1
    5b6c:	008001c4 	movi	r2,7
    5b70:	af000015 	stw	fp,0(r21)
    5b74:	ac000115 	stw	r16,4(r21)
    5b78:	dc800f15 	stw	r18,60(sp)
    5b7c:	dc400e15 	stw	r17,56(sp)
    5b80:	14418216 	blt	r2,r17,618c <___vfprintf_internal_r+0xbc8>
    5b84:	ad400204 	addi	r21,r21,8
    5b88:	d9014d17 	ldw	r4,1332(sp)
    5b8c:	2080400c 	andi	r2,r4,256
    5b90:	10004a1e 	bne	r2,zero,5cbc <___vfprintf_internal_r+0x6f8>
    5b94:	d9414217 	ldw	r5,1288(sp)
    5b98:	91e5883a 	add	r18,r18,r7
    5b9c:	8c400044 	addi	r17,r17,1
    5ba0:	008001c4 	movi	r2,7
    5ba4:	a9400015 	stw	r5,0(r21)
    5ba8:	a9c00115 	stw	r7,4(r21)
    5bac:	dc800f15 	stw	r18,60(sp)
    5bb0:	dc400e15 	stw	r17,56(sp)
    5bb4:	14416716 	blt	r2,r17,6154 <___vfprintf_internal_r+0xb90>
    5bb8:	a8c00204 	addi	r3,r21,8
    5bbc:	d9814d17 	ldw	r6,1332(sp)
    5bc0:	3080010c 	andi	r2,r6,4
    5bc4:	10002826 	beq	r2,zero,5c68 <___vfprintf_internal_r+0x6a4>
    5bc8:	d8814b17 	ldw	r2,1324(sp)
    5bcc:	d9014617 	ldw	r4,1304(sp)
    5bd0:	1121c83a 	sub	r16,r2,r4
    5bd4:	0400240e 	bge	zero,r16,5c68 <___vfprintf_internal_r+0x6a4>
    5bd8:	00800404 	movi	r2,16
    5bdc:	14044f0e 	bge	r2,r16,6d1c <___vfprintf_internal_r+0x1758>
    5be0:	dc400e17 	ldw	r17,56(sp)
    5be4:	1027883a 	mov	r19,r2
    5be8:	07020034 	movhi	fp,2048
    5bec:	e7003704 	addi	fp,fp,220
    5bf0:	050001c4 	movi	r20,7
    5bf4:	00000306 	br	5c04 <___vfprintf_internal_r+0x640>
    5bf8:	843ffc04 	addi	r16,r16,-16
    5bfc:	18c00204 	addi	r3,r3,8
    5c00:	9c00110e 	bge	r19,r16,5c48 <___vfprintf_internal_r+0x684>
    5c04:	94800404 	addi	r18,r18,16
    5c08:	8c400044 	addi	r17,r17,1
    5c0c:	1f000015 	stw	fp,0(r3)
    5c10:	1cc00115 	stw	r19,4(r3)
    5c14:	dc800f15 	stw	r18,60(sp)
    5c18:	dc400e15 	stw	r17,56(sp)
    5c1c:	a47ff60e 	bge	r20,r17,5bf8 <___vfprintf_internal_r+0x634>
    5c20:	d9015017 	ldw	r4,1344(sp)
    5c24:	b00b883a 	mov	r5,r22
    5c28:	d9800d04 	addi	r6,sp,52
    5c2c:	000556c0 	call	556c <__sprint_r>
    5c30:	10001c1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5c34:	843ffc04 	addi	r16,r16,-16
    5c38:	dc800f17 	ldw	r18,60(sp)
    5c3c:	dc400e17 	ldw	r17,56(sp)
    5c40:	d8c01a04 	addi	r3,sp,104
    5c44:	9c3fef16 	blt	r19,r16,5c04 <___vfprintf_internal_r+0x640>
    5c48:	9425883a 	add	r18,r18,r16
    5c4c:	8c400044 	addi	r17,r17,1
    5c50:	008001c4 	movi	r2,7
    5c54:	1f000015 	stw	fp,0(r3)
    5c58:	1c000115 	stw	r16,4(r3)
    5c5c:	dc800f15 	stw	r18,60(sp)
    5c60:	dc400e15 	stw	r17,56(sp)
    5c64:	1440cb16 	blt	r2,r17,5f94 <___vfprintf_internal_r+0x9d0>
    5c68:	d8814b17 	ldw	r2,1324(sp)
    5c6c:	d9414617 	ldw	r5,1304(sp)
    5c70:	1140010e 	bge	r2,r5,5c78 <___vfprintf_internal_r+0x6b4>
    5c74:	2805883a 	mov	r2,r5
    5c78:	d9814c17 	ldw	r6,1328(sp)
    5c7c:	308d883a 	add	r6,r6,r2
    5c80:	d9814c15 	stw	r6,1328(sp)
    5c84:	90013b1e 	bne	r18,zero,6174 <___vfprintf_internal_r+0xbb0>
    5c88:	d9c14117 	ldw	r7,1284(sp)
    5c8c:	dd401a04 	addi	r21,sp,104
    5c90:	d8000e15 	stw	zero,56(sp)
    5c94:	003ea706 	br	5734 <___vfprintf_internal_r+0x170>
    5c98:	d8800f17 	ldw	r2,60(sp)
    5c9c:	10053f1e 	bne	r2,zero,719c <___vfprintf_internal_r+0x1bd8>
    5ca0:	d8000e15 	stw	zero,56(sp)
    5ca4:	b080030b 	ldhu	r2,12(r22)
    5ca8:	1080100c 	andi	r2,r2,64
    5cac:	103e8726 	beq	r2,zero,56cc <___vfprintf_internal_r+0x108>
    5cb0:	00bfffc4 	movi	r2,-1
    5cb4:	d8814c15 	stw	r2,1328(sp)
    5cb8:	003e8406 	br	56cc <___vfprintf_internal_r+0x108>
    5cbc:	d9814e17 	ldw	r6,1336(sp)
    5cc0:	00801944 	movi	r2,101
    5cc4:	11806e16 	blt	r2,r6,5e80 <___vfprintf_internal_r+0x8bc>
    5cc8:	d9414817 	ldw	r5,1312(sp)
    5ccc:	00c00044 	movi	r3,1
    5cd0:	1943430e 	bge	r3,r5,69e0 <___vfprintf_internal_r+0x141c>
    5cd4:	d8814217 	ldw	r2,1288(sp)
    5cd8:	94800044 	addi	r18,r18,1
    5cdc:	8c400044 	addi	r17,r17,1
    5ce0:	a8800015 	stw	r2,0(r21)
    5ce4:	008001c4 	movi	r2,7
    5ce8:	a8c00115 	stw	r3,4(r21)
    5cec:	dc800f15 	stw	r18,60(sp)
    5cf0:	dc400e15 	stw	r17,56(sp)
    5cf4:	1441ca16 	blt	r2,r17,6420 <___vfprintf_internal_r+0xe5c>
    5cf8:	a8c00204 	addi	r3,r21,8
    5cfc:	d9014a17 	ldw	r4,1320(sp)
    5d00:	00800044 	movi	r2,1
    5d04:	94800044 	addi	r18,r18,1
    5d08:	8c400044 	addi	r17,r17,1
    5d0c:	18800115 	stw	r2,4(r3)
    5d10:	008001c4 	movi	r2,7
    5d14:	19000015 	stw	r4,0(r3)
    5d18:	dc800f15 	stw	r18,60(sp)
    5d1c:	dc400e15 	stw	r17,56(sp)
    5d20:	1441b616 	blt	r2,r17,63fc <___vfprintf_internal_r+0xe38>
    5d24:	1cc00204 	addi	r19,r3,8
    5d28:	d9014317 	ldw	r4,1292(sp)
    5d2c:	d9414417 	ldw	r5,1296(sp)
    5d30:	000d883a 	mov	r6,zero
    5d34:	000f883a 	mov	r7,zero
    5d38:	000dcdc0 	call	dcdc <__nedf2>
    5d3c:	10017426 	beq	r2,zero,6310 <___vfprintf_internal_r+0xd4c>
    5d40:	d9414817 	ldw	r5,1312(sp)
    5d44:	d9814217 	ldw	r6,1288(sp)
    5d48:	8c400044 	addi	r17,r17,1
    5d4c:	2c85883a 	add	r2,r5,r18
    5d50:	14bfffc4 	addi	r18,r2,-1
    5d54:	28bfffc4 	addi	r2,r5,-1
    5d58:	30c00044 	addi	r3,r6,1
    5d5c:	98800115 	stw	r2,4(r19)
    5d60:	008001c4 	movi	r2,7
    5d64:	98c00015 	stw	r3,0(r19)
    5d68:	dc800f15 	stw	r18,60(sp)
    5d6c:	dc400e15 	stw	r17,56(sp)
    5d70:	14418e16 	blt	r2,r17,63ac <___vfprintf_internal_r+0xde8>
    5d74:	9cc00204 	addi	r19,r19,8
    5d78:	d9414917 	ldw	r5,1316(sp)
    5d7c:	d8800904 	addi	r2,sp,36
    5d80:	8c400044 	addi	r17,r17,1
    5d84:	9165883a 	add	r18,r18,r5
    5d88:	98800015 	stw	r2,0(r19)
    5d8c:	008001c4 	movi	r2,7
    5d90:	99400115 	stw	r5,4(r19)
    5d94:	dc800f15 	stw	r18,60(sp)
    5d98:	dc400e15 	stw	r17,56(sp)
    5d9c:	1440ed16 	blt	r2,r17,6154 <___vfprintf_internal_r+0xb90>
    5da0:	98c00204 	addi	r3,r19,8
    5da4:	003f8506 	br	5bbc <___vfprintf_internal_r+0x5f8>
    5da8:	d9814b17 	ldw	r6,1324(sp)
    5dac:	d8814617 	ldw	r2,1304(sp)
    5db0:	30a1c83a 	sub	r16,r6,r2
    5db4:	043f4b0e 	bge	zero,r16,5ae4 <___vfprintf_internal_r+0x520>
    5db8:	00800404 	movi	r2,16
    5dbc:	1404340e 	bge	r2,r16,6e90 <___vfprintf_internal_r+0x18cc>
    5dc0:	1027883a 	mov	r19,r2
    5dc4:	07020034 	movhi	fp,2048
    5dc8:	e7003304 	addi	fp,fp,204
    5dcc:	050001c4 	movi	r20,7
    5dd0:	00000306 	br	5de0 <___vfprintf_internal_r+0x81c>
    5dd4:	843ffc04 	addi	r16,r16,-16
    5dd8:	ad400204 	addi	r21,r21,8
    5ddc:	9c00130e 	bge	r19,r16,5e2c <___vfprintf_internal_r+0x868>
    5de0:	94800404 	addi	r18,r18,16
    5de4:	8c400044 	addi	r17,r17,1
    5de8:	af000015 	stw	fp,0(r21)
    5dec:	acc00115 	stw	r19,4(r21)
    5df0:	dc800f15 	stw	r18,60(sp)
    5df4:	dc400e15 	stw	r17,56(sp)
    5df8:	a47ff60e 	bge	r20,r17,5dd4 <___vfprintf_internal_r+0x810>
    5dfc:	d9015017 	ldw	r4,1344(sp)
    5e00:	b00b883a 	mov	r5,r22
    5e04:	d9800d04 	addi	r6,sp,52
    5e08:	d9c15215 	stw	r7,1352(sp)
    5e0c:	000556c0 	call	556c <__sprint_r>
    5e10:	d9c15217 	ldw	r7,1352(sp)
    5e14:	103fa31e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5e18:	843ffc04 	addi	r16,r16,-16
    5e1c:	dc800f17 	ldw	r18,60(sp)
    5e20:	dc400e17 	ldw	r17,56(sp)
    5e24:	dd401a04 	addi	r21,sp,104
    5e28:	9c3fed16 	blt	r19,r16,5de0 <___vfprintf_internal_r+0x81c>
    5e2c:	9425883a 	add	r18,r18,r16
    5e30:	8c400044 	addi	r17,r17,1
    5e34:	008001c4 	movi	r2,7
    5e38:	af000015 	stw	fp,0(r21)
    5e3c:	ac000115 	stw	r16,4(r21)
    5e40:	dc800f15 	stw	r18,60(sp)
    5e44:	dc400e15 	stw	r17,56(sp)
    5e48:	14416116 	blt	r2,r17,63d0 <___vfprintf_internal_r+0xe0c>
    5e4c:	ad400204 	addi	r21,r21,8
    5e50:	003f2406 	br	5ae4 <___vfprintf_internal_r+0x520>
    5e54:	d9015017 	ldw	r4,1344(sp)
    5e58:	00090340 	call	9034 <__sinit>
    5e5c:	d9c15217 	ldw	r7,1352(sp)
    5e60:	003def06 	br	5620 <___vfprintf_internal_r+0x5c>
    5e64:	d9015017 	ldw	r4,1344(sp)
    5e68:	b00b883a 	mov	r5,r22
    5e6c:	d9c15215 	stw	r7,1352(sp)
    5e70:	00074940 	call	7494 <__swsetup_r>
    5e74:	d9c15217 	ldw	r7,1352(sp)
    5e78:	103dee26 	beq	r2,zero,5634 <___vfprintf_internal_r+0x70>
    5e7c:	003f8c06 	br	5cb0 <___vfprintf_internal_r+0x6ec>
    5e80:	d9014317 	ldw	r4,1292(sp)
    5e84:	d9414417 	ldw	r5,1296(sp)
    5e88:	000d883a 	mov	r6,zero
    5e8c:	000f883a 	mov	r7,zero
    5e90:	000dc540 	call	dc54 <__eqdf2>
    5e94:	1000f21e 	bne	r2,zero,6260 <___vfprintf_internal_r+0xc9c>
    5e98:	00820034 	movhi	r2,2048
    5e9c:	10803204 	addi	r2,r2,200
    5ea0:	94800044 	addi	r18,r18,1
    5ea4:	8c400044 	addi	r17,r17,1
    5ea8:	a8800015 	stw	r2,0(r21)
    5eac:	00c00044 	movi	r3,1
    5eb0:	008001c4 	movi	r2,7
    5eb4:	a8c00115 	stw	r3,4(r21)
    5eb8:	dc800f15 	stw	r18,60(sp)
    5ebc:	dc400e15 	stw	r17,56(sp)
    5ec0:	1442fa16 	blt	r2,r17,6aac <___vfprintf_internal_r+0x14e8>
    5ec4:	a8c00204 	addi	r3,r21,8
    5ec8:	d8800617 	ldw	r2,24(sp)
    5ecc:	d9014817 	ldw	r4,1312(sp)
    5ed0:	11015c0e 	bge	r2,r4,6444 <___vfprintf_internal_r+0xe80>
    5ed4:	dc400e17 	ldw	r17,56(sp)
    5ed8:	d9814a17 	ldw	r6,1320(sp)
    5edc:	00800044 	movi	r2,1
    5ee0:	94800044 	addi	r18,r18,1
    5ee4:	8c400044 	addi	r17,r17,1
    5ee8:	18800115 	stw	r2,4(r3)
    5eec:	008001c4 	movi	r2,7
    5ef0:	19800015 	stw	r6,0(r3)
    5ef4:	dc800f15 	stw	r18,60(sp)
    5ef8:	dc400e15 	stw	r17,56(sp)
    5efc:	14431016 	blt	r2,r17,6b40 <___vfprintf_internal_r+0x157c>
    5f00:	18c00204 	addi	r3,r3,8
    5f04:	d8814817 	ldw	r2,1312(sp)
    5f08:	143fffc4 	addi	r16,r2,-1
    5f0c:	043f2b0e 	bge	zero,r16,5bbc <___vfprintf_internal_r+0x5f8>
    5f10:	00800404 	movi	r2,16
    5f14:	1402a20e 	bge	r2,r16,69a0 <___vfprintf_internal_r+0x13dc>
    5f18:	dc400e17 	ldw	r17,56(sp)
    5f1c:	1027883a 	mov	r19,r2
    5f20:	07020034 	movhi	fp,2048
    5f24:	e7003304 	addi	fp,fp,204
    5f28:	050001c4 	movi	r20,7
    5f2c:	00000306 	br	5f3c <___vfprintf_internal_r+0x978>
    5f30:	18c00204 	addi	r3,r3,8
    5f34:	843ffc04 	addi	r16,r16,-16
    5f38:	9c029c0e 	bge	r19,r16,69ac <___vfprintf_internal_r+0x13e8>
    5f3c:	94800404 	addi	r18,r18,16
    5f40:	8c400044 	addi	r17,r17,1
    5f44:	1f000015 	stw	fp,0(r3)
    5f48:	1cc00115 	stw	r19,4(r3)
    5f4c:	dc800f15 	stw	r18,60(sp)
    5f50:	dc400e15 	stw	r17,56(sp)
    5f54:	a47ff60e 	bge	r20,r17,5f30 <___vfprintf_internal_r+0x96c>
    5f58:	d9015017 	ldw	r4,1344(sp)
    5f5c:	b00b883a 	mov	r5,r22
    5f60:	d9800d04 	addi	r6,sp,52
    5f64:	000556c0 	call	556c <__sprint_r>
    5f68:	103f4e1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5f6c:	dc800f17 	ldw	r18,60(sp)
    5f70:	dc400e17 	ldw	r17,56(sp)
    5f74:	d8c01a04 	addi	r3,sp,104
    5f78:	003fee06 	br	5f34 <___vfprintf_internal_r+0x970>
    5f7c:	d8802d0b 	ldhu	r2,180(sp)
    5f80:	00ffffc4 	movi	r3,-1
    5f84:	d8c14c15 	stw	r3,1328(sp)
    5f88:	1080100c 	andi	r2,r2,64
    5f8c:	103dcc1e 	bne	r2,zero,56c0 <___vfprintf_internal_r+0xfc>
    5f90:	003dce06 	br	56cc <___vfprintf_internal_r+0x108>
    5f94:	d9015017 	ldw	r4,1344(sp)
    5f98:	b00b883a 	mov	r5,r22
    5f9c:	d9800d04 	addi	r6,sp,52
    5fa0:	000556c0 	call	556c <__sprint_r>
    5fa4:	103f3f1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    5fa8:	dc800f17 	ldw	r18,60(sp)
    5fac:	003f2e06 	br	5c68 <___vfprintf_internal_r+0x6a4>
    5fb0:	d9414d17 	ldw	r5,1332(sp)
    5fb4:	29400414 	ori	r5,r5,16
    5fb8:	d9414d15 	stw	r5,1332(sp)
    5fbc:	d9814d17 	ldw	r6,1332(sp)
    5fc0:	3080080c 	andi	r2,r6,32
    5fc4:	10014f1e 	bne	r2,zero,6504 <___vfprintf_internal_r+0xf40>
    5fc8:	d8c14d17 	ldw	r3,1332(sp)
    5fcc:	1880040c 	andi	r2,r3,16
    5fd0:	1002ea1e 	bne	r2,zero,6b7c <___vfprintf_internal_r+0x15b8>
    5fd4:	d9014d17 	ldw	r4,1332(sp)
    5fd8:	2080100c 	andi	r2,r4,64
    5fdc:	1002e726 	beq	r2,zero,6b7c <___vfprintf_internal_r+0x15b8>
    5fe0:	3880000f 	ldh	r2,0(r7)
    5fe4:	39c00104 	addi	r7,r7,4
    5fe8:	d9c14115 	stw	r7,1284(sp)
    5fec:	1023d7fa 	srai	r17,r2,31
    5ff0:	1021883a 	mov	r16,r2
    5ff4:	88037216 	blt	r17,zero,6dc0 <___vfprintf_internal_r+0x17fc>
    5ff8:	01000044 	movi	r4,1
    5ffc:	98000416 	blt	r19,zero,6010 <___vfprintf_internal_r+0xa4c>
    6000:	d8c14d17 	ldw	r3,1332(sp)
    6004:	00bfdfc4 	movi	r2,-129
    6008:	1886703a 	and	r3,r3,r2
    600c:	d8c14d15 	stw	r3,1332(sp)
    6010:	8444b03a 	or	r2,r16,r17
    6014:	1002261e 	bne	r2,zero,68b0 <___vfprintf_internal_r+0x12ec>
    6018:	9802251e 	bne	r19,zero,68b0 <___vfprintf_internal_r+0x12ec>
    601c:	20803fcc 	andi	r2,r4,255
    6020:	10029b26 	beq	r2,zero,6a90 <___vfprintf_internal_r+0x14cc>
    6024:	d8c01a04 	addi	r3,sp,104
    6028:	dd001004 	addi	r20,sp,64
    602c:	d8c14215 	stw	r3,1288(sp)
    6030:	d8c14217 	ldw	r3,1288(sp)
    6034:	dcc14615 	stw	r19,1304(sp)
    6038:	a0c5c83a 	sub	r2,r20,r3
    603c:	11c00a04 	addi	r7,r2,40
    6040:	99c0010e 	bge	r19,r7,6048 <___vfprintf_internal_r+0xa84>
    6044:	d9c14615 	stw	r7,1304(sp)
    6048:	dcc14715 	stw	r19,1308(sp)
    604c:	d8800407 	ldb	r2,16(sp)
    6050:	103e4c26 	beq	r2,zero,5984 <___vfprintf_internal_r+0x3c0>
    6054:	d8814617 	ldw	r2,1304(sp)
    6058:	10800044 	addi	r2,r2,1
    605c:	d8814615 	stw	r2,1304(sp)
    6060:	003e4806 	br	5984 <___vfprintf_internal_r+0x3c0>
    6064:	d9814d17 	ldw	r6,1332(sp)
    6068:	31800414 	ori	r6,r6,16
    606c:	d9814d15 	stw	r6,1332(sp)
    6070:	d8c14d17 	ldw	r3,1332(sp)
    6074:	1880080c 	andi	r2,r3,32
    6078:	1001271e 	bne	r2,zero,6518 <___vfprintf_internal_r+0xf54>
    607c:	d9414d17 	ldw	r5,1332(sp)
    6080:	2880040c 	andi	r2,r5,16
    6084:	1002b61e 	bne	r2,zero,6b60 <___vfprintf_internal_r+0x159c>
    6088:	d9814d17 	ldw	r6,1332(sp)
    608c:	3080100c 	andi	r2,r6,64
    6090:	1002b326 	beq	r2,zero,6b60 <___vfprintf_internal_r+0x159c>
    6094:	3c00000b 	ldhu	r16,0(r7)
    6098:	0009883a 	mov	r4,zero
    609c:	39c00104 	addi	r7,r7,4
    60a0:	0023883a 	mov	r17,zero
    60a4:	d9c14115 	stw	r7,1284(sp)
    60a8:	d8000405 	stb	zero,16(sp)
    60ac:	003fd306 	br	5ffc <___vfprintf_internal_r+0xa38>
    60b0:	d9014d17 	ldw	r4,1332(sp)
    60b4:	21000414 	ori	r4,r4,16
    60b8:	d9014d15 	stw	r4,1332(sp)
    60bc:	d9414d17 	ldw	r5,1332(sp)
    60c0:	2880080c 	andi	r2,r5,32
    60c4:	1001081e 	bne	r2,zero,64e8 <___vfprintf_internal_r+0xf24>
    60c8:	d8c14d17 	ldw	r3,1332(sp)
    60cc:	1880040c 	andi	r2,r3,16
    60d0:	1002b01e 	bne	r2,zero,6b94 <___vfprintf_internal_r+0x15d0>
    60d4:	d9014d17 	ldw	r4,1332(sp)
    60d8:	2080100c 	andi	r2,r4,64
    60dc:	1002ad26 	beq	r2,zero,6b94 <___vfprintf_internal_r+0x15d0>
    60e0:	3c00000b 	ldhu	r16,0(r7)
    60e4:	01000044 	movi	r4,1
    60e8:	39c00104 	addi	r7,r7,4
    60ec:	0023883a 	mov	r17,zero
    60f0:	d9c14115 	stw	r7,1284(sp)
    60f4:	d8000405 	stb	zero,16(sp)
    60f8:	003fc006 	br	5ffc <___vfprintf_internal_r+0xa38>
    60fc:	d9015017 	ldw	r4,1344(sp)
    6100:	b00b883a 	mov	r5,r22
    6104:	d9800d04 	addi	r6,sp,52
    6108:	000556c0 	call	556c <__sprint_r>
    610c:	103ee51e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6110:	dc800f17 	ldw	r18,60(sp)
    6114:	d8c01a04 	addi	r3,sp,104
    6118:	d9814d17 	ldw	r6,1332(sp)
    611c:	3080004c 	andi	r2,r6,1
    6120:	1005003a 	cmpeq	r2,r2,zero
    6124:	103ea51e 	bne	r2,zero,5bbc <___vfprintf_internal_r+0x5f8>
    6128:	00800044 	movi	r2,1
    612c:	dc400e17 	ldw	r17,56(sp)
    6130:	18800115 	stw	r2,4(r3)
    6134:	d8814a17 	ldw	r2,1320(sp)
    6138:	94800044 	addi	r18,r18,1
    613c:	8c400044 	addi	r17,r17,1
    6140:	18800015 	stw	r2,0(r3)
    6144:	008001c4 	movi	r2,7
    6148:	dc800f15 	stw	r18,60(sp)
    614c:	dc400e15 	stw	r17,56(sp)
    6150:	14421e0e 	bge	r2,r17,69cc <___vfprintf_internal_r+0x1408>
    6154:	d9015017 	ldw	r4,1344(sp)
    6158:	b00b883a 	mov	r5,r22
    615c:	d9800d04 	addi	r6,sp,52
    6160:	000556c0 	call	556c <__sprint_r>
    6164:	103ecf1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6168:	dc800f17 	ldw	r18,60(sp)
    616c:	d8c01a04 	addi	r3,sp,104
    6170:	003e9206 	br	5bbc <___vfprintf_internal_r+0x5f8>
    6174:	d9015017 	ldw	r4,1344(sp)
    6178:	b00b883a 	mov	r5,r22
    617c:	d9800d04 	addi	r6,sp,52
    6180:	000556c0 	call	556c <__sprint_r>
    6184:	103ec026 	beq	r2,zero,5c88 <___vfprintf_internal_r+0x6c4>
    6188:	003ec606 	br	5ca4 <___vfprintf_internal_r+0x6e0>
    618c:	d9015017 	ldw	r4,1344(sp)
    6190:	b00b883a 	mov	r5,r22
    6194:	d9800d04 	addi	r6,sp,52
    6198:	d9c15215 	stw	r7,1352(sp)
    619c:	000556c0 	call	556c <__sprint_r>
    61a0:	d9c15217 	ldw	r7,1352(sp)
    61a4:	103ebf1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    61a8:	dc800f17 	ldw	r18,60(sp)
    61ac:	dc400e17 	ldw	r17,56(sp)
    61b0:	dd401a04 	addi	r21,sp,104
    61b4:	003e7406 	br	5b88 <___vfprintf_internal_r+0x5c4>
    61b8:	d9015017 	ldw	r4,1344(sp)
    61bc:	b00b883a 	mov	r5,r22
    61c0:	d9800d04 	addi	r6,sp,52
    61c4:	d9c15215 	stw	r7,1352(sp)
    61c8:	000556c0 	call	556c <__sprint_r>
    61cc:	d9c15217 	ldw	r7,1352(sp)
    61d0:	103eb41e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    61d4:	dd401a04 	addi	r21,sp,104
    61d8:	003d6d06 	br	5790 <___vfprintf_internal_r+0x1cc>
    61dc:	d9015017 	ldw	r4,1344(sp)
    61e0:	b00b883a 	mov	r5,r22
    61e4:	d9800d04 	addi	r6,sp,52
    61e8:	d9c15215 	stw	r7,1352(sp)
    61ec:	000556c0 	call	556c <__sprint_r>
    61f0:	d9c15217 	ldw	r7,1352(sp)
    61f4:	103eab1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    61f8:	dc800f17 	ldw	r18,60(sp)
    61fc:	dc400e17 	ldw	r17,56(sp)
    6200:	dd401a04 	addi	r21,sp,104
    6204:	003e3406 	br	5ad8 <___vfprintf_internal_r+0x514>
    6208:	d9015017 	ldw	r4,1344(sp)
    620c:	b00b883a 	mov	r5,r22
    6210:	d9800d04 	addi	r6,sp,52
    6214:	d9c15215 	stw	r7,1352(sp)
    6218:	000556c0 	call	556c <__sprint_r>
    621c:	d9c15217 	ldw	r7,1352(sp)
    6220:	103ea01e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6224:	dc800f17 	ldw	r18,60(sp)
    6228:	dc400e17 	ldw	r17,56(sp)
    622c:	dd401a04 	addi	r21,sp,104
    6230:	003e1c06 	br	5aa4 <___vfprintf_internal_r+0x4e0>
    6234:	d9015017 	ldw	r4,1344(sp)
    6238:	b00b883a 	mov	r5,r22
    623c:	d9800d04 	addi	r6,sp,52
    6240:	d9c15215 	stw	r7,1352(sp)
    6244:	000556c0 	call	556c <__sprint_r>
    6248:	d9c15217 	ldw	r7,1352(sp)
    624c:	103e951e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6250:	dc800f17 	ldw	r18,60(sp)
    6254:	dc400e17 	ldw	r17,56(sp)
    6258:	dd401a04 	addi	r21,sp,104
    625c:	003e0406 	br	5a70 <___vfprintf_internal_r+0x4ac>
    6260:	d9000617 	ldw	r4,24(sp)
    6264:	0102520e 	bge	zero,r4,6bb0 <___vfprintf_internal_r+0x15ec>
    6268:	d9814817 	ldw	r6,1312(sp)
    626c:	21807a16 	blt	r4,r6,6458 <___vfprintf_internal_r+0xe94>
    6270:	d8814217 	ldw	r2,1288(sp)
    6274:	91a5883a 	add	r18,r18,r6
    6278:	8c400044 	addi	r17,r17,1
    627c:	a8800015 	stw	r2,0(r21)
    6280:	008001c4 	movi	r2,7
    6284:	a9800115 	stw	r6,4(r21)
    6288:	dc800f15 	stw	r18,60(sp)
    628c:	dc400e15 	stw	r17,56(sp)
    6290:	1442f616 	blt	r2,r17,6e6c <___vfprintf_internal_r+0x18a8>
    6294:	a8c00204 	addi	r3,r21,8
    6298:	d9414817 	ldw	r5,1312(sp)
    629c:	2161c83a 	sub	r16,r4,r5
    62a0:	043f9d0e 	bge	zero,r16,6118 <___vfprintf_internal_r+0xb54>
    62a4:	00800404 	movi	r2,16
    62a8:	1402130e 	bge	r2,r16,6af8 <___vfprintf_internal_r+0x1534>
    62ac:	dc400e17 	ldw	r17,56(sp)
    62b0:	1027883a 	mov	r19,r2
    62b4:	07020034 	movhi	fp,2048
    62b8:	e7003304 	addi	fp,fp,204
    62bc:	050001c4 	movi	r20,7
    62c0:	00000306 	br	62d0 <___vfprintf_internal_r+0xd0c>
    62c4:	18c00204 	addi	r3,r3,8
    62c8:	843ffc04 	addi	r16,r16,-16
    62cc:	9c020d0e 	bge	r19,r16,6b04 <___vfprintf_internal_r+0x1540>
    62d0:	94800404 	addi	r18,r18,16
    62d4:	8c400044 	addi	r17,r17,1
    62d8:	1f000015 	stw	fp,0(r3)
    62dc:	1cc00115 	stw	r19,4(r3)
    62e0:	dc800f15 	stw	r18,60(sp)
    62e4:	dc400e15 	stw	r17,56(sp)
    62e8:	a47ff60e 	bge	r20,r17,62c4 <___vfprintf_internal_r+0xd00>
    62ec:	d9015017 	ldw	r4,1344(sp)
    62f0:	b00b883a 	mov	r5,r22
    62f4:	d9800d04 	addi	r6,sp,52
    62f8:	000556c0 	call	556c <__sprint_r>
    62fc:	103e691e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6300:	dc800f17 	ldw	r18,60(sp)
    6304:	dc400e17 	ldw	r17,56(sp)
    6308:	d8c01a04 	addi	r3,sp,104
    630c:	003fee06 	br	62c8 <___vfprintf_internal_r+0xd04>
    6310:	d8814817 	ldw	r2,1312(sp)
    6314:	143fffc4 	addi	r16,r2,-1
    6318:	043e970e 	bge	zero,r16,5d78 <___vfprintf_internal_r+0x7b4>
    631c:	00800404 	movi	r2,16
    6320:	1400180e 	bge	r2,r16,6384 <___vfprintf_internal_r+0xdc0>
    6324:	1029883a 	mov	r20,r2
    6328:	07020034 	movhi	fp,2048
    632c:	e7003304 	addi	fp,fp,204
    6330:	054001c4 	movi	r21,7
    6334:	00000306 	br	6344 <___vfprintf_internal_r+0xd80>
    6338:	9cc00204 	addi	r19,r19,8
    633c:	843ffc04 	addi	r16,r16,-16
    6340:	a400120e 	bge	r20,r16,638c <___vfprintf_internal_r+0xdc8>
    6344:	94800404 	addi	r18,r18,16
    6348:	8c400044 	addi	r17,r17,1
    634c:	9f000015 	stw	fp,0(r19)
    6350:	9d000115 	stw	r20,4(r19)
    6354:	dc800f15 	stw	r18,60(sp)
    6358:	dc400e15 	stw	r17,56(sp)
    635c:	ac7ff60e 	bge	r21,r17,6338 <___vfprintf_internal_r+0xd74>
    6360:	d9015017 	ldw	r4,1344(sp)
    6364:	b00b883a 	mov	r5,r22
    6368:	d9800d04 	addi	r6,sp,52
    636c:	000556c0 	call	556c <__sprint_r>
    6370:	103e4c1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6374:	dc800f17 	ldw	r18,60(sp)
    6378:	dc400e17 	ldw	r17,56(sp)
    637c:	dcc01a04 	addi	r19,sp,104
    6380:	003fee06 	br	633c <___vfprintf_internal_r+0xd78>
    6384:	07020034 	movhi	fp,2048
    6388:	e7003304 	addi	fp,fp,204
    638c:	9425883a 	add	r18,r18,r16
    6390:	8c400044 	addi	r17,r17,1
    6394:	008001c4 	movi	r2,7
    6398:	9f000015 	stw	fp,0(r19)
    639c:	9c000115 	stw	r16,4(r19)
    63a0:	dc800f15 	stw	r18,60(sp)
    63a4:	dc400e15 	stw	r17,56(sp)
    63a8:	147e720e 	bge	r2,r17,5d74 <___vfprintf_internal_r+0x7b0>
    63ac:	d9015017 	ldw	r4,1344(sp)
    63b0:	b00b883a 	mov	r5,r22
    63b4:	d9800d04 	addi	r6,sp,52
    63b8:	000556c0 	call	556c <__sprint_r>
    63bc:	103e391e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    63c0:	dc800f17 	ldw	r18,60(sp)
    63c4:	dc400e17 	ldw	r17,56(sp)
    63c8:	dcc01a04 	addi	r19,sp,104
    63cc:	003e6a06 	br	5d78 <___vfprintf_internal_r+0x7b4>
    63d0:	d9015017 	ldw	r4,1344(sp)
    63d4:	b00b883a 	mov	r5,r22
    63d8:	d9800d04 	addi	r6,sp,52
    63dc:	d9c15215 	stw	r7,1352(sp)
    63e0:	000556c0 	call	556c <__sprint_r>
    63e4:	d9c15217 	ldw	r7,1352(sp)
    63e8:	103e2e1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    63ec:	dc800f17 	ldw	r18,60(sp)
    63f0:	dc400e17 	ldw	r17,56(sp)
    63f4:	dd401a04 	addi	r21,sp,104
    63f8:	003dba06 	br	5ae4 <___vfprintf_internal_r+0x520>
    63fc:	d9015017 	ldw	r4,1344(sp)
    6400:	b00b883a 	mov	r5,r22
    6404:	d9800d04 	addi	r6,sp,52
    6408:	000556c0 	call	556c <__sprint_r>
    640c:	103e251e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6410:	dc800f17 	ldw	r18,60(sp)
    6414:	dc400e17 	ldw	r17,56(sp)
    6418:	dcc01a04 	addi	r19,sp,104
    641c:	003e4206 	br	5d28 <___vfprintf_internal_r+0x764>
    6420:	d9015017 	ldw	r4,1344(sp)
    6424:	b00b883a 	mov	r5,r22
    6428:	d9800d04 	addi	r6,sp,52
    642c:	000556c0 	call	556c <__sprint_r>
    6430:	103e1c1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6434:	dc800f17 	ldw	r18,60(sp)
    6438:	dc400e17 	ldw	r17,56(sp)
    643c:	d8c01a04 	addi	r3,sp,104
    6440:	003e2e06 	br	5cfc <___vfprintf_internal_r+0x738>
    6444:	d9414d17 	ldw	r5,1332(sp)
    6448:	2880004c 	andi	r2,r5,1
    644c:	1005003a 	cmpeq	r2,r2,zero
    6450:	103dda1e 	bne	r2,zero,5bbc <___vfprintf_internal_r+0x5f8>
    6454:	003e9f06 	br	5ed4 <___vfprintf_internal_r+0x910>
    6458:	d8c14217 	ldw	r3,1288(sp)
    645c:	9125883a 	add	r18,r18,r4
    6460:	8c400044 	addi	r17,r17,1
    6464:	008001c4 	movi	r2,7
    6468:	a8c00015 	stw	r3,0(r21)
    646c:	a9000115 	stw	r4,4(r21)
    6470:	dc800f15 	stw	r18,60(sp)
    6474:	dc400e15 	stw	r17,56(sp)
    6478:	14426616 	blt	r2,r17,6e14 <___vfprintf_internal_r+0x1850>
    647c:	a8c00204 	addi	r3,r21,8
    6480:	d9414a17 	ldw	r5,1320(sp)
    6484:	00800044 	movi	r2,1
    6488:	94800044 	addi	r18,r18,1
    648c:	8c400044 	addi	r17,r17,1
    6490:	18800115 	stw	r2,4(r3)
    6494:	008001c4 	movi	r2,7
    6498:	19400015 	stw	r5,0(r3)
    649c:	dc800f15 	stw	r18,60(sp)
    64a0:	dc400e15 	stw	r17,56(sp)
    64a4:	2021883a 	mov	r16,r4
    64a8:	14425016 	blt	r2,r17,6dec <___vfprintf_internal_r+0x1828>
    64ac:	19400204 	addi	r5,r3,8
    64b0:	d9814817 	ldw	r6,1312(sp)
    64b4:	8c400044 	addi	r17,r17,1
    64b8:	dc400e15 	stw	r17,56(sp)
    64bc:	3107c83a 	sub	r3,r6,r4
    64c0:	d9014217 	ldw	r4,1288(sp)
    64c4:	90e5883a 	add	r18,r18,r3
    64c8:	28c00115 	stw	r3,4(r5)
    64cc:	8105883a 	add	r2,r16,r4
    64d0:	28800015 	stw	r2,0(r5)
    64d4:	008001c4 	movi	r2,7
    64d8:	dc800f15 	stw	r18,60(sp)
    64dc:	147f1d16 	blt	r2,r17,6154 <___vfprintf_internal_r+0xb90>
    64e0:	28c00204 	addi	r3,r5,8
    64e4:	003db506 	br	5bbc <___vfprintf_internal_r+0x5f8>
    64e8:	3c000017 	ldw	r16,0(r7)
    64ec:	3c400117 	ldw	r17,4(r7)
    64f0:	39800204 	addi	r6,r7,8
    64f4:	01000044 	movi	r4,1
    64f8:	d9814115 	stw	r6,1284(sp)
    64fc:	d8000405 	stb	zero,16(sp)
    6500:	003ebe06 	br	5ffc <___vfprintf_internal_r+0xa38>
    6504:	3c000017 	ldw	r16,0(r7)
    6508:	3c400117 	ldw	r17,4(r7)
    650c:	38800204 	addi	r2,r7,8
    6510:	d8814115 	stw	r2,1284(sp)
    6514:	003eb706 	br	5ff4 <___vfprintf_internal_r+0xa30>
    6518:	3c000017 	ldw	r16,0(r7)
    651c:	3c400117 	ldw	r17,4(r7)
    6520:	39000204 	addi	r4,r7,8
    6524:	d9014115 	stw	r4,1284(sp)
    6528:	0009883a 	mov	r4,zero
    652c:	d8000405 	stb	zero,16(sp)
    6530:	003eb206 	br	5ffc <___vfprintf_internal_r+0xa38>
    6534:	38c00017 	ldw	r3,0(r7)
    6538:	39c00104 	addi	r7,r7,4
    653c:	d8c14b15 	stw	r3,1324(sp)
    6540:	1800d10e 	bge	r3,zero,6888 <___vfprintf_internal_r+0x12c4>
    6544:	00c7c83a 	sub	r3,zero,r3
    6548:	d8c14b15 	stw	r3,1324(sp)
    654c:	d9014d17 	ldw	r4,1332(sp)
    6550:	b8c00007 	ldb	r3,0(r23)
    6554:	21000114 	ori	r4,r4,4
    6558:	d9014d15 	stw	r4,1332(sp)
    655c:	003c9806 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6560:	d9814d17 	ldw	r6,1332(sp)
    6564:	3080080c 	andi	r2,r6,32
    6568:	1001f026 	beq	r2,zero,6d2c <___vfprintf_internal_r+0x1768>
    656c:	d9014c17 	ldw	r4,1328(sp)
    6570:	38800017 	ldw	r2,0(r7)
    6574:	39c00104 	addi	r7,r7,4
    6578:	d9c14115 	stw	r7,1284(sp)
    657c:	2007d7fa 	srai	r3,r4,31
    6580:	d9c14117 	ldw	r7,1284(sp)
    6584:	11000015 	stw	r4,0(r2)
    6588:	10c00115 	stw	r3,4(r2)
    658c:	003c6906 	br	5734 <___vfprintf_internal_r+0x170>
    6590:	b8c00007 	ldb	r3,0(r23)
    6594:	00801b04 	movi	r2,108
    6598:	18824f26 	beq	r3,r2,6ed8 <___vfprintf_internal_r+0x1914>
    659c:	d9414d17 	ldw	r5,1332(sp)
    65a0:	29400414 	ori	r5,r5,16
    65a4:	d9414d15 	stw	r5,1332(sp)
    65a8:	003c8506 	br	57c0 <___vfprintf_internal_r+0x1fc>
    65ac:	d9814d17 	ldw	r6,1332(sp)
    65b0:	b8c00007 	ldb	r3,0(r23)
    65b4:	31800814 	ori	r6,r6,32
    65b8:	d9814d15 	stw	r6,1332(sp)
    65bc:	003c8006 	br	57c0 <___vfprintf_internal_r+0x1fc>
    65c0:	d8814d17 	ldw	r2,1332(sp)
    65c4:	3c000017 	ldw	r16,0(r7)
    65c8:	00c01e04 	movi	r3,120
    65cc:	10800094 	ori	r2,r2,2
    65d0:	d8814d15 	stw	r2,1332(sp)
    65d4:	39c00104 	addi	r7,r7,4
    65d8:	01420034 	movhi	r5,2048
    65dc:	29401b04 	addi	r5,r5,108
    65e0:	00800c04 	movi	r2,48
    65e4:	0023883a 	mov	r17,zero
    65e8:	01000084 	movi	r4,2
    65ec:	d9c14115 	stw	r7,1284(sp)
    65f0:	d8c14e15 	stw	r3,1336(sp)
    65f4:	d9414515 	stw	r5,1300(sp)
    65f8:	d8800505 	stb	r2,20(sp)
    65fc:	d8c00545 	stb	r3,21(sp)
    6600:	d8000405 	stb	zero,16(sp)
    6604:	003e7d06 	br	5ffc <___vfprintf_internal_r+0xa38>
    6608:	d8814d17 	ldw	r2,1332(sp)
    660c:	b8c00007 	ldb	r3,0(r23)
    6610:	10801014 	ori	r2,r2,64
    6614:	d8814d15 	stw	r2,1332(sp)
    6618:	003c6906 	br	57c0 <___vfprintf_internal_r+0x1fc>
    661c:	d9414d17 	ldw	r5,1332(sp)
    6620:	2880020c 	andi	r2,r5,8
    6624:	1001df26 	beq	r2,zero,6da4 <___vfprintf_internal_r+0x17e0>
    6628:	39800017 	ldw	r6,0(r7)
    662c:	38800204 	addi	r2,r7,8
    6630:	d8814115 	stw	r2,1284(sp)
    6634:	d9814315 	stw	r6,1292(sp)
    6638:	39c00117 	ldw	r7,4(r7)
    663c:	d9c14415 	stw	r7,1296(sp)
    6640:	d9014317 	ldw	r4,1292(sp)
    6644:	d9414417 	ldw	r5,1296(sp)
    6648:	000be2c0 	call	be2c <__isinfd>
    664c:	10021726 	beq	r2,zero,6eac <___vfprintf_internal_r+0x18e8>
    6650:	d9014317 	ldw	r4,1292(sp)
    6654:	d9414417 	ldw	r5,1296(sp)
    6658:	000d883a 	mov	r6,zero
    665c:	000f883a 	mov	r7,zero
    6660:	000de740 	call	de74 <__ltdf2>
    6664:	1002ca16 	blt	r2,zero,7190 <___vfprintf_internal_r+0x1bcc>
    6668:	d9414e17 	ldw	r5,1336(sp)
    666c:	008011c4 	movi	r2,71
    6670:	11420a16 	blt	r2,r5,6e9c <___vfprintf_internal_r+0x18d8>
    6674:	01820034 	movhi	r6,2048
    6678:	31802004 	addi	r6,r6,128
    667c:	d9814215 	stw	r6,1288(sp)
    6680:	d9014d17 	ldw	r4,1332(sp)
    6684:	00c000c4 	movi	r3,3
    6688:	00bfdfc4 	movi	r2,-129
    668c:	2088703a 	and	r4,r4,r2
    6690:	180f883a 	mov	r7,r3
    6694:	d8c14615 	stw	r3,1304(sp)
    6698:	d9014d15 	stw	r4,1332(sp)
    669c:	d8014715 	stw	zero,1308(sp)
    66a0:	003e6a06 	br	604c <___vfprintf_internal_r+0xa88>
    66a4:	38800017 	ldw	r2,0(r7)
    66a8:	00c00044 	movi	r3,1
    66ac:	39c00104 	addi	r7,r7,4
    66b0:	d9c14115 	stw	r7,1284(sp)
    66b4:	d9001004 	addi	r4,sp,64
    66b8:	180f883a 	mov	r7,r3
    66bc:	d8c14615 	stw	r3,1304(sp)
    66c0:	d9014215 	stw	r4,1288(sp)
    66c4:	d8801005 	stb	r2,64(sp)
    66c8:	d8000405 	stb	zero,16(sp)
    66cc:	003cac06 	br	5980 <___vfprintf_internal_r+0x3bc>
    66d0:	01420034 	movhi	r5,2048
    66d4:	29402604 	addi	r5,r5,152
    66d8:	d9414515 	stw	r5,1300(sp)
    66dc:	d9814d17 	ldw	r6,1332(sp)
    66e0:	3080080c 	andi	r2,r6,32
    66e4:	1000f926 	beq	r2,zero,6acc <___vfprintf_internal_r+0x1508>
    66e8:	3c000017 	ldw	r16,0(r7)
    66ec:	3c400117 	ldw	r17,4(r7)
    66f0:	38800204 	addi	r2,r7,8
    66f4:	d8814115 	stw	r2,1284(sp)
    66f8:	d9414d17 	ldw	r5,1332(sp)
    66fc:	2880004c 	andi	r2,r5,1
    6700:	1005003a 	cmpeq	r2,r2,zero
    6704:	1000b31e 	bne	r2,zero,69d4 <___vfprintf_internal_r+0x1410>
    6708:	8444b03a 	or	r2,r16,r17
    670c:	1000b126 	beq	r2,zero,69d4 <___vfprintf_internal_r+0x1410>
    6710:	d9814e17 	ldw	r6,1336(sp)
    6714:	29400094 	ori	r5,r5,2
    6718:	00800c04 	movi	r2,48
    671c:	01000084 	movi	r4,2
    6720:	d9414d15 	stw	r5,1332(sp)
    6724:	d8800505 	stb	r2,20(sp)
    6728:	d9800545 	stb	r6,21(sp)
    672c:	d8000405 	stb	zero,16(sp)
    6730:	003e3206 	br	5ffc <___vfprintf_internal_r+0xa38>
    6734:	01820034 	movhi	r6,2048
    6738:	31801b04 	addi	r6,r6,108
    673c:	d9814515 	stw	r6,1300(sp)
    6740:	003fe606 	br	66dc <___vfprintf_internal_r+0x1118>
    6744:	00800ac4 	movi	r2,43
    6748:	d8800405 	stb	r2,16(sp)
    674c:	b8c00007 	ldb	r3,0(r23)
    6750:	003c1b06 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6754:	d8814d17 	ldw	r2,1332(sp)
    6758:	b8c00007 	ldb	r3,0(r23)
    675c:	10800054 	ori	r2,r2,1
    6760:	d8814d15 	stw	r2,1332(sp)
    6764:	003c1606 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6768:	d8800407 	ldb	r2,16(sp)
    676c:	1000461e 	bne	r2,zero,6888 <___vfprintf_internal_r+0x12c4>
    6770:	00800804 	movi	r2,32
    6774:	d8800405 	stb	r2,16(sp)
    6778:	b8c00007 	ldb	r3,0(r23)
    677c:	003c1006 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6780:	d9814d17 	ldw	r6,1332(sp)
    6784:	b8c00007 	ldb	r3,0(r23)
    6788:	31800214 	ori	r6,r6,8
    678c:	d9814d15 	stw	r6,1332(sp)
    6790:	003c0b06 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6794:	0007883a 	mov	r3,zero
    6798:	01000244 	movi	r4,9
    679c:	188002a4 	muli	r2,r3,10
    67a0:	b8c00007 	ldb	r3,0(r23)
    67a4:	d9814e17 	ldw	r6,1336(sp)
    67a8:	bdc00044 	addi	r23,r23,1
    67ac:	d8c14e15 	stw	r3,1336(sp)
    67b0:	d9414e17 	ldw	r5,1336(sp)
    67b4:	3085883a 	add	r2,r6,r2
    67b8:	10fff404 	addi	r3,r2,-48
    67bc:	28bff404 	addi	r2,r5,-48
    67c0:	20bff62e 	bgeu	r4,r2,679c <___vfprintf_internal_r+0x11d8>
    67c4:	d8c14b15 	stw	r3,1324(sp)
    67c8:	003bff06 	br	57c8 <___vfprintf_internal_r+0x204>
    67cc:	d9414d17 	ldw	r5,1332(sp)
    67d0:	b8c00007 	ldb	r3,0(r23)
    67d4:	29402014 	ori	r5,r5,128
    67d8:	d9414d15 	stw	r5,1332(sp)
    67dc:	003bf806 	br	57c0 <___vfprintf_internal_r+0x1fc>
    67e0:	b8c00007 	ldb	r3,0(r23)
    67e4:	00800a84 	movi	r2,42
    67e8:	bdc00044 	addi	r23,r23,1
    67ec:	18831526 	beq	r3,r2,7444 <___vfprintf_internal_r+0x1e80>
    67f0:	d8c14e15 	stw	r3,1336(sp)
    67f4:	18bff404 	addi	r2,r3,-48
    67f8:	00c00244 	movi	r3,9
    67fc:	18827836 	bltu	r3,r2,71e0 <___vfprintf_internal_r+0x1c1c>
    6800:	000d883a 	mov	r6,zero
    6804:	308002a4 	muli	r2,r6,10
    6808:	b9800007 	ldb	r6,0(r23)
    680c:	d9414e17 	ldw	r5,1336(sp)
    6810:	bdc00044 	addi	r23,r23,1
    6814:	d9814e15 	stw	r6,1336(sp)
    6818:	d9014e17 	ldw	r4,1336(sp)
    681c:	1145883a 	add	r2,r2,r5
    6820:	11bff404 	addi	r6,r2,-48
    6824:	20bff404 	addi	r2,r4,-48
    6828:	18bff62e 	bgeu	r3,r2,6804 <___vfprintf_internal_r+0x1240>
    682c:	3027883a 	mov	r19,r6
    6830:	303be50e 	bge	r6,zero,57c8 <___vfprintf_internal_r+0x204>
    6834:	04ffffc4 	movi	r19,-1
    6838:	003be306 	br	57c8 <___vfprintf_internal_r+0x204>
    683c:	d8000405 	stb	zero,16(sp)
    6840:	39800017 	ldw	r6,0(r7)
    6844:	39c00104 	addi	r7,r7,4
    6848:	d9c14115 	stw	r7,1284(sp)
    684c:	d9814215 	stw	r6,1288(sp)
    6850:	3001c926 	beq	r6,zero,6f78 <___vfprintf_internal_r+0x19b4>
    6854:	98000e16 	blt	r19,zero,6890 <___vfprintf_internal_r+0x12cc>
    6858:	d9014217 	ldw	r4,1288(sp)
    685c:	000b883a 	mov	r5,zero
    6860:	980d883a 	mov	r6,r19
    6864:	000a6800 	call	a680 <memchr>
    6868:	10025926 	beq	r2,zero,71d0 <___vfprintf_internal_r+0x1c0c>
    686c:	d8c14217 	ldw	r3,1288(sp)
    6870:	10cfc83a 	sub	r7,r2,r3
    6874:	99c19e16 	blt	r19,r7,6ef0 <___vfprintf_internal_r+0x192c>
    6878:	d9c14615 	stw	r7,1304(sp)
    687c:	38000916 	blt	r7,zero,68a4 <___vfprintf_internal_r+0x12e0>
    6880:	d8014715 	stw	zero,1308(sp)
    6884:	003df106 	br	604c <___vfprintf_internal_r+0xa88>
    6888:	b8c00007 	ldb	r3,0(r23)
    688c:	003bcc06 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6890:	d9014217 	ldw	r4,1288(sp)
    6894:	00054f80 	call	54f8 <strlen>
    6898:	d8814615 	stw	r2,1304(sp)
    689c:	100f883a 	mov	r7,r2
    68a0:	103ff70e 	bge	r2,zero,6880 <___vfprintf_internal_r+0x12bc>
    68a4:	d8014615 	stw	zero,1304(sp)
    68a8:	d8014715 	stw	zero,1308(sp)
    68ac:	003de706 	br	604c <___vfprintf_internal_r+0xa88>
    68b0:	20c03fcc 	andi	r3,r4,255
    68b4:	00800044 	movi	r2,1
    68b8:	18802d26 	beq	r3,r2,6970 <___vfprintf_internal_r+0x13ac>
    68bc:	18800e36 	bltu	r3,r2,68f8 <___vfprintf_internal_r+0x1334>
    68c0:	00800084 	movi	r2,2
    68c4:	1880fa26 	beq	r3,r2,6cb0 <___vfprintf_internal_r+0x16ec>
    68c8:	01020034 	movhi	r4,2048
    68cc:	21002b04 	addi	r4,r4,172
    68d0:	00054f80 	call	54f8 <strlen>
    68d4:	100f883a 	mov	r7,r2
    68d8:	dcc14615 	stw	r19,1304(sp)
    68dc:	9880010e 	bge	r19,r2,68e4 <___vfprintf_internal_r+0x1320>
    68e0:	d8814615 	stw	r2,1304(sp)
    68e4:	00820034 	movhi	r2,2048
    68e8:	10802b04 	addi	r2,r2,172
    68ec:	dcc14715 	stw	r19,1308(sp)
    68f0:	d8814215 	stw	r2,1288(sp)
    68f4:	003dd506 	br	604c <___vfprintf_internal_r+0xa88>
    68f8:	d9401a04 	addi	r5,sp,104
    68fc:	dd001004 	addi	r20,sp,64
    6900:	d9414215 	stw	r5,1288(sp)
    6904:	880a977a 	slli	r5,r17,29
    6908:	d9814217 	ldw	r6,1288(sp)
    690c:	8004d0fa 	srli	r2,r16,3
    6910:	8806d0fa 	srli	r3,r17,3
    6914:	810001cc 	andi	r4,r16,7
    6918:	2884b03a 	or	r2,r5,r2
    691c:	31bfffc4 	addi	r6,r6,-1
    6920:	21000c04 	addi	r4,r4,48
    6924:	d9814215 	stw	r6,1288(sp)
    6928:	10cab03a 	or	r5,r2,r3
    692c:	31000005 	stb	r4,0(r6)
    6930:	1021883a 	mov	r16,r2
    6934:	1823883a 	mov	r17,r3
    6938:	283ff21e 	bne	r5,zero,6904 <___vfprintf_internal_r+0x1340>
    693c:	d8c14d17 	ldw	r3,1332(sp)
    6940:	1880004c 	andi	r2,r3,1
    6944:	1005003a 	cmpeq	r2,r2,zero
    6948:	103db91e 	bne	r2,zero,6030 <___vfprintf_internal_r+0xa6c>
    694c:	20803fcc 	andi	r2,r4,255
    6950:	1080201c 	xori	r2,r2,128
    6954:	10bfe004 	addi	r2,r2,-128
    6958:	00c00c04 	movi	r3,48
    695c:	10fdb426 	beq	r2,r3,6030 <___vfprintf_internal_r+0xa6c>
    6960:	31bfffc4 	addi	r6,r6,-1
    6964:	d9814215 	stw	r6,1288(sp)
    6968:	30c00005 	stb	r3,0(r6)
    696c:	003db006 	br	6030 <___vfprintf_internal_r+0xa6c>
    6970:	88800068 	cmpgeui	r2,r17,1
    6974:	10002c1e 	bne	r2,zero,6a28 <___vfprintf_internal_r+0x1464>
    6978:	8800021e 	bne	r17,zero,6984 <___vfprintf_internal_r+0x13c0>
    697c:	00800244 	movi	r2,9
    6980:	14002936 	bltu	r2,r16,6a28 <___vfprintf_internal_r+0x1464>
    6984:	d90019c4 	addi	r4,sp,103
    6988:	dd001004 	addi	r20,sp,64
    698c:	d9014215 	stw	r4,1288(sp)
    6990:	d9014217 	ldw	r4,1288(sp)
    6994:	80800c04 	addi	r2,r16,48
    6998:	20800005 	stb	r2,0(r4)
    699c:	003da406 	br	6030 <___vfprintf_internal_r+0xa6c>
    69a0:	dc400e17 	ldw	r17,56(sp)
    69a4:	07020034 	movhi	fp,2048
    69a8:	e7003304 	addi	fp,fp,204
    69ac:	9425883a 	add	r18,r18,r16
    69b0:	8c400044 	addi	r17,r17,1
    69b4:	008001c4 	movi	r2,7
    69b8:	1f000015 	stw	fp,0(r3)
    69bc:	1c000115 	stw	r16,4(r3)
    69c0:	dc800f15 	stw	r18,60(sp)
    69c4:	dc400e15 	stw	r17,56(sp)
    69c8:	147de216 	blt	r2,r17,6154 <___vfprintf_internal_r+0xb90>
    69cc:	18c00204 	addi	r3,r3,8
    69d0:	003c7a06 	br	5bbc <___vfprintf_internal_r+0x5f8>
    69d4:	01000084 	movi	r4,2
    69d8:	d8000405 	stb	zero,16(sp)
    69dc:	003d8706 	br	5ffc <___vfprintf_internal_r+0xa38>
    69e0:	d9814d17 	ldw	r6,1332(sp)
    69e4:	30c4703a 	and	r2,r6,r3
    69e8:	1005003a 	cmpeq	r2,r2,zero
    69ec:	103cb926 	beq	r2,zero,5cd4 <___vfprintf_internal_r+0x710>
    69f0:	d9014217 	ldw	r4,1288(sp)
    69f4:	94800044 	addi	r18,r18,1
    69f8:	8c400044 	addi	r17,r17,1
    69fc:	008001c4 	movi	r2,7
    6a00:	a9000015 	stw	r4,0(r21)
    6a04:	a8c00115 	stw	r3,4(r21)
    6a08:	dc800f15 	stw	r18,60(sp)
    6a0c:	dc400e15 	stw	r17,56(sp)
    6a10:	147e6616 	blt	r2,r17,63ac <___vfprintf_internal_r+0xde8>
    6a14:	acc00204 	addi	r19,r21,8
    6a18:	003cd706 	br	5d78 <___vfprintf_internal_r+0x7b4>
    6a1c:	07020034 	movhi	fp,2048
    6a20:	e7003304 	addi	fp,fp,204
    6a24:	003c4f06 	br	5b64 <___vfprintf_internal_r+0x5a0>
    6a28:	dd001004 	addi	r20,sp,64
    6a2c:	dc801a04 	addi	r18,sp,104
    6a30:	8009883a 	mov	r4,r16
    6a34:	880b883a 	mov	r5,r17
    6a38:	01800284 	movi	r6,10
    6a3c:	000f883a 	mov	r7,zero
    6a40:	000cb840 	call	cb84 <__umoddi3>
    6a44:	12000c04 	addi	r8,r2,48
    6a48:	94bfffc4 	addi	r18,r18,-1
    6a4c:	8009883a 	mov	r4,r16
    6a50:	880b883a 	mov	r5,r17
    6a54:	01800284 	movi	r6,10
    6a58:	000f883a 	mov	r7,zero
    6a5c:	92000005 	stb	r8,0(r18)
    6a60:	000c5a80 	call	c5a8 <__udivdi3>
    6a64:	1009883a 	mov	r4,r2
    6a68:	1021883a 	mov	r16,r2
    6a6c:	18800068 	cmpgeui	r2,r3,1
    6a70:	1823883a 	mov	r17,r3
    6a74:	103fee1e 	bne	r2,zero,6a30 <___vfprintf_internal_r+0x146c>
    6a78:	1800021e 	bne	r3,zero,6a84 <___vfprintf_internal_r+0x14c0>
    6a7c:	00800244 	movi	r2,9
    6a80:	113feb36 	bltu	r2,r4,6a30 <___vfprintf_internal_r+0x146c>
    6a84:	94bfffc4 	addi	r18,r18,-1
    6a88:	dc814215 	stw	r18,1288(sp)
    6a8c:	003fc006 	br	6990 <___vfprintf_internal_r+0x13cc>
    6a90:	d9014d17 	ldw	r4,1332(sp)
    6a94:	2080004c 	andi	r2,r4,1
    6a98:	10009a1e 	bne	r2,zero,6d04 <___vfprintf_internal_r+0x1740>
    6a9c:	d9401a04 	addi	r5,sp,104
    6aa0:	dd001004 	addi	r20,sp,64
    6aa4:	d9414215 	stw	r5,1288(sp)
    6aa8:	003d6106 	br	6030 <___vfprintf_internal_r+0xa6c>
    6aac:	d9015017 	ldw	r4,1344(sp)
    6ab0:	b00b883a 	mov	r5,r22
    6ab4:	d9800d04 	addi	r6,sp,52
    6ab8:	000556c0 	call	556c <__sprint_r>
    6abc:	103c791e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6ac0:	dc800f17 	ldw	r18,60(sp)
    6ac4:	d8c01a04 	addi	r3,sp,104
    6ac8:	003cff06 	br	5ec8 <___vfprintf_internal_r+0x904>
    6acc:	d8c14d17 	ldw	r3,1332(sp)
    6ad0:	1880040c 	andi	r2,r3,16
    6ad4:	1000711e 	bne	r2,zero,6c9c <___vfprintf_internal_r+0x16d8>
    6ad8:	d9014d17 	ldw	r4,1332(sp)
    6adc:	2080100c 	andi	r2,r4,64
    6ae0:	10006e26 	beq	r2,zero,6c9c <___vfprintf_internal_r+0x16d8>
    6ae4:	3c00000b 	ldhu	r16,0(r7)
    6ae8:	0023883a 	mov	r17,zero
    6aec:	39c00104 	addi	r7,r7,4
    6af0:	d9c14115 	stw	r7,1284(sp)
    6af4:	003f0006 	br	66f8 <___vfprintf_internal_r+0x1134>
    6af8:	dc400e17 	ldw	r17,56(sp)
    6afc:	07020034 	movhi	fp,2048
    6b00:	e7003304 	addi	fp,fp,204
    6b04:	9425883a 	add	r18,r18,r16
    6b08:	8c400044 	addi	r17,r17,1
    6b0c:	008001c4 	movi	r2,7
    6b10:	1f000015 	stw	fp,0(r3)
    6b14:	1c000115 	stw	r16,4(r3)
    6b18:	dc800f15 	stw	r18,60(sp)
    6b1c:	dc400e15 	stw	r17,56(sp)
    6b20:	147d7616 	blt	r2,r17,60fc <___vfprintf_internal_r+0xb38>
    6b24:	18c00204 	addi	r3,r3,8
    6b28:	003d7b06 	br	6118 <___vfprintf_internal_r+0xb54>
    6b2c:	dc800f17 	ldw	r18,60(sp)
    6b30:	dc400e17 	ldw	r17,56(sp)
    6b34:	07020034 	movhi	fp,2048
    6b38:	e7003704 	addi	fp,fp,220
    6b3c:	003bc006 	br	5a40 <___vfprintf_internal_r+0x47c>
    6b40:	d9015017 	ldw	r4,1344(sp)
    6b44:	b00b883a 	mov	r5,r22
    6b48:	d9800d04 	addi	r6,sp,52
    6b4c:	000556c0 	call	556c <__sprint_r>
    6b50:	103c541e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6b54:	dc800f17 	ldw	r18,60(sp)
    6b58:	d8c01a04 	addi	r3,sp,104
    6b5c:	003ce906 	br	5f04 <___vfprintf_internal_r+0x940>
    6b60:	3c000017 	ldw	r16,0(r7)
    6b64:	0009883a 	mov	r4,zero
    6b68:	39c00104 	addi	r7,r7,4
    6b6c:	0023883a 	mov	r17,zero
    6b70:	d9c14115 	stw	r7,1284(sp)
    6b74:	d8000405 	stb	zero,16(sp)
    6b78:	003d2006 	br	5ffc <___vfprintf_internal_r+0xa38>
    6b7c:	38800017 	ldw	r2,0(r7)
    6b80:	39c00104 	addi	r7,r7,4
    6b84:	d9c14115 	stw	r7,1284(sp)
    6b88:	1023d7fa 	srai	r17,r2,31
    6b8c:	1021883a 	mov	r16,r2
    6b90:	003d1806 	br	5ff4 <___vfprintf_internal_r+0xa30>
    6b94:	3c000017 	ldw	r16,0(r7)
    6b98:	01000044 	movi	r4,1
    6b9c:	39c00104 	addi	r7,r7,4
    6ba0:	0023883a 	mov	r17,zero
    6ba4:	d9c14115 	stw	r7,1284(sp)
    6ba8:	d8000405 	stb	zero,16(sp)
    6bac:	003d1306 	br	5ffc <___vfprintf_internal_r+0xa38>
    6bb0:	00820034 	movhi	r2,2048
    6bb4:	10803204 	addi	r2,r2,200
    6bb8:	94800044 	addi	r18,r18,1
    6bbc:	8c400044 	addi	r17,r17,1
    6bc0:	a8800015 	stw	r2,0(r21)
    6bc4:	00c00044 	movi	r3,1
    6bc8:	008001c4 	movi	r2,7
    6bcc:	a8c00115 	stw	r3,4(r21)
    6bd0:	dc800f15 	stw	r18,60(sp)
    6bd4:	dc400e15 	stw	r17,56(sp)
    6bd8:	1440ca16 	blt	r2,r17,6f04 <___vfprintf_internal_r+0x1940>
    6bdc:	a8c00204 	addi	r3,r21,8
    6be0:	2000061e 	bne	r4,zero,6bfc <___vfprintf_internal_r+0x1638>
    6be4:	d9414817 	ldw	r5,1312(sp)
    6be8:	2800041e 	bne	r5,zero,6bfc <___vfprintf_internal_r+0x1638>
    6bec:	d9814d17 	ldw	r6,1332(sp)
    6bf0:	3080004c 	andi	r2,r6,1
    6bf4:	1005003a 	cmpeq	r2,r2,zero
    6bf8:	103bf01e 	bne	r2,zero,5bbc <___vfprintf_internal_r+0x5f8>
    6bfc:	00800044 	movi	r2,1
    6c00:	dc400e17 	ldw	r17,56(sp)
    6c04:	18800115 	stw	r2,4(r3)
    6c08:	d8814a17 	ldw	r2,1320(sp)
    6c0c:	94800044 	addi	r18,r18,1
    6c10:	8c400044 	addi	r17,r17,1
    6c14:	18800015 	stw	r2,0(r3)
    6c18:	008001c4 	movi	r2,7
    6c1c:	dc800f15 	stw	r18,60(sp)
    6c20:	dc400e15 	stw	r17,56(sp)
    6c24:	1440ca16 	blt	r2,r17,6f50 <___vfprintf_internal_r+0x198c>
    6c28:	18c00204 	addi	r3,r3,8
    6c2c:	0121c83a 	sub	r16,zero,r4
    6c30:	0400500e 	bge	zero,r16,6d74 <___vfprintf_internal_r+0x17b0>
    6c34:	00800404 	movi	r2,16
    6c38:	1400800e 	bge	r2,r16,6e3c <___vfprintf_internal_r+0x1878>
    6c3c:	1027883a 	mov	r19,r2
    6c40:	07020034 	movhi	fp,2048
    6c44:	e7003304 	addi	fp,fp,204
    6c48:	050001c4 	movi	r20,7
    6c4c:	00000306 	br	6c5c <___vfprintf_internal_r+0x1698>
    6c50:	18c00204 	addi	r3,r3,8
    6c54:	843ffc04 	addi	r16,r16,-16
    6c58:	9c007a0e 	bge	r19,r16,6e44 <___vfprintf_internal_r+0x1880>
    6c5c:	94800404 	addi	r18,r18,16
    6c60:	8c400044 	addi	r17,r17,1
    6c64:	1f000015 	stw	fp,0(r3)
    6c68:	1cc00115 	stw	r19,4(r3)
    6c6c:	dc800f15 	stw	r18,60(sp)
    6c70:	dc400e15 	stw	r17,56(sp)
    6c74:	a47ff60e 	bge	r20,r17,6c50 <___vfprintf_internal_r+0x168c>
    6c78:	d9015017 	ldw	r4,1344(sp)
    6c7c:	b00b883a 	mov	r5,r22
    6c80:	d9800d04 	addi	r6,sp,52
    6c84:	000556c0 	call	556c <__sprint_r>
    6c88:	103c061e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6c8c:	dc800f17 	ldw	r18,60(sp)
    6c90:	dc400e17 	ldw	r17,56(sp)
    6c94:	d8c01a04 	addi	r3,sp,104
    6c98:	003fee06 	br	6c54 <___vfprintf_internal_r+0x1690>
    6c9c:	3c000017 	ldw	r16,0(r7)
    6ca0:	0023883a 	mov	r17,zero
    6ca4:	39c00104 	addi	r7,r7,4
    6ca8:	d9c14115 	stw	r7,1284(sp)
    6cac:	003e9206 	br	66f8 <___vfprintf_internal_r+0x1134>
    6cb0:	d9401a04 	addi	r5,sp,104
    6cb4:	dd001004 	addi	r20,sp,64
    6cb8:	d9414215 	stw	r5,1288(sp)
    6cbc:	d9814517 	ldw	r6,1300(sp)
    6cc0:	880a973a 	slli	r5,r17,28
    6cc4:	8004d13a 	srli	r2,r16,4
    6cc8:	810003cc 	andi	r4,r16,15
    6ccc:	3109883a 	add	r4,r6,r4
    6cd0:	2884b03a 	or	r2,r5,r2
    6cd4:	21400003 	ldbu	r5,0(r4)
    6cd8:	d9014217 	ldw	r4,1288(sp)
    6cdc:	8806d13a 	srli	r3,r17,4
    6ce0:	1021883a 	mov	r16,r2
    6ce4:	213fffc4 	addi	r4,r4,-1
    6ce8:	d9014215 	stw	r4,1288(sp)
    6cec:	d9814217 	ldw	r6,1288(sp)
    6cf0:	10c8b03a 	or	r4,r2,r3
    6cf4:	1823883a 	mov	r17,r3
    6cf8:	31400005 	stb	r5,0(r6)
    6cfc:	203fef1e 	bne	r4,zero,6cbc <___vfprintf_internal_r+0x16f8>
    6d00:	003ccb06 	br	6030 <___vfprintf_internal_r+0xa6c>
    6d04:	00800c04 	movi	r2,48
    6d08:	d98019c4 	addi	r6,sp,103
    6d0c:	dd001004 	addi	r20,sp,64
    6d10:	d88019c5 	stb	r2,103(sp)
    6d14:	d9814215 	stw	r6,1288(sp)
    6d18:	003cc506 	br	6030 <___vfprintf_internal_r+0xa6c>
    6d1c:	dc400e17 	ldw	r17,56(sp)
    6d20:	07020034 	movhi	fp,2048
    6d24:	e7003704 	addi	fp,fp,220
    6d28:	003bc706 	br	5c48 <___vfprintf_internal_r+0x684>
    6d2c:	d9414d17 	ldw	r5,1332(sp)
    6d30:	2880040c 	andi	r2,r5,16
    6d34:	10007c26 	beq	r2,zero,6f28 <___vfprintf_internal_r+0x1964>
    6d38:	38800017 	ldw	r2,0(r7)
    6d3c:	39c00104 	addi	r7,r7,4
    6d40:	d9c14115 	stw	r7,1284(sp)
    6d44:	d9814c17 	ldw	r6,1328(sp)
    6d48:	d9c14117 	ldw	r7,1284(sp)
    6d4c:	11800015 	stw	r6,0(r2)
    6d50:	003a7806 	br	5734 <___vfprintf_internal_r+0x170>
    6d54:	d9015017 	ldw	r4,1344(sp)
    6d58:	b00b883a 	mov	r5,r22
    6d5c:	d9800d04 	addi	r6,sp,52
    6d60:	000556c0 	call	556c <__sprint_r>
    6d64:	103bcf1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6d68:	dc800f17 	ldw	r18,60(sp)
    6d6c:	dc400e17 	ldw	r17,56(sp)
    6d70:	d8c01a04 	addi	r3,sp,104
    6d74:	d9014817 	ldw	r4,1312(sp)
    6d78:	d9414217 	ldw	r5,1288(sp)
    6d7c:	8c400044 	addi	r17,r17,1
    6d80:	9125883a 	add	r18,r18,r4
    6d84:	008001c4 	movi	r2,7
    6d88:	19400015 	stw	r5,0(r3)
    6d8c:	19000115 	stw	r4,4(r3)
    6d90:	dc800f15 	stw	r18,60(sp)
    6d94:	dc400e15 	stw	r17,56(sp)
    6d98:	147cee16 	blt	r2,r17,6154 <___vfprintf_internal_r+0xb90>
    6d9c:	18c00204 	addi	r3,r3,8
    6da0:	003b8606 	br	5bbc <___vfprintf_internal_r+0x5f8>
    6da4:	38c00017 	ldw	r3,0(r7)
    6da8:	39000204 	addi	r4,r7,8
    6dac:	d9014115 	stw	r4,1284(sp)
    6db0:	d8c14315 	stw	r3,1292(sp)
    6db4:	39c00117 	ldw	r7,4(r7)
    6db8:	d9c14415 	stw	r7,1296(sp)
    6dbc:	003e2006 	br	6640 <___vfprintf_internal_r+0x107c>
    6dc0:	0005883a 	mov	r2,zero
    6dc4:	1409c83a 	sub	r4,r2,r16
    6dc8:	1105803a 	cmpltu	r2,r2,r4
    6dcc:	044bc83a 	sub	r5,zero,r17
    6dd0:	2885c83a 	sub	r2,r5,r2
    6dd4:	2021883a 	mov	r16,r4
    6dd8:	1023883a 	mov	r17,r2
    6ddc:	01000044 	movi	r4,1
    6de0:	00800b44 	movi	r2,45
    6de4:	d8800405 	stb	r2,16(sp)
    6de8:	003c8406 	br	5ffc <___vfprintf_internal_r+0xa38>
    6dec:	d9015017 	ldw	r4,1344(sp)
    6df0:	b00b883a 	mov	r5,r22
    6df4:	d9800d04 	addi	r6,sp,52
    6df8:	000556c0 	call	556c <__sprint_r>
    6dfc:	103ba91e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6e00:	dc800f17 	ldw	r18,60(sp)
    6e04:	dc400e17 	ldw	r17,56(sp)
    6e08:	d9000617 	ldw	r4,24(sp)
    6e0c:	d9401a04 	addi	r5,sp,104
    6e10:	003da706 	br	64b0 <___vfprintf_internal_r+0xeec>
    6e14:	d9015017 	ldw	r4,1344(sp)
    6e18:	b00b883a 	mov	r5,r22
    6e1c:	d9800d04 	addi	r6,sp,52
    6e20:	000556c0 	call	556c <__sprint_r>
    6e24:	103b9f1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6e28:	dc800f17 	ldw	r18,60(sp)
    6e2c:	dc400e17 	ldw	r17,56(sp)
    6e30:	d9000617 	ldw	r4,24(sp)
    6e34:	d8c01a04 	addi	r3,sp,104
    6e38:	003d9106 	br	6480 <___vfprintf_internal_r+0xebc>
    6e3c:	07020034 	movhi	fp,2048
    6e40:	e7003304 	addi	fp,fp,204
    6e44:	9425883a 	add	r18,r18,r16
    6e48:	8c400044 	addi	r17,r17,1
    6e4c:	008001c4 	movi	r2,7
    6e50:	1f000015 	stw	fp,0(r3)
    6e54:	1c000115 	stw	r16,4(r3)
    6e58:	dc800f15 	stw	r18,60(sp)
    6e5c:	dc400e15 	stw	r17,56(sp)
    6e60:	147fbc16 	blt	r2,r17,6d54 <___vfprintf_internal_r+0x1790>
    6e64:	18c00204 	addi	r3,r3,8
    6e68:	003fc206 	br	6d74 <___vfprintf_internal_r+0x17b0>
    6e6c:	d9015017 	ldw	r4,1344(sp)
    6e70:	b00b883a 	mov	r5,r22
    6e74:	d9800d04 	addi	r6,sp,52
    6e78:	000556c0 	call	556c <__sprint_r>
    6e7c:	103b891e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6e80:	dc800f17 	ldw	r18,60(sp)
    6e84:	d9000617 	ldw	r4,24(sp)
    6e88:	d8c01a04 	addi	r3,sp,104
    6e8c:	003d0206 	br	6298 <___vfprintf_internal_r+0xcd4>
    6e90:	07020034 	movhi	fp,2048
    6e94:	e7003304 	addi	fp,fp,204
    6e98:	003be406 	br	5e2c <___vfprintf_internal_r+0x868>
    6e9c:	00820034 	movhi	r2,2048
    6ea0:	10802104 	addi	r2,r2,132
    6ea4:	d8814215 	stw	r2,1288(sp)
    6ea8:	003df506 	br	6680 <___vfprintf_internal_r+0x10bc>
    6eac:	d9014317 	ldw	r4,1292(sp)
    6eb0:	d9414417 	ldw	r5,1296(sp)
    6eb4:	000be6c0 	call	be6c <__isnand>
    6eb8:	10003926 	beq	r2,zero,6fa0 <___vfprintf_internal_r+0x19dc>
    6ebc:	d9414e17 	ldw	r5,1336(sp)
    6ec0:	008011c4 	movi	r2,71
    6ec4:	1140ce16 	blt	r2,r5,7200 <___vfprintf_internal_r+0x1c3c>
    6ec8:	01820034 	movhi	r6,2048
    6ecc:	31802204 	addi	r6,r6,136
    6ed0:	d9814215 	stw	r6,1288(sp)
    6ed4:	003dea06 	br	6680 <___vfprintf_internal_r+0x10bc>
    6ed8:	d9014d17 	ldw	r4,1332(sp)
    6edc:	bdc00044 	addi	r23,r23,1
    6ee0:	b8c00007 	ldb	r3,0(r23)
    6ee4:	21000814 	ori	r4,r4,32
    6ee8:	d9014d15 	stw	r4,1332(sp)
    6eec:	003a3406 	br	57c0 <___vfprintf_internal_r+0x1fc>
    6ef0:	dcc14615 	stw	r19,1304(sp)
    6ef4:	98011016 	blt	r19,zero,7338 <___vfprintf_internal_r+0x1d74>
    6ef8:	980f883a 	mov	r7,r19
    6efc:	d8014715 	stw	zero,1308(sp)
    6f00:	003c5206 	br	604c <___vfprintf_internal_r+0xa88>
    6f04:	d9015017 	ldw	r4,1344(sp)
    6f08:	b00b883a 	mov	r5,r22
    6f0c:	d9800d04 	addi	r6,sp,52
    6f10:	000556c0 	call	556c <__sprint_r>
    6f14:	103b631e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6f18:	dc800f17 	ldw	r18,60(sp)
    6f1c:	d9000617 	ldw	r4,24(sp)
    6f20:	d8c01a04 	addi	r3,sp,104
    6f24:	003f2e06 	br	6be0 <___vfprintf_internal_r+0x161c>
    6f28:	d8c14d17 	ldw	r3,1332(sp)
    6f2c:	1880100c 	andi	r2,r3,64
    6f30:	1000a026 	beq	r2,zero,71b4 <___vfprintf_internal_r+0x1bf0>
    6f34:	38800017 	ldw	r2,0(r7)
    6f38:	39c00104 	addi	r7,r7,4
    6f3c:	d9c14115 	stw	r7,1284(sp)
    6f40:	d9014c17 	ldw	r4,1328(sp)
    6f44:	d9c14117 	ldw	r7,1284(sp)
    6f48:	1100000d 	sth	r4,0(r2)
    6f4c:	0039f906 	br	5734 <___vfprintf_internal_r+0x170>
    6f50:	d9015017 	ldw	r4,1344(sp)
    6f54:	b00b883a 	mov	r5,r22
    6f58:	d9800d04 	addi	r6,sp,52
    6f5c:	000556c0 	call	556c <__sprint_r>
    6f60:	103b501e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    6f64:	dc800f17 	ldw	r18,60(sp)
    6f68:	dc400e17 	ldw	r17,56(sp)
    6f6c:	d9000617 	ldw	r4,24(sp)
    6f70:	d8c01a04 	addi	r3,sp,104
    6f74:	003f2d06 	br	6c2c <___vfprintf_internal_r+0x1668>
    6f78:	00800184 	movi	r2,6
    6f7c:	14c09a36 	bltu	r2,r19,71e8 <___vfprintf_internal_r+0x1c24>
    6f80:	dcc14615 	stw	r19,1304(sp)
    6f84:	9800010e 	bge	r19,zero,6f8c <___vfprintf_internal_r+0x19c8>
    6f88:	d8014615 	stw	zero,1304(sp)
    6f8c:	00820034 	movhi	r2,2048
    6f90:	10802404 	addi	r2,r2,144
    6f94:	980f883a 	mov	r7,r19
    6f98:	d8814215 	stw	r2,1288(sp)
    6f9c:	003a7806 	br	5980 <___vfprintf_internal_r+0x3bc>
    6fa0:	00bfffc4 	movi	r2,-1
    6fa4:	9880e226 	beq	r19,r2,7330 <___vfprintf_internal_r+0x1d6c>
    6fa8:	d9414e17 	ldw	r5,1336(sp)
    6fac:	008019c4 	movi	r2,103
    6fb0:	2880dc26 	beq	r5,r2,7324 <___vfprintf_internal_r+0x1d60>
    6fb4:	008011c4 	movi	r2,71
    6fb8:	2880da26 	beq	r5,r2,7324 <___vfprintf_internal_r+0x1d60>
    6fbc:	d9414d17 	ldw	r5,1332(sp)
    6fc0:	d9014417 	ldw	r4,1296(sp)
    6fc4:	d9814317 	ldw	r6,1292(sp)
    6fc8:	29404014 	ori	r5,r5,256
    6fcc:	d9414d15 	stw	r5,1332(sp)
    6fd0:	2000cc16 	blt	r4,zero,7304 <___vfprintf_internal_r+0x1d40>
    6fd4:	3021883a 	mov	r16,r6
    6fd8:	2023883a 	mov	r17,r4
    6fdc:	0039883a 	mov	fp,zero
    6fe0:	d9414e17 	ldw	r5,1336(sp)
    6fe4:	00801984 	movi	r2,102
    6fe8:	2880b726 	beq	r5,r2,72c8 <___vfprintf_internal_r+0x1d04>
    6fec:	00801184 	movi	r2,70
    6ff0:	2880b526 	beq	r5,r2,72c8 <___vfprintf_internal_r+0x1d04>
    6ff4:	00801944 	movi	r2,101
    6ff8:	2880c826 	beq	r5,r2,731c <___vfprintf_internal_r+0x1d58>
    6ffc:	00801144 	movi	r2,69
    7000:	2880c626 	beq	r5,r2,731c <___vfprintf_internal_r+0x1d58>
    7004:	9829883a 	mov	r20,r19
    7008:	d9015017 	ldw	r4,1344(sp)
    700c:	d8800604 	addi	r2,sp,24
    7010:	880d883a 	mov	r6,r17
    7014:	d8800115 	stw	r2,4(sp)
    7018:	d8c00704 	addi	r3,sp,28
    701c:	d8800804 	addi	r2,sp,32
    7020:	800b883a 	mov	r5,r16
    7024:	01c00084 	movi	r7,2
    7028:	d8c00215 	stw	r3,8(sp)
    702c:	d8800315 	stw	r2,12(sp)
    7030:	dd000015 	stw	r20,0(sp)
    7034:	00077e80 	call	77e8 <_dtoa_r>
    7038:	d9814e17 	ldw	r6,1336(sp)
    703c:	d8814215 	stw	r2,1288(sp)
    7040:	008019c4 	movi	r2,103
    7044:	30809526 	beq	r6,r2,729c <___vfprintf_internal_r+0x1cd8>
    7048:	d8c14e17 	ldw	r3,1336(sp)
    704c:	008011c4 	movi	r2,71
    7050:	18809226 	beq	r3,r2,729c <___vfprintf_internal_r+0x1cd8>
    7054:	d9414217 	ldw	r5,1288(sp)
    7058:	d9814e17 	ldw	r6,1336(sp)
    705c:	00801984 	movi	r2,102
    7060:	2d25883a 	add	r18,r5,r20
    7064:	30808626 	beq	r6,r2,7280 <___vfprintf_internal_r+0x1cbc>
    7068:	00801184 	movi	r2,70
    706c:	30808426 	beq	r6,r2,7280 <___vfprintf_internal_r+0x1cbc>
    7070:	000d883a 	mov	r6,zero
    7074:	000f883a 	mov	r7,zero
    7078:	880b883a 	mov	r5,r17
    707c:	8009883a 	mov	r4,r16
    7080:	000dc540 	call	dc54 <__eqdf2>
    7084:	1000751e 	bne	r2,zero,725c <___vfprintf_internal_r+0x1c98>
    7088:	9005883a 	mov	r2,r18
    708c:	dc800815 	stw	r18,32(sp)
    7090:	d9014217 	ldw	r4,1288(sp)
    7094:	d9414e17 	ldw	r5,1336(sp)
    7098:	00c019c4 	movi	r3,103
    709c:	1125c83a 	sub	r18,r2,r4
    70a0:	28c06826 	beq	r5,r3,7244 <___vfprintf_internal_r+0x1c80>
    70a4:	008011c4 	movi	r2,71
    70a8:	28806626 	beq	r5,r2,7244 <___vfprintf_internal_r+0x1c80>
    70ac:	d9000617 	ldw	r4,24(sp)
    70b0:	d8c14e17 	ldw	r3,1336(sp)
    70b4:	00801944 	movi	r2,101
    70b8:	10c05516 	blt	r2,r3,7210 <___vfprintf_internal_r+0x1c4c>
    70bc:	213fffc4 	addi	r4,r4,-1
    70c0:	d9000615 	stw	r4,24(sp)
    70c4:	d8c00905 	stb	r3,36(sp)
    70c8:	2021883a 	mov	r16,r4
    70cc:	2000c116 	blt	r4,zero,73d4 <___vfprintf_internal_r+0x1e10>
    70d0:	00800ac4 	movi	r2,43
    70d4:	d8800945 	stb	r2,37(sp)
    70d8:	00800244 	movi	r2,9
    70dc:	1400af0e 	bge	r2,r16,739c <___vfprintf_internal_r+0x1dd8>
    70e0:	1027883a 	mov	r19,r2
    70e4:	dc400cc4 	addi	r17,sp,51
    70e8:	8009883a 	mov	r4,r16
    70ec:	01400284 	movi	r5,10
    70f0:	000e33c0 	call	e33c <__modsi3>
    70f4:	10800c04 	addi	r2,r2,48
    70f8:	8c7fffc4 	addi	r17,r17,-1
    70fc:	8009883a 	mov	r4,r16
    7100:	01400284 	movi	r5,10
    7104:	88800005 	stb	r2,0(r17)
    7108:	000e2dc0 	call	e2dc <__divsi3>
    710c:	1021883a 	mov	r16,r2
    7110:	98bff516 	blt	r19,r2,70e8 <___vfprintf_internal_r+0x1b24>
    7114:	10c00c04 	addi	r3,r2,48
    7118:	d8800b04 	addi	r2,sp,44
    711c:	108001c4 	addi	r2,r2,7
    7120:	897fffc4 	addi	r5,r17,-1
    7124:	88ffffc5 	stb	r3,-1(r17)
    7128:	2880a72e 	bgeu	r5,r2,73c8 <___vfprintf_internal_r+0x1e04>
    712c:	1009883a 	mov	r4,r2
    7130:	d9800904 	addi	r6,sp,36
    7134:	d8c00984 	addi	r3,sp,38
    7138:	28800003 	ldbu	r2,0(r5)
    713c:	29400044 	addi	r5,r5,1
    7140:	18800005 	stb	r2,0(r3)
    7144:	18c00044 	addi	r3,r3,1
    7148:	293ffb36 	bltu	r5,r4,7138 <___vfprintf_internal_r+0x1b74>
    714c:	1987c83a 	sub	r3,r3,r6
    7150:	00800044 	movi	r2,1
    7154:	d8c14915 	stw	r3,1316(sp)
    7158:	90cf883a 	add	r7,r18,r3
    715c:	1480960e 	bge	r2,r18,73b8 <___vfprintf_internal_r+0x1df4>
    7160:	39c00044 	addi	r7,r7,1
    7164:	d9c14615 	stw	r7,1304(sp)
    7168:	38003416 	blt	r7,zero,723c <___vfprintf_internal_r+0x1c78>
    716c:	e0803fcc 	andi	r2,fp,255
    7170:	1080201c 	xori	r2,r2,128
    7174:	10bfe004 	addi	r2,r2,-128
    7178:	10004e26 	beq	r2,zero,72b4 <___vfprintf_internal_r+0x1cf0>
    717c:	00800b44 	movi	r2,45
    7180:	dc814815 	stw	r18,1312(sp)
    7184:	d8014715 	stw	zero,1308(sp)
    7188:	d8800405 	stb	r2,16(sp)
    718c:	003bb106 	br	6054 <___vfprintf_internal_r+0xa90>
    7190:	00800b44 	movi	r2,45
    7194:	d8800405 	stb	r2,16(sp)
    7198:	003d3306 	br	6668 <___vfprintf_internal_r+0x10a4>
    719c:	d9015017 	ldw	r4,1344(sp)
    71a0:	b00b883a 	mov	r5,r22
    71a4:	d9800d04 	addi	r6,sp,52
    71a8:	000556c0 	call	556c <__sprint_r>
    71ac:	103abd1e 	bne	r2,zero,5ca4 <___vfprintf_internal_r+0x6e0>
    71b0:	003abb06 	br	5ca0 <___vfprintf_internal_r+0x6dc>
    71b4:	38800017 	ldw	r2,0(r7)
    71b8:	39c00104 	addi	r7,r7,4
    71bc:	d9c14115 	stw	r7,1284(sp)
    71c0:	d9414c17 	ldw	r5,1328(sp)
    71c4:	d9c14117 	ldw	r7,1284(sp)
    71c8:	11400015 	stw	r5,0(r2)
    71cc:	00395906 	br	5734 <___vfprintf_internal_r+0x170>
    71d0:	980f883a 	mov	r7,r19
    71d4:	dcc14615 	stw	r19,1304(sp)
    71d8:	d8014715 	stw	zero,1308(sp)
    71dc:	003b9b06 	br	604c <___vfprintf_internal_r+0xa88>
    71e0:	0027883a 	mov	r19,zero
    71e4:	00397806 	br	57c8 <___vfprintf_internal_r+0x204>
    71e8:	00c20034 	movhi	r3,2048
    71ec:	18c02404 	addi	r3,r3,144
    71f0:	100f883a 	mov	r7,r2
    71f4:	d8814615 	stw	r2,1304(sp)
    71f8:	d8c14215 	stw	r3,1288(sp)
    71fc:	0039e006 	br	5980 <___vfprintf_internal_r+0x3bc>
    7200:	00820034 	movhi	r2,2048
    7204:	10802304 	addi	r2,r2,140
    7208:	d8814215 	stw	r2,1288(sp)
    720c:	003d1c06 	br	6680 <___vfprintf_internal_r+0x10bc>
    7210:	d9414e17 	ldw	r5,1336(sp)
    7214:	00801984 	movi	r2,102
    7218:	28804926 	beq	r5,r2,7340 <___vfprintf_internal_r+0x1d7c>
    721c:	200f883a 	mov	r7,r4
    7220:	24805716 	blt	r4,r18,7380 <___vfprintf_internal_r+0x1dbc>
    7224:	d9414d17 	ldw	r5,1332(sp)
    7228:	2880004c 	andi	r2,r5,1
    722c:	10000126 	beq	r2,zero,7234 <___vfprintf_internal_r+0x1c70>
    7230:	21c00044 	addi	r7,r4,1
    7234:	d9c14615 	stw	r7,1304(sp)
    7238:	383fcc0e 	bge	r7,zero,716c <___vfprintf_internal_r+0x1ba8>
    723c:	d8014615 	stw	zero,1304(sp)
    7240:	003fca06 	br	716c <___vfprintf_internal_r+0x1ba8>
    7244:	d9000617 	ldw	r4,24(sp)
    7248:	00bfff04 	movi	r2,-4
    724c:	1100480e 	bge	r2,r4,7370 <___vfprintf_internal_r+0x1dac>
    7250:	99004716 	blt	r19,r4,7370 <___vfprintf_internal_r+0x1dac>
    7254:	d8c14e15 	stw	r3,1336(sp)
    7258:	003ff006 	br	721c <___vfprintf_internal_r+0x1c58>
    725c:	d8800817 	ldw	r2,32(sp)
    7260:	14bf8b2e 	bgeu	r2,r18,7090 <___vfprintf_internal_r+0x1acc>
    7264:	9007883a 	mov	r3,r18
    7268:	01000c04 	movi	r4,48
    726c:	11000005 	stb	r4,0(r2)
    7270:	10800044 	addi	r2,r2,1
    7274:	d8800815 	stw	r2,32(sp)
    7278:	18bffc1e 	bne	r3,r2,726c <___vfprintf_internal_r+0x1ca8>
    727c:	003f8406 	br	7090 <___vfprintf_internal_r+0x1acc>
    7280:	d8814217 	ldw	r2,1288(sp)
    7284:	10c00007 	ldb	r3,0(r2)
    7288:	00800c04 	movi	r2,48
    728c:	18805b26 	beq	r3,r2,73fc <___vfprintf_internal_r+0x1e38>
    7290:	d9000617 	ldw	r4,24(sp)
    7294:	9125883a 	add	r18,r18,r4
    7298:	003f7506 	br	7070 <___vfprintf_internal_r+0x1aac>
    729c:	d9014d17 	ldw	r4,1332(sp)
    72a0:	2080004c 	andi	r2,r4,1
    72a4:	1005003a 	cmpeq	r2,r2,zero
    72a8:	103f6a26 	beq	r2,zero,7054 <___vfprintf_internal_r+0x1a90>
    72ac:	d8800817 	ldw	r2,32(sp)
    72b0:	003f7706 	br	7090 <___vfprintf_internal_r+0x1acc>
    72b4:	d9c14615 	stw	r7,1304(sp)
    72b8:	38004d16 	blt	r7,zero,73f0 <___vfprintf_internal_r+0x1e2c>
    72bc:	dc814815 	stw	r18,1312(sp)
    72c0:	d8014715 	stw	zero,1308(sp)
    72c4:	003b6106 	br	604c <___vfprintf_internal_r+0xa88>
    72c8:	d9015017 	ldw	r4,1344(sp)
    72cc:	d8800604 	addi	r2,sp,24
    72d0:	d8800115 	stw	r2,4(sp)
    72d4:	d8c00704 	addi	r3,sp,28
    72d8:	d8800804 	addi	r2,sp,32
    72dc:	800b883a 	mov	r5,r16
    72e0:	880d883a 	mov	r6,r17
    72e4:	01c000c4 	movi	r7,3
    72e8:	d8c00215 	stw	r3,8(sp)
    72ec:	d8800315 	stw	r2,12(sp)
    72f0:	dcc00015 	stw	r19,0(sp)
    72f4:	9829883a 	mov	r20,r19
    72f8:	00077e80 	call	77e8 <_dtoa_r>
    72fc:	d8814215 	stw	r2,1288(sp)
    7300:	003f5106 	br	7048 <___vfprintf_internal_r+0x1a84>
    7304:	d8c14317 	ldw	r3,1292(sp)
    7308:	d9014417 	ldw	r4,1296(sp)
    730c:	07000b44 	movi	fp,45
    7310:	1821883a 	mov	r16,r3
    7314:	2460003c 	xorhi	r17,r4,32768
    7318:	003f3106 	br	6fe0 <___vfprintf_internal_r+0x1a1c>
    731c:	9d000044 	addi	r20,r19,1
    7320:	003f3906 	br	7008 <___vfprintf_internal_r+0x1a44>
    7324:	983f251e 	bne	r19,zero,6fbc <___vfprintf_internal_r+0x19f8>
    7328:	04c00044 	movi	r19,1
    732c:	003f2306 	br	6fbc <___vfprintf_internal_r+0x19f8>
    7330:	04c00184 	movi	r19,6
    7334:	003f2106 	br	6fbc <___vfprintf_internal_r+0x19f8>
    7338:	d8014615 	stw	zero,1304(sp)
    733c:	003eee06 	br	6ef8 <___vfprintf_internal_r+0x1934>
    7340:	200f883a 	mov	r7,r4
    7344:	0100370e 	bge	zero,r4,7424 <___vfprintf_internal_r+0x1e60>
    7348:	9800031e 	bne	r19,zero,7358 <___vfprintf_internal_r+0x1d94>
    734c:	d9814d17 	ldw	r6,1332(sp)
    7350:	3080004c 	andi	r2,r6,1
    7354:	103fb726 	beq	r2,zero,7234 <___vfprintf_internal_r+0x1c70>
    7358:	20800044 	addi	r2,r4,1
    735c:	98a7883a 	add	r19,r19,r2
    7360:	dcc14615 	stw	r19,1304(sp)
    7364:	980f883a 	mov	r7,r19
    7368:	983f800e 	bge	r19,zero,716c <___vfprintf_internal_r+0x1ba8>
    736c:	003fb306 	br	723c <___vfprintf_internal_r+0x1c78>
    7370:	d9814e17 	ldw	r6,1336(sp)
    7374:	31bfff84 	addi	r6,r6,-2
    7378:	d9814e15 	stw	r6,1336(sp)
    737c:	003f4c06 	br	70b0 <___vfprintf_internal_r+0x1aec>
    7380:	0100180e 	bge	zero,r4,73e4 <___vfprintf_internal_r+0x1e20>
    7384:	00800044 	movi	r2,1
    7388:	1485883a 	add	r2,r2,r18
    738c:	d8814615 	stw	r2,1304(sp)
    7390:	100f883a 	mov	r7,r2
    7394:	103f750e 	bge	r2,zero,716c <___vfprintf_internal_r+0x1ba8>
    7398:	003fa806 	br	723c <___vfprintf_internal_r+0x1c78>
    739c:	80c00c04 	addi	r3,r16,48
    73a0:	00800c04 	movi	r2,48
    73a4:	d8c009c5 	stb	r3,39(sp)
    73a8:	d9800904 	addi	r6,sp,36
    73ac:	d8c00a04 	addi	r3,sp,40
    73b0:	d8800985 	stb	r2,38(sp)
    73b4:	003f6506 	br	714c <___vfprintf_internal_r+0x1b88>
    73b8:	d9014d17 	ldw	r4,1332(sp)
    73bc:	2084703a 	and	r2,r4,r2
    73c0:	103f9c26 	beq	r2,zero,7234 <___vfprintf_internal_r+0x1c70>
    73c4:	003f6606 	br	7160 <___vfprintf_internal_r+0x1b9c>
    73c8:	d9800904 	addi	r6,sp,36
    73cc:	d8c00984 	addi	r3,sp,38
    73d0:	003f5e06 	br	714c <___vfprintf_internal_r+0x1b88>
    73d4:	00800b44 	movi	r2,45
    73d8:	0121c83a 	sub	r16,zero,r4
    73dc:	d8800945 	stb	r2,37(sp)
    73e0:	003f3d06 	br	70d8 <___vfprintf_internal_r+0x1b14>
    73e4:	00800084 	movi	r2,2
    73e8:	1105c83a 	sub	r2,r2,r4
    73ec:	003fe606 	br	7388 <___vfprintf_internal_r+0x1dc4>
    73f0:	d8014615 	stw	zero,1304(sp)
    73f4:	dc814815 	stw	r18,1312(sp)
    73f8:	003fb106 	br	72c0 <___vfprintf_internal_r+0x1cfc>
    73fc:	000d883a 	mov	r6,zero
    7400:	000f883a 	mov	r7,zero
    7404:	8009883a 	mov	r4,r16
    7408:	880b883a 	mov	r5,r17
    740c:	000dcdc0 	call	dcdc <__nedf2>
    7410:	103f9f26 	beq	r2,zero,7290 <___vfprintf_internal_r+0x1ccc>
    7414:	00800044 	movi	r2,1
    7418:	1509c83a 	sub	r4,r2,r20
    741c:	d9000615 	stw	r4,24(sp)
    7420:	003f9b06 	br	7290 <___vfprintf_internal_r+0x1ccc>
    7424:	98000d1e 	bne	r19,zero,745c <___vfprintf_internal_r+0x1e98>
    7428:	d8c14d17 	ldw	r3,1332(sp)
    742c:	1880004c 	andi	r2,r3,1
    7430:	10000a1e 	bne	r2,zero,745c <___vfprintf_internal_r+0x1e98>
    7434:	01000044 	movi	r4,1
    7438:	200f883a 	mov	r7,r4
    743c:	d9014615 	stw	r4,1304(sp)
    7440:	003f4a06 	br	716c <___vfprintf_internal_r+0x1ba8>
    7444:	3cc00017 	ldw	r19,0(r7)
    7448:	39c00104 	addi	r7,r7,4
    744c:	983d0e0e 	bge	r19,zero,6888 <___vfprintf_internal_r+0x12c4>
    7450:	b8c00007 	ldb	r3,0(r23)
    7454:	04ffffc4 	movi	r19,-1
    7458:	0038d906 	br	57c0 <___vfprintf_internal_r+0x1fc>
    745c:	9cc00084 	addi	r19,r19,2
    7460:	dcc14615 	stw	r19,1304(sp)
    7464:	980f883a 	mov	r7,r19
    7468:	983f400e 	bge	r19,zero,716c <___vfprintf_internal_r+0x1ba8>
    746c:	003f7306 	br	723c <___vfprintf_internal_r+0x1c78>

00007470 <__vfprintf_internal>:
    7470:	00820034 	movhi	r2,2048
    7474:	10892804 	addi	r2,r2,9376
    7478:	2013883a 	mov	r9,r4
    747c:	11000017 	ldw	r4,0(r2)
    7480:	2805883a 	mov	r2,r5
    7484:	300f883a 	mov	r7,r6
    7488:	480b883a 	mov	r5,r9
    748c:	100d883a 	mov	r6,r2
    7490:	00055c41 	jmpi	55c4 <___vfprintf_internal_r>

00007494 <__swsetup_r>:
    7494:	00820034 	movhi	r2,2048
    7498:	10892804 	addi	r2,r2,9376
    749c:	10c00017 	ldw	r3,0(r2)
    74a0:	defffd04 	addi	sp,sp,-12
    74a4:	dc400115 	stw	r17,4(sp)
    74a8:	dc000015 	stw	r16,0(sp)
    74ac:	dfc00215 	stw	ra,8(sp)
    74b0:	2023883a 	mov	r17,r4
    74b4:	2821883a 	mov	r16,r5
    74b8:	18000226 	beq	r3,zero,74c4 <__swsetup_r+0x30>
    74bc:	18800e17 	ldw	r2,56(r3)
    74c0:	10001f26 	beq	r2,zero,7540 <__swsetup_r+0xac>
    74c4:	8100030b 	ldhu	r4,12(r16)
    74c8:	2080020c 	andi	r2,r4,8
    74cc:	10002826 	beq	r2,zero,7570 <__swsetup_r+0xdc>
    74d0:	81400417 	ldw	r5,16(r16)
    74d4:	28001d26 	beq	r5,zero,754c <__swsetup_r+0xb8>
    74d8:	2080004c 	andi	r2,r4,1
    74dc:	1005003a 	cmpeq	r2,r2,zero
    74e0:	10000b26 	beq	r2,zero,7510 <__swsetup_r+0x7c>
    74e4:	2080008c 	andi	r2,r4,2
    74e8:	10001226 	beq	r2,zero,7534 <__swsetup_r+0xa0>
    74ec:	0005883a 	mov	r2,zero
    74f0:	80800215 	stw	r2,8(r16)
    74f4:	28000b26 	beq	r5,zero,7524 <__swsetup_r+0x90>
    74f8:	0005883a 	mov	r2,zero
    74fc:	dfc00217 	ldw	ra,8(sp)
    7500:	dc400117 	ldw	r17,4(sp)
    7504:	dc000017 	ldw	r16,0(sp)
    7508:	dec00304 	addi	sp,sp,12
    750c:	f800283a 	ret
    7510:	80800517 	ldw	r2,20(r16)
    7514:	80000215 	stw	zero,8(r16)
    7518:	0085c83a 	sub	r2,zero,r2
    751c:	80800615 	stw	r2,24(r16)
    7520:	283ff51e 	bne	r5,zero,74f8 <__swsetup_r+0x64>
    7524:	2080200c 	andi	r2,r4,128
    7528:	103ff326 	beq	r2,zero,74f8 <__swsetup_r+0x64>
    752c:	00bfffc4 	movi	r2,-1
    7530:	003ff206 	br	74fc <__swsetup_r+0x68>
    7534:	80800517 	ldw	r2,20(r16)
    7538:	80800215 	stw	r2,8(r16)
    753c:	003fed06 	br	74f4 <__swsetup_r+0x60>
    7540:	1809883a 	mov	r4,r3
    7544:	00090340 	call	9034 <__sinit>
    7548:	003fde06 	br	74c4 <__swsetup_r+0x30>
    754c:	20c0a00c 	andi	r3,r4,640
    7550:	00808004 	movi	r2,512
    7554:	18bfe026 	beq	r3,r2,74d8 <__swsetup_r+0x44>
    7558:	8809883a 	mov	r4,r17
    755c:	800b883a 	mov	r5,r16
    7560:	0009dac0 	call	9dac <__smakebuf_r>
    7564:	8100030b 	ldhu	r4,12(r16)
    7568:	81400417 	ldw	r5,16(r16)
    756c:	003fda06 	br	74d8 <__swsetup_r+0x44>
    7570:	2080040c 	andi	r2,r4,16
    7574:	103fed26 	beq	r2,zero,752c <__swsetup_r+0x98>
    7578:	2080010c 	andi	r2,r4,4
    757c:	10001226 	beq	r2,zero,75c8 <__swsetup_r+0x134>
    7580:	81400c17 	ldw	r5,48(r16)
    7584:	28000526 	beq	r5,zero,759c <__swsetup_r+0x108>
    7588:	80801004 	addi	r2,r16,64
    758c:	28800226 	beq	r5,r2,7598 <__swsetup_r+0x104>
    7590:	8809883a 	mov	r4,r17
    7594:	00093b80 	call	93b8 <_free_r>
    7598:	80000c15 	stw	zero,48(r16)
    759c:	8080030b 	ldhu	r2,12(r16)
    75a0:	81400417 	ldw	r5,16(r16)
    75a4:	80000115 	stw	zero,4(r16)
    75a8:	10bff6cc 	andi	r2,r2,65499
    75ac:	8080030d 	sth	r2,12(r16)
    75b0:	81400015 	stw	r5,0(r16)
    75b4:	8080030b 	ldhu	r2,12(r16)
    75b8:	10800214 	ori	r2,r2,8
    75bc:	113fffcc 	andi	r4,r2,65535
    75c0:	8080030d 	sth	r2,12(r16)
    75c4:	003fc306 	br	74d4 <__swsetup_r+0x40>
    75c8:	81400417 	ldw	r5,16(r16)
    75cc:	003ff906 	br	75b4 <__swsetup_r+0x120>

000075d0 <quorem>:
    75d0:	28c00417 	ldw	r3,16(r5)
    75d4:	20800417 	ldw	r2,16(r4)
    75d8:	defff604 	addi	sp,sp,-40
    75dc:	ddc00715 	stw	r23,28(sp)
    75e0:	dd400515 	stw	r21,20(sp)
    75e4:	dfc00915 	stw	ra,36(sp)
    75e8:	df000815 	stw	fp,32(sp)
    75ec:	dd800615 	stw	r22,24(sp)
    75f0:	dd000415 	stw	r20,16(sp)
    75f4:	dcc00315 	stw	r19,12(sp)
    75f8:	dc800215 	stw	r18,8(sp)
    75fc:	dc400115 	stw	r17,4(sp)
    7600:	dc000015 	stw	r16,0(sp)
    7604:	202f883a 	mov	r23,r4
    7608:	282b883a 	mov	r21,r5
    760c:	10c07416 	blt	r2,r3,77e0 <quorem+0x210>
    7610:	1c7fffc4 	addi	r17,r3,-1
    7614:	8c45883a 	add	r2,r17,r17
    7618:	1085883a 	add	r2,r2,r2
    761c:	2c000504 	addi	r16,r5,20
    7620:	24c00504 	addi	r19,r4,20
    7624:	14ed883a 	add	r22,r2,r19
    7628:	80a5883a 	add	r18,r16,r2
    762c:	b7000017 	ldw	fp,0(r22)
    7630:	91400017 	ldw	r5,0(r18)
    7634:	e009883a 	mov	r4,fp
    7638:	29400044 	addi	r5,r5,1
    763c:	000e39c0 	call	e39c <__udivsi3>
    7640:	1029883a 	mov	r20,r2
    7644:	10003c1e 	bne	r2,zero,7738 <quorem+0x168>
    7648:	a80b883a 	mov	r5,r21
    764c:	b809883a 	mov	r4,r23
    7650:	000a9a00 	call	a9a0 <__mcmp>
    7654:	10002b16 	blt	r2,zero,7704 <quorem+0x134>
    7658:	a5000044 	addi	r20,r20,1
    765c:	980f883a 	mov	r7,r19
    7660:	0011883a 	mov	r8,zero
    7664:	0009883a 	mov	r4,zero
    7668:	81400017 	ldw	r5,0(r16)
    766c:	38c00017 	ldw	r3,0(r7)
    7670:	84000104 	addi	r16,r16,4
    7674:	28bfffcc 	andi	r2,r5,65535
    7678:	2085883a 	add	r2,r4,r2
    767c:	11bfffcc 	andi	r6,r2,65535
    7680:	193fffcc 	andi	r4,r3,65535
    7684:	1004d43a 	srli	r2,r2,16
    7688:	280ad43a 	srli	r5,r5,16
    768c:	2189c83a 	sub	r4,r4,r6
    7690:	2209883a 	add	r4,r4,r8
    7694:	1806d43a 	srli	r3,r3,16
    7698:	288b883a 	add	r5,r5,r2
    769c:	200dd43a 	srai	r6,r4,16
    76a0:	28bfffcc 	andi	r2,r5,65535
    76a4:	1887c83a 	sub	r3,r3,r2
    76a8:	1987883a 	add	r3,r3,r6
    76ac:	3900000d 	sth	r4,0(r7)
    76b0:	38c0008d 	sth	r3,2(r7)
    76b4:	2808d43a 	srli	r4,r5,16
    76b8:	39c00104 	addi	r7,r7,4
    76bc:	1811d43a 	srai	r8,r3,16
    76c0:	943fe92e 	bgeu	r18,r16,7668 <quorem+0x98>
    76c4:	8c45883a 	add	r2,r17,r17
    76c8:	1085883a 	add	r2,r2,r2
    76cc:	9885883a 	add	r2,r19,r2
    76d0:	10c00017 	ldw	r3,0(r2)
    76d4:	18000b1e 	bne	r3,zero,7704 <quorem+0x134>
    76d8:	113fff04 	addi	r4,r2,-4
    76dc:	9900082e 	bgeu	r19,r4,7700 <quorem+0x130>
    76e0:	10bfff17 	ldw	r2,-4(r2)
    76e4:	10000326 	beq	r2,zero,76f4 <quorem+0x124>
    76e8:	00000506 	br	7700 <quorem+0x130>
    76ec:	20800017 	ldw	r2,0(r4)
    76f0:	1000031e 	bne	r2,zero,7700 <quorem+0x130>
    76f4:	213fff04 	addi	r4,r4,-4
    76f8:	8c7fffc4 	addi	r17,r17,-1
    76fc:	993ffb36 	bltu	r19,r4,76ec <quorem+0x11c>
    7700:	bc400415 	stw	r17,16(r23)
    7704:	a005883a 	mov	r2,r20
    7708:	dfc00917 	ldw	ra,36(sp)
    770c:	df000817 	ldw	fp,32(sp)
    7710:	ddc00717 	ldw	r23,28(sp)
    7714:	dd800617 	ldw	r22,24(sp)
    7718:	dd400517 	ldw	r21,20(sp)
    771c:	dd000417 	ldw	r20,16(sp)
    7720:	dcc00317 	ldw	r19,12(sp)
    7724:	dc800217 	ldw	r18,8(sp)
    7728:	dc400117 	ldw	r17,4(sp)
    772c:	dc000017 	ldw	r16,0(sp)
    7730:	dec00a04 	addi	sp,sp,40
    7734:	f800283a 	ret
    7738:	980f883a 	mov	r7,r19
    773c:	8011883a 	mov	r8,r16
    7740:	0013883a 	mov	r9,zero
    7744:	000d883a 	mov	r6,zero
    7748:	40c00017 	ldw	r3,0(r8)
    774c:	39000017 	ldw	r4,0(r7)
    7750:	42000104 	addi	r8,r8,4
    7754:	18bfffcc 	andi	r2,r3,65535
    7758:	a085383a 	mul	r2,r20,r2
    775c:	1806d43a 	srli	r3,r3,16
    7760:	217fffcc 	andi	r5,r4,65535
    7764:	3085883a 	add	r2,r6,r2
    7768:	11bfffcc 	andi	r6,r2,65535
    776c:	a0c7383a 	mul	r3,r20,r3
    7770:	1004d43a 	srli	r2,r2,16
    7774:	298bc83a 	sub	r5,r5,r6
    7778:	2a4b883a 	add	r5,r5,r9
    777c:	2008d43a 	srli	r4,r4,16
    7780:	1887883a 	add	r3,r3,r2
    7784:	280dd43a 	srai	r6,r5,16
    7788:	18bfffcc 	andi	r2,r3,65535
    778c:	2089c83a 	sub	r4,r4,r2
    7790:	2189883a 	add	r4,r4,r6
    7794:	3900008d 	sth	r4,2(r7)
    7798:	3940000d 	sth	r5,0(r7)
    779c:	180cd43a 	srli	r6,r3,16
    77a0:	39c00104 	addi	r7,r7,4
    77a4:	2013d43a 	srai	r9,r4,16
    77a8:	923fe72e 	bgeu	r18,r8,7748 <quorem+0x178>
    77ac:	e03fa61e 	bne	fp,zero,7648 <quorem+0x78>
    77b0:	b0ffff04 	addi	r3,r22,-4
    77b4:	98c0082e 	bgeu	r19,r3,77d8 <quorem+0x208>
    77b8:	b0bfff17 	ldw	r2,-4(r22)
    77bc:	10000326 	beq	r2,zero,77cc <quorem+0x1fc>
    77c0:	00000506 	br	77d8 <quorem+0x208>
    77c4:	18800017 	ldw	r2,0(r3)
    77c8:	1000031e 	bne	r2,zero,77d8 <quorem+0x208>
    77cc:	18ffff04 	addi	r3,r3,-4
    77d0:	8c7fffc4 	addi	r17,r17,-1
    77d4:	98fffb36 	bltu	r19,r3,77c4 <quorem+0x1f4>
    77d8:	bc400415 	stw	r17,16(r23)
    77dc:	003f9a06 	br	7648 <quorem+0x78>
    77e0:	0005883a 	mov	r2,zero
    77e4:	003fc806 	br	7708 <quorem+0x138>

000077e8 <_dtoa_r>:
    77e8:	22001017 	ldw	r8,64(r4)
    77ec:	deffda04 	addi	sp,sp,-152
    77f0:	dd402115 	stw	r21,132(sp)
    77f4:	dd002015 	stw	r20,128(sp)
    77f8:	dc801e15 	stw	r18,120(sp)
    77fc:	dc401d15 	stw	r17,116(sp)
    7800:	dfc02515 	stw	ra,148(sp)
    7804:	df002415 	stw	fp,144(sp)
    7808:	ddc02315 	stw	r23,140(sp)
    780c:	dd802215 	stw	r22,136(sp)
    7810:	dcc01f15 	stw	r19,124(sp)
    7814:	dc001c15 	stw	r16,112(sp)
    7818:	d9001615 	stw	r4,88(sp)
    781c:	3023883a 	mov	r17,r6
    7820:	2829883a 	mov	r20,r5
    7824:	d9c01715 	stw	r7,92(sp)
    7828:	dc802817 	ldw	r18,160(sp)
    782c:	302b883a 	mov	r21,r6
    7830:	40000a26 	beq	r8,zero,785c <_dtoa_r+0x74>
    7834:	20801117 	ldw	r2,68(r4)
    7838:	400b883a 	mov	r5,r8
    783c:	40800115 	stw	r2,4(r8)
    7840:	20c01117 	ldw	r3,68(r4)
    7844:	00800044 	movi	r2,1
    7848:	10c4983a 	sll	r2,r2,r3
    784c:	40800215 	stw	r2,8(r8)
    7850:	000a8440 	call	a844 <_Bfree>
    7854:	d8c01617 	ldw	r3,88(sp)
    7858:	18001015 	stw	zero,64(r3)
    785c:	8800a316 	blt	r17,zero,7aec <_dtoa_r+0x304>
    7860:	90000015 	stw	zero,0(r18)
    7864:	a8dffc2c 	andhi	r3,r21,32752
    7868:	009ffc34 	movhi	r2,32752
    786c:	18809126 	beq	r3,r2,7ab4 <_dtoa_r+0x2cc>
    7870:	000d883a 	mov	r6,zero
    7874:	000f883a 	mov	r7,zero
    7878:	a009883a 	mov	r4,r20
    787c:	a80b883a 	mov	r5,r21
    7880:	dd001215 	stw	r20,72(sp)
    7884:	dd401315 	stw	r21,76(sp)
    7888:	000dcdc0 	call	dcdc <__nedf2>
    788c:	1000171e 	bne	r2,zero,78ec <_dtoa_r+0x104>
    7890:	d9802717 	ldw	r6,156(sp)
    7894:	00800044 	movi	r2,1
    7898:	30800015 	stw	r2,0(r6)
    789c:	d8802917 	ldw	r2,164(sp)
    78a0:	10029b26 	beq	r2,zero,8310 <_dtoa_r+0xb28>
    78a4:	d9002917 	ldw	r4,164(sp)
    78a8:	00820034 	movhi	r2,2048
    78ac:	10803244 	addi	r2,r2,201
    78b0:	10ffffc4 	addi	r3,r2,-1
    78b4:	20800015 	stw	r2,0(r4)
    78b8:	1805883a 	mov	r2,r3
    78bc:	dfc02517 	ldw	ra,148(sp)
    78c0:	df002417 	ldw	fp,144(sp)
    78c4:	ddc02317 	ldw	r23,140(sp)
    78c8:	dd802217 	ldw	r22,136(sp)
    78cc:	dd402117 	ldw	r21,132(sp)
    78d0:	dd002017 	ldw	r20,128(sp)
    78d4:	dcc01f17 	ldw	r19,124(sp)
    78d8:	dc801e17 	ldw	r18,120(sp)
    78dc:	dc401d17 	ldw	r17,116(sp)
    78e0:	dc001c17 	ldw	r16,112(sp)
    78e4:	dec02604 	addi	sp,sp,152
    78e8:	f800283a 	ret
    78ec:	d9001617 	ldw	r4,88(sp)
    78f0:	d9401217 	ldw	r5,72(sp)
    78f4:	d8800104 	addi	r2,sp,4
    78f8:	a80d883a 	mov	r6,r21
    78fc:	d9c00204 	addi	r7,sp,8
    7900:	d8800015 	stw	r2,0(sp)
    7904:	000ae800 	call	ae80 <__d2b>
    7908:	d8800715 	stw	r2,28(sp)
    790c:	a804d53a 	srli	r2,r21,20
    7910:	1101ffcc 	andi	r4,r2,2047
    7914:	20008626 	beq	r4,zero,7b30 <_dtoa_r+0x348>
    7918:	d8c01217 	ldw	r3,72(sp)
    791c:	00800434 	movhi	r2,16
    7920:	10bfffc4 	addi	r2,r2,-1
    7924:	ddc00117 	ldw	r23,4(sp)
    7928:	a884703a 	and	r2,r21,r2
    792c:	1811883a 	mov	r8,r3
    7930:	124ffc34 	orhi	r9,r2,16368
    7934:	25bf0044 	addi	r22,r4,-1023
    7938:	d8000815 	stw	zero,32(sp)
    793c:	0005883a 	mov	r2,zero
    7940:	00cffe34 	movhi	r3,16376
    7944:	480b883a 	mov	r5,r9
    7948:	4009883a 	mov	r4,r8
    794c:	180f883a 	mov	r7,r3
    7950:	100d883a 	mov	r6,r2
    7954:	000d5440 	call	d544 <__subdf3>
    7958:	0218dbf4 	movhi	r8,25455
    795c:	4210d844 	addi	r8,r8,17249
    7960:	024ff4f4 	movhi	r9,16339
    7964:	4a61e9c4 	addi	r9,r9,-30809
    7968:	480f883a 	mov	r7,r9
    796c:	400d883a 	mov	r6,r8
    7970:	180b883a 	mov	r5,r3
    7974:	1009883a 	mov	r4,r2
    7978:	000d6380 	call	d638 <__muldf3>
    797c:	0222d874 	movhi	r8,35681
    7980:	42322cc4 	addi	r8,r8,-14157
    7984:	024ff1f4 	movhi	r9,16327
    7988:	4a628a04 	addi	r9,r9,-30168
    798c:	480f883a 	mov	r7,r9
    7990:	400d883a 	mov	r6,r8
    7994:	180b883a 	mov	r5,r3
    7998:	1009883a 	mov	r4,r2
    799c:	000d5c40 	call	d5c4 <__adddf3>
    79a0:	b009883a 	mov	r4,r22
    79a4:	1021883a 	mov	r16,r2
    79a8:	1823883a 	mov	r17,r3
    79ac:	000defc0 	call	defc <__floatsidf>
    79b0:	021427f4 	movhi	r8,20639
    79b4:	421e7ec4 	addi	r8,r8,31227
    79b8:	024ff4f4 	movhi	r9,16339
    79bc:	4a5104c4 	addi	r9,r9,17427
    79c0:	480f883a 	mov	r7,r9
    79c4:	400d883a 	mov	r6,r8
    79c8:	180b883a 	mov	r5,r3
    79cc:	1009883a 	mov	r4,r2
    79d0:	000d6380 	call	d638 <__muldf3>
    79d4:	180f883a 	mov	r7,r3
    79d8:	880b883a 	mov	r5,r17
    79dc:	100d883a 	mov	r6,r2
    79e0:	8009883a 	mov	r4,r16
    79e4:	000d5c40 	call	d5c4 <__adddf3>
    79e8:	1009883a 	mov	r4,r2
    79ec:	180b883a 	mov	r5,r3
    79f0:	1021883a 	mov	r16,r2
    79f4:	1823883a 	mov	r17,r3
    79f8:	000dff40 	call	dff4 <__fixdfsi>
    79fc:	000d883a 	mov	r6,zero
    7a00:	000f883a 	mov	r7,zero
    7a04:	8009883a 	mov	r4,r16
    7a08:	880b883a 	mov	r5,r17
    7a0c:	d8800d15 	stw	r2,52(sp)
    7a10:	000de740 	call	de74 <__ltdf2>
    7a14:	10031716 	blt	r2,zero,8674 <_dtoa_r+0xe8c>
    7a18:	d8c00d17 	ldw	r3,52(sp)
    7a1c:	00800584 	movi	r2,22
    7a20:	10c1482e 	bgeu	r2,r3,7f44 <_dtoa_r+0x75c>
    7a24:	01000044 	movi	r4,1
    7a28:	d9000c15 	stw	r4,48(sp)
    7a2c:	bd85c83a 	sub	r2,r23,r22
    7a30:	11bfffc4 	addi	r6,r2,-1
    7a34:	30030b16 	blt	r6,zero,8664 <_dtoa_r+0xe7c>
    7a38:	d9800a15 	stw	r6,40(sp)
    7a3c:	d8001115 	stw	zero,68(sp)
    7a40:	d8c00d17 	ldw	r3,52(sp)
    7a44:	1802ff16 	blt	r3,zero,8644 <_dtoa_r+0xe5c>
    7a48:	d9000a17 	ldw	r4,40(sp)
    7a4c:	d8c00915 	stw	r3,36(sp)
    7a50:	d8001015 	stw	zero,64(sp)
    7a54:	20c9883a 	add	r4,r4,r3
    7a58:	d9000a15 	stw	r4,40(sp)
    7a5c:	d9001717 	ldw	r4,92(sp)
    7a60:	00800244 	movi	r2,9
    7a64:	11004636 	bltu	r2,r4,7b80 <_dtoa_r+0x398>
    7a68:	00800144 	movi	r2,5
    7a6c:	11020416 	blt	r2,r4,8280 <_dtoa_r+0xa98>
    7a70:	04400044 	movi	r17,1
    7a74:	d8c01717 	ldw	r3,92(sp)
    7a78:	00800144 	movi	r2,5
    7a7c:	10c1ed36 	bltu	r2,r3,8234 <_dtoa_r+0xa4c>
    7a80:	18c5883a 	add	r2,r3,r3
    7a84:	1085883a 	add	r2,r2,r2
    7a88:	00c00034 	movhi	r3,0
    7a8c:	18dea704 	addi	r3,r3,31388
    7a90:	10c5883a 	add	r2,r2,r3
    7a94:	11000017 	ldw	r4,0(r2)
    7a98:	2000683a 	jmp	r4
    7a9c:	00007b88 	cmpgei	zero,zero,494
    7aa0:	00007b88 	cmpgei	zero,zero,494
    7aa4:	00008588 	cmpgei	zero,zero,534
    7aa8:	00008560 	cmpeqi	zero,zero,533
    7aac:	000085a4 	muli	zero,zero,534
    7ab0:	000085b0 	cmpltui	zero,zero,534
    7ab4:	d9002717 	ldw	r4,156(sp)
    7ab8:	0089c3c4 	movi	r2,9999
    7abc:	20800015 	stw	r2,0(r4)
    7ac0:	a0001026 	beq	r20,zero,7b04 <_dtoa_r+0x31c>
    7ac4:	00c20034 	movhi	r3,2048
    7ac8:	18c03e04 	addi	r3,r3,248
    7acc:	d9802917 	ldw	r6,164(sp)
    7ad0:	303f7926 	beq	r6,zero,78b8 <_dtoa_r+0xd0>
    7ad4:	188000c7 	ldb	r2,3(r3)
    7ad8:	190000c4 	addi	r4,r3,3
    7adc:	1000101e 	bne	r2,zero,7b20 <_dtoa_r+0x338>
    7ae0:	d8802917 	ldw	r2,164(sp)
    7ae4:	11000015 	stw	r4,0(r2)
    7ae8:	003f7306 	br	78b8 <_dtoa_r+0xd0>
    7aec:	00a00034 	movhi	r2,32768
    7af0:	10bfffc4 	addi	r2,r2,-1
    7af4:	00c00044 	movi	r3,1
    7af8:	88aa703a 	and	r21,r17,r2
    7afc:	90c00015 	stw	r3,0(r18)
    7b00:	003f5806 	br	7864 <_dtoa_r+0x7c>
    7b04:	00800434 	movhi	r2,16
    7b08:	10bfffc4 	addi	r2,r2,-1
    7b0c:	a884703a 	and	r2,r21,r2
    7b10:	103fec1e 	bne	r2,zero,7ac4 <_dtoa_r+0x2dc>
    7b14:	00c20034 	movhi	r3,2048
    7b18:	18c03b04 	addi	r3,r3,236
    7b1c:	003feb06 	br	7acc <_dtoa_r+0x2e4>
    7b20:	d8802917 	ldw	r2,164(sp)
    7b24:	19000204 	addi	r4,r3,8
    7b28:	11000015 	stw	r4,0(r2)
    7b2c:	003f6206 	br	78b8 <_dtoa_r+0xd0>
    7b30:	ddc00117 	ldw	r23,4(sp)
    7b34:	d8800217 	ldw	r2,8(sp)
    7b38:	01000804 	movi	r4,32
    7b3c:	b8c10c84 	addi	r3,r23,1074
    7b40:	18a3883a 	add	r17,r3,r2
    7b44:	2441b80e 	bge	r4,r17,8228 <_dtoa_r+0xa40>
    7b48:	00c01004 	movi	r3,64
    7b4c:	1c47c83a 	sub	r3,r3,r17
    7b50:	88bff804 	addi	r2,r17,-32
    7b54:	a8c6983a 	sll	r3,r21,r3
    7b58:	a084d83a 	srl	r2,r20,r2
    7b5c:	1888b03a 	or	r4,r3,r2
    7b60:	000e0cc0 	call	e0cc <__floatunsidf>
    7b64:	1011883a 	mov	r8,r2
    7b68:	00bf8434 	movhi	r2,65040
    7b6c:	01000044 	movi	r4,1
    7b70:	10d3883a 	add	r9,r2,r3
    7b74:	8dbef344 	addi	r22,r17,-1075
    7b78:	d9000815 	stw	r4,32(sp)
    7b7c:	003f6f06 	br	793c <_dtoa_r+0x154>
    7b80:	d8001715 	stw	zero,92(sp)
    7b84:	04400044 	movi	r17,1
    7b88:	00bfffc4 	movi	r2,-1
    7b8c:	00c00044 	movi	r3,1
    7b90:	d8800e15 	stw	r2,56(sp)
    7b94:	d8002615 	stw	zero,152(sp)
    7b98:	d8800f15 	stw	r2,60(sp)
    7b9c:	d8c00b15 	stw	r3,44(sp)
    7ba0:	1021883a 	mov	r16,r2
    7ba4:	d8801617 	ldw	r2,88(sp)
    7ba8:	10001115 	stw	zero,68(r2)
    7bac:	d8801617 	ldw	r2,88(sp)
    7bb0:	11401117 	ldw	r5,68(r2)
    7bb4:	1009883a 	mov	r4,r2
    7bb8:	000adc40 	call	adc4 <_Balloc>
    7bbc:	d8c01617 	ldw	r3,88(sp)
    7bc0:	d8800515 	stw	r2,20(sp)
    7bc4:	18801015 	stw	r2,64(r3)
    7bc8:	00800384 	movi	r2,14
    7bcc:	14006836 	bltu	r2,r16,7d70 <_dtoa_r+0x588>
    7bd0:	8805003a 	cmpeq	r2,r17,zero
    7bd4:	1000661e 	bne	r2,zero,7d70 <_dtoa_r+0x588>
    7bd8:	d9000d17 	ldw	r4,52(sp)
    7bdc:	0102300e 	bge	zero,r4,84a0 <_dtoa_r+0xcb8>
    7be0:	208003cc 	andi	r2,r4,15
    7be4:	100490fa 	slli	r2,r2,3
    7be8:	2025d13a 	srai	r18,r4,4
    7bec:	00c20034 	movhi	r3,2048
    7bf0:	18c05004 	addi	r3,r3,320
    7bf4:	10c5883a 	add	r2,r2,r3
    7bf8:	90c0040c 	andi	r3,r18,16
    7bfc:	14000017 	ldw	r16,0(r2)
    7c00:	14400117 	ldw	r17,4(r2)
    7c04:	18036a1e 	bne	r3,zero,89b0 <_dtoa_r+0x11c8>
    7c08:	05800084 	movi	r22,2
    7c0c:	90001026 	beq	r18,zero,7c50 <_dtoa_r+0x468>
    7c10:	04c20034 	movhi	r19,2048
    7c14:	9cc08204 	addi	r19,r19,520
    7c18:	9080004c 	andi	r2,r18,1
    7c1c:	1005003a 	cmpeq	r2,r2,zero
    7c20:	1000081e 	bne	r2,zero,7c44 <_dtoa_r+0x45c>
    7c24:	99800017 	ldw	r6,0(r19)
    7c28:	99c00117 	ldw	r7,4(r19)
    7c2c:	880b883a 	mov	r5,r17
    7c30:	8009883a 	mov	r4,r16
    7c34:	000d6380 	call	d638 <__muldf3>
    7c38:	1021883a 	mov	r16,r2
    7c3c:	b5800044 	addi	r22,r22,1
    7c40:	1823883a 	mov	r17,r3
    7c44:	9025d07a 	srai	r18,r18,1
    7c48:	9cc00204 	addi	r19,r19,8
    7c4c:	903ff21e 	bne	r18,zero,7c18 <_dtoa_r+0x430>
    7c50:	a80b883a 	mov	r5,r21
    7c54:	a009883a 	mov	r4,r20
    7c58:	880f883a 	mov	r7,r17
    7c5c:	800d883a 	mov	r6,r16
    7c60:	000d9fc0 	call	d9fc <__divdf3>
    7c64:	1029883a 	mov	r20,r2
    7c68:	182b883a 	mov	r21,r3
    7c6c:	d8c00c17 	ldw	r3,48(sp)
    7c70:	1805003a 	cmpeq	r2,r3,zero
    7c74:	1000081e 	bne	r2,zero,7c98 <_dtoa_r+0x4b0>
    7c78:	0005883a 	mov	r2,zero
    7c7c:	00cffc34 	movhi	r3,16368
    7c80:	180f883a 	mov	r7,r3
    7c84:	a009883a 	mov	r4,r20
    7c88:	a80b883a 	mov	r5,r21
    7c8c:	100d883a 	mov	r6,r2
    7c90:	000de740 	call	de74 <__ltdf2>
    7c94:	1003fe16 	blt	r2,zero,8c90 <_dtoa_r+0x14a8>
    7c98:	b009883a 	mov	r4,r22
    7c9c:	000defc0 	call	defc <__floatsidf>
    7ca0:	180b883a 	mov	r5,r3
    7ca4:	1009883a 	mov	r4,r2
    7ca8:	a00d883a 	mov	r6,r20
    7cac:	a80f883a 	mov	r7,r21
    7cb0:	000d6380 	call	d638 <__muldf3>
    7cb4:	0011883a 	mov	r8,zero
    7cb8:	02500734 	movhi	r9,16412
    7cbc:	1009883a 	mov	r4,r2
    7cc0:	180b883a 	mov	r5,r3
    7cc4:	480f883a 	mov	r7,r9
    7cc8:	400d883a 	mov	r6,r8
    7ccc:	000d5c40 	call	d5c4 <__adddf3>
    7cd0:	d9000f17 	ldw	r4,60(sp)
    7cd4:	102d883a 	mov	r22,r2
    7cd8:	00bf3034 	movhi	r2,64704
    7cdc:	18b9883a 	add	fp,r3,r2
    7ce0:	e02f883a 	mov	r23,fp
    7ce4:	20028f1e 	bne	r4,zero,8724 <_dtoa_r+0xf3c>
    7ce8:	0005883a 	mov	r2,zero
    7cec:	00d00534 	movhi	r3,16404
    7cf0:	a009883a 	mov	r4,r20
    7cf4:	a80b883a 	mov	r5,r21
    7cf8:	180f883a 	mov	r7,r3
    7cfc:	100d883a 	mov	r6,r2
    7d00:	000d5440 	call	d544 <__subdf3>
    7d04:	1009883a 	mov	r4,r2
    7d08:	e00f883a 	mov	r7,fp
    7d0c:	180b883a 	mov	r5,r3
    7d10:	b00d883a 	mov	r6,r22
    7d14:	1025883a 	mov	r18,r2
    7d18:	1827883a 	mov	r19,r3
    7d1c:	000dd640 	call	dd64 <__gtdf2>
    7d20:	00834f16 	blt	zero,r2,8a60 <_dtoa_r+0x1278>
    7d24:	e0e0003c 	xorhi	r3,fp,32768
    7d28:	9009883a 	mov	r4,r18
    7d2c:	980b883a 	mov	r5,r19
    7d30:	180f883a 	mov	r7,r3
    7d34:	b00d883a 	mov	r6,r22
    7d38:	000de740 	call	de74 <__ltdf2>
    7d3c:	1000080e 	bge	r2,zero,7d60 <_dtoa_r+0x578>
    7d40:	0027883a 	mov	r19,zero
    7d44:	0025883a 	mov	r18,zero
    7d48:	d8802617 	ldw	r2,152(sp)
    7d4c:	df000517 	ldw	fp,20(sp)
    7d50:	d8000615 	stw	zero,24(sp)
    7d54:	0084303a 	nor	r2,zero,r2
    7d58:	d8800d15 	stw	r2,52(sp)
    7d5c:	00019b06 	br	83cc <_dtoa_r+0xbe4>
    7d60:	d9801217 	ldw	r6,72(sp)
    7d64:	d8801317 	ldw	r2,76(sp)
    7d68:	3029883a 	mov	r20,r6
    7d6c:	102b883a 	mov	r21,r2
    7d70:	d8c00217 	ldw	r3,8(sp)
    7d74:	18008516 	blt	r3,zero,7f8c <_dtoa_r+0x7a4>
    7d78:	d9000d17 	ldw	r4,52(sp)
    7d7c:	00800384 	movi	r2,14
    7d80:	11008216 	blt	r2,r4,7f8c <_dtoa_r+0x7a4>
    7d84:	200490fa 	slli	r2,r4,3
    7d88:	d9802617 	ldw	r6,152(sp)
    7d8c:	00c20034 	movhi	r3,2048
    7d90:	18c05004 	addi	r3,r3,320
    7d94:	10c5883a 	add	r2,r2,r3
    7d98:	14800017 	ldw	r18,0(r2)
    7d9c:	14c00117 	ldw	r19,4(r2)
    7da0:	30031e16 	blt	r6,zero,8a1c <_dtoa_r+0x1234>
    7da4:	d9000517 	ldw	r4,20(sp)
    7da8:	d8c00f17 	ldw	r3,60(sp)
    7dac:	a823883a 	mov	r17,r21
    7db0:	a021883a 	mov	r16,r20
    7db4:	192b883a 	add	r21,r3,r4
    7db8:	2039883a 	mov	fp,r4
    7dbc:	00000f06 	br	7dfc <_dtoa_r+0x614>
    7dc0:	0005883a 	mov	r2,zero
    7dc4:	00d00934 	movhi	r3,16420
    7dc8:	5009883a 	mov	r4,r10
    7dcc:	580b883a 	mov	r5,r11
    7dd0:	180f883a 	mov	r7,r3
    7dd4:	100d883a 	mov	r6,r2
    7dd8:	000d6380 	call	d638 <__muldf3>
    7ddc:	180b883a 	mov	r5,r3
    7de0:	000d883a 	mov	r6,zero
    7de4:	000f883a 	mov	r7,zero
    7de8:	1009883a 	mov	r4,r2
    7dec:	1021883a 	mov	r16,r2
    7df0:	1823883a 	mov	r17,r3
    7df4:	000dcdc0 	call	dcdc <__nedf2>
    7df8:	10004526 	beq	r2,zero,7f10 <_dtoa_r+0x728>
    7dfc:	900d883a 	mov	r6,r18
    7e00:	980f883a 	mov	r7,r19
    7e04:	8009883a 	mov	r4,r16
    7e08:	880b883a 	mov	r5,r17
    7e0c:	000d9fc0 	call	d9fc <__divdf3>
    7e10:	180b883a 	mov	r5,r3
    7e14:	1009883a 	mov	r4,r2
    7e18:	000dff40 	call	dff4 <__fixdfsi>
    7e1c:	1009883a 	mov	r4,r2
    7e20:	1029883a 	mov	r20,r2
    7e24:	000defc0 	call	defc <__floatsidf>
    7e28:	180f883a 	mov	r7,r3
    7e2c:	9009883a 	mov	r4,r18
    7e30:	980b883a 	mov	r5,r19
    7e34:	100d883a 	mov	r6,r2
    7e38:	000d6380 	call	d638 <__muldf3>
    7e3c:	180f883a 	mov	r7,r3
    7e40:	880b883a 	mov	r5,r17
    7e44:	8009883a 	mov	r4,r16
    7e48:	100d883a 	mov	r6,r2
    7e4c:	000d5440 	call	d544 <__subdf3>
    7e50:	1015883a 	mov	r10,r2
    7e54:	a0800c04 	addi	r2,r20,48
    7e58:	e0800005 	stb	r2,0(fp)
    7e5c:	e7000044 	addi	fp,fp,1
    7e60:	1817883a 	mov	r11,r3
    7e64:	e57fd61e 	bne	fp,r21,7dc0 <_dtoa_r+0x5d8>
    7e68:	500d883a 	mov	r6,r10
    7e6c:	180f883a 	mov	r7,r3
    7e70:	5009883a 	mov	r4,r10
    7e74:	180b883a 	mov	r5,r3
    7e78:	000d5c40 	call	d5c4 <__adddf3>
    7e7c:	100d883a 	mov	r6,r2
    7e80:	9009883a 	mov	r4,r18
    7e84:	980b883a 	mov	r5,r19
    7e88:	180f883a 	mov	r7,r3
    7e8c:	1021883a 	mov	r16,r2
    7e90:	1823883a 	mov	r17,r3
    7e94:	000de740 	call	de74 <__ltdf2>
    7e98:	10000816 	blt	r2,zero,7ebc <_dtoa_r+0x6d4>
    7e9c:	980b883a 	mov	r5,r19
    7ea0:	800d883a 	mov	r6,r16
    7ea4:	880f883a 	mov	r7,r17
    7ea8:	9009883a 	mov	r4,r18
    7eac:	000dc540 	call	dc54 <__eqdf2>
    7eb0:	1000171e 	bne	r2,zero,7f10 <_dtoa_r+0x728>
    7eb4:	a080004c 	andi	r2,r20,1
    7eb8:	10001526 	beq	r2,zero,7f10 <_dtoa_r+0x728>
    7ebc:	d8800d17 	ldw	r2,52(sp)
    7ec0:	d8800415 	stw	r2,16(sp)
    7ec4:	e009883a 	mov	r4,fp
    7ec8:	213fffc4 	addi	r4,r4,-1
    7ecc:	20c00007 	ldb	r3,0(r4)
    7ed0:	00800e44 	movi	r2,57
    7ed4:	1880081e 	bne	r3,r2,7ef8 <_dtoa_r+0x710>
    7ed8:	d8800517 	ldw	r2,20(sp)
    7edc:	113ffa1e 	bne	r2,r4,7ec8 <_dtoa_r+0x6e0>
    7ee0:	d8c00417 	ldw	r3,16(sp)
    7ee4:	d9800517 	ldw	r6,20(sp)
    7ee8:	00800c04 	movi	r2,48
    7eec:	18c00044 	addi	r3,r3,1
    7ef0:	d8c00415 	stw	r3,16(sp)
    7ef4:	30800005 	stb	r2,0(r6)
    7ef8:	20800003 	ldbu	r2,0(r4)
    7efc:	d8c00417 	ldw	r3,16(sp)
    7f00:	27000044 	addi	fp,r4,1
    7f04:	10800044 	addi	r2,r2,1
    7f08:	d8c00d15 	stw	r3,52(sp)
    7f0c:	20800005 	stb	r2,0(r4)
    7f10:	d9001617 	ldw	r4,88(sp)
    7f14:	d9400717 	ldw	r5,28(sp)
    7f18:	000a8440 	call	a844 <_Bfree>
    7f1c:	e0000005 	stb	zero,0(fp)
    7f20:	d9800d17 	ldw	r6,52(sp)
    7f24:	d8c02717 	ldw	r3,156(sp)
    7f28:	d9002917 	ldw	r4,164(sp)
    7f2c:	30800044 	addi	r2,r6,1
    7f30:	18800015 	stw	r2,0(r3)
    7f34:	20029c26 	beq	r4,zero,89a8 <_dtoa_r+0x11c0>
    7f38:	d8c00517 	ldw	r3,20(sp)
    7f3c:	27000015 	stw	fp,0(r4)
    7f40:	003e5d06 	br	78b8 <_dtoa_r+0xd0>
    7f44:	d9800d17 	ldw	r6,52(sp)
    7f48:	00c20034 	movhi	r3,2048
    7f4c:	18c05004 	addi	r3,r3,320
    7f50:	d9001217 	ldw	r4,72(sp)
    7f54:	300490fa 	slli	r2,r6,3
    7f58:	d9401317 	ldw	r5,76(sp)
    7f5c:	10c5883a 	add	r2,r2,r3
    7f60:	12000017 	ldw	r8,0(r2)
    7f64:	12400117 	ldw	r9,4(r2)
    7f68:	400d883a 	mov	r6,r8
    7f6c:	480f883a 	mov	r7,r9
    7f70:	000de740 	call	de74 <__ltdf2>
    7f74:	1000030e 	bge	r2,zero,7f84 <_dtoa_r+0x79c>
    7f78:	d8800d17 	ldw	r2,52(sp)
    7f7c:	10bfffc4 	addi	r2,r2,-1
    7f80:	d8800d15 	stw	r2,52(sp)
    7f84:	d8000c15 	stw	zero,48(sp)
    7f88:	003ea806 	br	7a2c <_dtoa_r+0x244>
    7f8c:	d9000b17 	ldw	r4,44(sp)
    7f90:	202cc03a 	cmpne	r22,r4,zero
    7f94:	b000c71e 	bne	r22,zero,82b4 <_dtoa_r+0xacc>
    7f98:	dc001117 	ldw	r16,68(sp)
    7f9c:	dc801017 	ldw	r18,64(sp)
    7fa0:	0027883a 	mov	r19,zero
    7fa4:	04000b0e 	bge	zero,r16,7fd4 <_dtoa_r+0x7ec>
    7fa8:	d8c00a17 	ldw	r3,40(sp)
    7fac:	00c0090e 	bge	zero,r3,7fd4 <_dtoa_r+0x7ec>
    7fb0:	8005883a 	mov	r2,r16
    7fb4:	1c011316 	blt	r3,r16,8404 <_dtoa_r+0xc1c>
    7fb8:	d9000a17 	ldw	r4,40(sp)
    7fbc:	d9801117 	ldw	r6,68(sp)
    7fc0:	80a1c83a 	sub	r16,r16,r2
    7fc4:	2089c83a 	sub	r4,r4,r2
    7fc8:	308dc83a 	sub	r6,r6,r2
    7fcc:	d9000a15 	stw	r4,40(sp)
    7fd0:	d9801115 	stw	r6,68(sp)
    7fd4:	d8801017 	ldw	r2,64(sp)
    7fd8:	0080150e 	bge	zero,r2,8030 <_dtoa_r+0x848>
    7fdc:	d8c00b17 	ldw	r3,44(sp)
    7fe0:	1805003a 	cmpeq	r2,r3,zero
    7fe4:	1001c91e 	bne	r2,zero,870c <_dtoa_r+0xf24>
    7fe8:	04800e0e 	bge	zero,r18,8024 <_dtoa_r+0x83c>
    7fec:	d9001617 	ldw	r4,88(sp)
    7ff0:	980b883a 	mov	r5,r19
    7ff4:	900d883a 	mov	r6,r18
    7ff8:	000b5f80 	call	b5f8 <__pow5mult>
    7ffc:	d9001617 	ldw	r4,88(sp)
    8000:	d9800717 	ldw	r6,28(sp)
    8004:	100b883a 	mov	r5,r2
    8008:	1027883a 	mov	r19,r2
    800c:	000b2d40 	call	b2d4 <__multiply>
    8010:	d9001617 	ldw	r4,88(sp)
    8014:	d9400717 	ldw	r5,28(sp)
    8018:	1023883a 	mov	r17,r2
    801c:	000a8440 	call	a844 <_Bfree>
    8020:	dc400715 	stw	r17,28(sp)
    8024:	d9001017 	ldw	r4,64(sp)
    8028:	248dc83a 	sub	r6,r4,r18
    802c:	30010e1e 	bne	r6,zero,8468 <_dtoa_r+0xc80>
    8030:	d9001617 	ldw	r4,88(sp)
    8034:	04400044 	movi	r17,1
    8038:	880b883a 	mov	r5,r17
    803c:	000b4bc0 	call	b4bc <__i2b>
    8040:	d9800917 	ldw	r6,36(sp)
    8044:	1025883a 	mov	r18,r2
    8048:	0180040e 	bge	zero,r6,805c <_dtoa_r+0x874>
    804c:	d9001617 	ldw	r4,88(sp)
    8050:	100b883a 	mov	r5,r2
    8054:	000b5f80 	call	b5f8 <__pow5mult>
    8058:	1025883a 	mov	r18,r2
    805c:	d8801717 	ldw	r2,92(sp)
    8060:	8880f30e 	bge	r17,r2,8430 <_dtoa_r+0xc48>
    8064:	0023883a 	mov	r17,zero
    8068:	d9800917 	ldw	r6,36(sp)
    806c:	30019e1e 	bne	r6,zero,86e8 <_dtoa_r+0xf00>
    8070:	00c00044 	movi	r3,1
    8074:	d9000a17 	ldw	r4,40(sp)
    8078:	20c5883a 	add	r2,r4,r3
    807c:	10c007cc 	andi	r3,r2,31
    8080:	1800841e 	bne	r3,zero,8294 <_dtoa_r+0xaac>
    8084:	00800704 	movi	r2,28
    8088:	d9000a17 	ldw	r4,40(sp)
    808c:	d9801117 	ldw	r6,68(sp)
    8090:	80a1883a 	add	r16,r16,r2
    8094:	2089883a 	add	r4,r4,r2
    8098:	308d883a 	add	r6,r6,r2
    809c:	d9000a15 	stw	r4,40(sp)
    80a0:	d9801115 	stw	r6,68(sp)
    80a4:	d8801117 	ldw	r2,68(sp)
    80a8:	0080050e 	bge	zero,r2,80c0 <_dtoa_r+0x8d8>
    80ac:	d9400717 	ldw	r5,28(sp)
    80b0:	d9001617 	ldw	r4,88(sp)
    80b4:	100d883a 	mov	r6,r2
    80b8:	000b1880 	call	b188 <__lshift>
    80bc:	d8800715 	stw	r2,28(sp)
    80c0:	d8c00a17 	ldw	r3,40(sp)
    80c4:	00c0050e 	bge	zero,r3,80dc <_dtoa_r+0x8f4>
    80c8:	d9001617 	ldw	r4,88(sp)
    80cc:	900b883a 	mov	r5,r18
    80d0:	180d883a 	mov	r6,r3
    80d4:	000b1880 	call	b188 <__lshift>
    80d8:	1025883a 	mov	r18,r2
    80dc:	d9000c17 	ldw	r4,48(sp)
    80e0:	2005003a 	cmpeq	r2,r4,zero
    80e4:	10016f26 	beq	r2,zero,86a4 <_dtoa_r+0xebc>
    80e8:	d9000f17 	ldw	r4,60(sp)
    80ec:	0102170e 	bge	zero,r4,894c <_dtoa_r+0x1164>
    80f0:	d9800b17 	ldw	r6,44(sp)
    80f4:	3005003a 	cmpeq	r2,r6,zero
    80f8:	1000881e 	bne	r2,zero,831c <_dtoa_r+0xb34>
    80fc:	0400050e 	bge	zero,r16,8114 <_dtoa_r+0x92c>
    8100:	d9001617 	ldw	r4,88(sp)
    8104:	980b883a 	mov	r5,r19
    8108:	800d883a 	mov	r6,r16
    810c:	000b1880 	call	b188 <__lshift>
    8110:	1027883a 	mov	r19,r2
    8114:	8804c03a 	cmpne	r2,r17,zero
    8118:	1002541e 	bne	r2,zero,8a6c <_dtoa_r+0x1284>
    811c:	980b883a 	mov	r5,r19
    8120:	dd800517 	ldw	r22,20(sp)
    8124:	dcc00615 	stw	r19,24(sp)
    8128:	a700004c 	andi	fp,r20,1
    812c:	2827883a 	mov	r19,r5
    8130:	d9000717 	ldw	r4,28(sp)
    8134:	900b883a 	mov	r5,r18
    8138:	00075d00 	call	75d0 <quorem>
    813c:	d9000717 	ldw	r4,28(sp)
    8140:	d9400617 	ldw	r5,24(sp)
    8144:	1023883a 	mov	r17,r2
    8148:	8dc00c04 	addi	r23,r17,48
    814c:	000a9a00 	call	a9a0 <__mcmp>
    8150:	d9001617 	ldw	r4,88(sp)
    8154:	900b883a 	mov	r5,r18
    8158:	980d883a 	mov	r6,r19
    815c:	1029883a 	mov	r20,r2
    8160:	000affc0 	call	affc <__mdiff>
    8164:	102b883a 	mov	r21,r2
    8168:	10800317 	ldw	r2,12(r2)
    816c:	1001281e 	bne	r2,zero,8610 <_dtoa_r+0xe28>
    8170:	d9000717 	ldw	r4,28(sp)
    8174:	a80b883a 	mov	r5,r21
    8178:	000a9a00 	call	a9a0 <__mcmp>
    817c:	d9001617 	ldw	r4,88(sp)
    8180:	1021883a 	mov	r16,r2
    8184:	a80b883a 	mov	r5,r21
    8188:	000a8440 	call	a844 <_Bfree>
    818c:	8000041e 	bne	r16,zero,81a0 <_dtoa_r+0x9b8>
    8190:	d8801717 	ldw	r2,92(sp)
    8194:	1000021e 	bne	r2,zero,81a0 <_dtoa_r+0x9b8>
    8198:	e004c03a 	cmpne	r2,fp,zero
    819c:	10011726 	beq	r2,zero,85fc <_dtoa_r+0xe14>
    81a0:	a0010616 	blt	r20,zero,85bc <_dtoa_r+0xdd4>
    81a4:	a000041e 	bne	r20,zero,81b8 <_dtoa_r+0x9d0>
    81a8:	d8c01717 	ldw	r3,92(sp)
    81ac:	1800021e 	bne	r3,zero,81b8 <_dtoa_r+0x9d0>
    81b0:	e004c03a 	cmpne	r2,fp,zero
    81b4:	10010126 	beq	r2,zero,85bc <_dtoa_r+0xdd4>
    81b8:	04023d16 	blt	zero,r16,8ab0 <_dtoa_r+0x12c8>
    81bc:	b5c00005 	stb	r23,0(r22)
    81c0:	d9800517 	ldw	r6,20(sp)
    81c4:	d9000f17 	ldw	r4,60(sp)
    81c8:	b5800044 	addi	r22,r22,1
    81cc:	3105883a 	add	r2,r6,r4
    81d0:	b0806526 	beq	r22,r2,8368 <_dtoa_r+0xb80>
    81d4:	d9400717 	ldw	r5,28(sp)
    81d8:	d9001617 	ldw	r4,88(sp)
    81dc:	01800284 	movi	r6,10
    81e0:	000f883a 	mov	r7,zero
    81e4:	000b4f80 	call	b4f8 <__multadd>
    81e8:	d8800715 	stw	r2,28(sp)
    81ec:	d8800617 	ldw	r2,24(sp)
    81f0:	14c10c26 	beq	r2,r19,8624 <_dtoa_r+0xe3c>
    81f4:	d9400617 	ldw	r5,24(sp)
    81f8:	d9001617 	ldw	r4,88(sp)
    81fc:	01800284 	movi	r6,10
    8200:	000f883a 	mov	r7,zero
    8204:	000b4f80 	call	b4f8 <__multadd>
    8208:	d9001617 	ldw	r4,88(sp)
    820c:	980b883a 	mov	r5,r19
    8210:	01800284 	movi	r6,10
    8214:	000f883a 	mov	r7,zero
    8218:	d8800615 	stw	r2,24(sp)
    821c:	000b4f80 	call	b4f8 <__multadd>
    8220:	1027883a 	mov	r19,r2
    8224:	003fc206 	br	8130 <_dtoa_r+0x948>
    8228:	2445c83a 	sub	r2,r4,r17
    822c:	a088983a 	sll	r4,r20,r2
    8230:	003e4b06 	br	7b60 <_dtoa_r+0x378>
    8234:	01bfffc4 	movi	r6,-1
    8238:	00800044 	movi	r2,1
    823c:	d9800e15 	stw	r6,56(sp)
    8240:	d9800f15 	stw	r6,60(sp)
    8244:	d8800b15 	stw	r2,44(sp)
    8248:	d8c01617 	ldw	r3,88(sp)
    824c:	008005c4 	movi	r2,23
    8250:	18001115 	stw	zero,68(r3)
    8254:	1580082e 	bgeu	r2,r22,8278 <_dtoa_r+0xa90>
    8258:	00c00104 	movi	r3,4
    825c:	0009883a 	mov	r4,zero
    8260:	18c7883a 	add	r3,r3,r3
    8264:	18800504 	addi	r2,r3,20
    8268:	21000044 	addi	r4,r4,1
    826c:	b0bffc2e 	bgeu	r22,r2,8260 <_dtoa_r+0xa78>
    8270:	d9801617 	ldw	r6,88(sp)
    8274:	31001115 	stw	r4,68(r6)
    8278:	dc000f17 	ldw	r16,60(sp)
    827c:	003e4b06 	br	7bac <_dtoa_r+0x3c4>
    8280:	d9801717 	ldw	r6,92(sp)
    8284:	0023883a 	mov	r17,zero
    8288:	31bfff04 	addi	r6,r6,-4
    828c:	d9801715 	stw	r6,92(sp)
    8290:	003df806 	br	7a74 <_dtoa_r+0x28c>
    8294:	00800804 	movi	r2,32
    8298:	10c9c83a 	sub	r4,r2,r3
    829c:	00c00104 	movi	r3,4
    82a0:	19005a16 	blt	r3,r4,840c <_dtoa_r+0xc24>
    82a4:	008000c4 	movi	r2,3
    82a8:	113f7e16 	blt	r2,r4,80a4 <_dtoa_r+0x8bc>
    82ac:	20800704 	addi	r2,r4,28
    82b0:	003f7506 	br	8088 <_dtoa_r+0x8a0>
    82b4:	d9801717 	ldw	r6,92(sp)
    82b8:	00800044 	movi	r2,1
    82bc:	1180a10e 	bge	r2,r6,8544 <_dtoa_r+0xd5c>
    82c0:	d9800f17 	ldw	r6,60(sp)
    82c4:	d8c01017 	ldw	r3,64(sp)
    82c8:	30bfffc4 	addi	r2,r6,-1
    82cc:	1881c616 	blt	r3,r2,89e8 <_dtoa_r+0x1200>
    82d0:	18a5c83a 	sub	r18,r3,r2
    82d4:	d8800f17 	ldw	r2,60(sp)
    82d8:	10026216 	blt	r2,zero,8c64 <_dtoa_r+0x147c>
    82dc:	dc001117 	ldw	r16,68(sp)
    82e0:	1007883a 	mov	r3,r2
    82e4:	d9800a17 	ldw	r6,40(sp)
    82e8:	d8801117 	ldw	r2,68(sp)
    82ec:	d9001617 	ldw	r4,88(sp)
    82f0:	30cd883a 	add	r6,r6,r3
    82f4:	10c5883a 	add	r2,r2,r3
    82f8:	01400044 	movi	r5,1
    82fc:	d9800a15 	stw	r6,40(sp)
    8300:	d8801115 	stw	r2,68(sp)
    8304:	000b4bc0 	call	b4bc <__i2b>
    8308:	1027883a 	mov	r19,r2
    830c:	003f2506 	br	7fa4 <_dtoa_r+0x7bc>
    8310:	00c20034 	movhi	r3,2048
    8314:	18c03204 	addi	r3,r3,200
    8318:	003d6706 	br	78b8 <_dtoa_r+0xd0>
    831c:	dd800517 	ldw	r22,20(sp)
    8320:	04000044 	movi	r16,1
    8324:	00000706 	br	8344 <_dtoa_r+0xb5c>
    8328:	d9400717 	ldw	r5,28(sp)
    832c:	d9001617 	ldw	r4,88(sp)
    8330:	01800284 	movi	r6,10
    8334:	000f883a 	mov	r7,zero
    8338:	000b4f80 	call	b4f8 <__multadd>
    833c:	d8800715 	stw	r2,28(sp)
    8340:	84000044 	addi	r16,r16,1
    8344:	d9000717 	ldw	r4,28(sp)
    8348:	900b883a 	mov	r5,r18
    834c:	00075d00 	call	75d0 <quorem>
    8350:	15c00c04 	addi	r23,r2,48
    8354:	b5c00005 	stb	r23,0(r22)
    8358:	d8c00f17 	ldw	r3,60(sp)
    835c:	b5800044 	addi	r22,r22,1
    8360:	80fff116 	blt	r16,r3,8328 <_dtoa_r+0xb40>
    8364:	d8000615 	stw	zero,24(sp)
    8368:	d9400717 	ldw	r5,28(sp)
    836c:	d9001617 	ldw	r4,88(sp)
    8370:	01800044 	movi	r6,1
    8374:	000b1880 	call	b188 <__lshift>
    8378:	1009883a 	mov	r4,r2
    837c:	900b883a 	mov	r5,r18
    8380:	d8800715 	stw	r2,28(sp)
    8384:	000a9a00 	call	a9a0 <__mcmp>
    8388:	00803c0e 	bge	zero,r2,847c <_dtoa_r+0xc94>
    838c:	b009883a 	mov	r4,r22
    8390:	213fffc4 	addi	r4,r4,-1
    8394:	21400003 	ldbu	r5,0(r4)
    8398:	00800e44 	movi	r2,57
    839c:	28c03fcc 	andi	r3,r5,255
    83a0:	18c0201c 	xori	r3,r3,128
    83a4:	18ffe004 	addi	r3,r3,-128
    83a8:	1881981e 	bne	r3,r2,8a0c <_dtoa_r+0x1224>
    83ac:	d9800517 	ldw	r6,20(sp)
    83b0:	21bff71e 	bne	r4,r6,8390 <_dtoa_r+0xba8>
    83b4:	d8800d17 	ldw	r2,52(sp)
    83b8:	37000044 	addi	fp,r6,1
    83bc:	10800044 	addi	r2,r2,1
    83c0:	d8800d15 	stw	r2,52(sp)
    83c4:	00800c44 	movi	r2,49
    83c8:	30800005 	stb	r2,0(r6)
    83cc:	d9001617 	ldw	r4,88(sp)
    83d0:	900b883a 	mov	r5,r18
    83d4:	000a8440 	call	a844 <_Bfree>
    83d8:	983ecd26 	beq	r19,zero,7f10 <_dtoa_r+0x728>
    83dc:	d8c00617 	ldw	r3,24(sp)
    83e0:	18000426 	beq	r3,zero,83f4 <_dtoa_r+0xc0c>
    83e4:	1cc00326 	beq	r3,r19,83f4 <_dtoa_r+0xc0c>
    83e8:	d9001617 	ldw	r4,88(sp)
    83ec:	180b883a 	mov	r5,r3
    83f0:	000a8440 	call	a844 <_Bfree>
    83f4:	d9001617 	ldw	r4,88(sp)
    83f8:	980b883a 	mov	r5,r19
    83fc:	000a8440 	call	a844 <_Bfree>
    8400:	003ec306 	br	7f10 <_dtoa_r+0x728>
    8404:	1805883a 	mov	r2,r3
    8408:	003eeb06 	br	7fb8 <_dtoa_r+0x7d0>
    840c:	d9800a17 	ldw	r6,40(sp)
    8410:	d8c01117 	ldw	r3,68(sp)
    8414:	20bfff04 	addi	r2,r4,-4
    8418:	308d883a 	add	r6,r6,r2
    841c:	1887883a 	add	r3,r3,r2
    8420:	80a1883a 	add	r16,r16,r2
    8424:	d9800a15 	stw	r6,40(sp)
    8428:	d8c01115 	stw	r3,68(sp)
    842c:	003f1d06 	br	80a4 <_dtoa_r+0x8bc>
    8430:	a03f0c1e 	bne	r20,zero,8064 <_dtoa_r+0x87c>
    8434:	00800434 	movhi	r2,16
    8438:	10bfffc4 	addi	r2,r2,-1
    843c:	a884703a 	and	r2,r21,r2
    8440:	103f081e 	bne	r2,zero,8064 <_dtoa_r+0x87c>
    8444:	a89ffc2c 	andhi	r2,r21,32752
    8448:	103f0626 	beq	r2,zero,8064 <_dtoa_r+0x87c>
    844c:	d8c01117 	ldw	r3,68(sp)
    8450:	d9000a17 	ldw	r4,40(sp)
    8454:	18c00044 	addi	r3,r3,1
    8458:	21000044 	addi	r4,r4,1
    845c:	d8c01115 	stw	r3,68(sp)
    8460:	d9000a15 	stw	r4,40(sp)
    8464:	003f0006 	br	8068 <_dtoa_r+0x880>
    8468:	d9400717 	ldw	r5,28(sp)
    846c:	d9001617 	ldw	r4,88(sp)
    8470:	000b5f80 	call	b5f8 <__pow5mult>
    8474:	d8800715 	stw	r2,28(sp)
    8478:	003eed06 	br	8030 <_dtoa_r+0x848>
    847c:	1000021e 	bne	r2,zero,8488 <_dtoa_r+0xca0>
    8480:	b880004c 	andi	r2,r23,1
    8484:	103fc11e 	bne	r2,zero,838c <_dtoa_r+0xba4>
    8488:	b5bfffc4 	addi	r22,r22,-1
    848c:	b0c00007 	ldb	r3,0(r22)
    8490:	00800c04 	movi	r2,48
    8494:	18bffc26 	beq	r3,r2,8488 <_dtoa_r+0xca0>
    8498:	b7000044 	addi	fp,r22,1
    849c:	003fcb06 	br	83cc <_dtoa_r+0xbe4>
    84a0:	d9800d17 	ldw	r6,52(sp)
    84a4:	018fc83a 	sub	r7,zero,r6
    84a8:	3801f726 	beq	r7,zero,8c88 <_dtoa_r+0x14a0>
    84ac:	398003cc 	andi	r6,r7,15
    84b0:	300c90fa 	slli	r6,r6,3
    84b4:	01420034 	movhi	r5,2048
    84b8:	29405004 	addi	r5,r5,320
    84bc:	d9001217 	ldw	r4,72(sp)
    84c0:	314d883a 	add	r6,r6,r5
    84c4:	30c00117 	ldw	r3,4(r6)
    84c8:	30800017 	ldw	r2,0(r6)
    84cc:	d9401317 	ldw	r5,76(sp)
    84d0:	3821d13a 	srai	r16,r7,4
    84d4:	100d883a 	mov	r6,r2
    84d8:	180f883a 	mov	r7,r3
    84dc:	000d6380 	call	d638 <__muldf3>
    84e0:	1011883a 	mov	r8,r2
    84e4:	1813883a 	mov	r9,r3
    84e8:	1029883a 	mov	r20,r2
    84ec:	182b883a 	mov	r21,r3
    84f0:	8001e526 	beq	r16,zero,8c88 <_dtoa_r+0x14a0>
    84f4:	05800084 	movi	r22,2
    84f8:	04420034 	movhi	r17,2048
    84fc:	8c408204 	addi	r17,r17,520
    8500:	8080004c 	andi	r2,r16,1
    8504:	1005003a 	cmpeq	r2,r2,zero
    8508:	1000081e 	bne	r2,zero,852c <_dtoa_r+0xd44>
    850c:	89800017 	ldw	r6,0(r17)
    8510:	89c00117 	ldw	r7,4(r17)
    8514:	480b883a 	mov	r5,r9
    8518:	4009883a 	mov	r4,r8
    851c:	000d6380 	call	d638 <__muldf3>
    8520:	1011883a 	mov	r8,r2
    8524:	b5800044 	addi	r22,r22,1
    8528:	1813883a 	mov	r9,r3
    852c:	8021d07a 	srai	r16,r16,1
    8530:	8c400204 	addi	r17,r17,8
    8534:	803ff21e 	bne	r16,zero,8500 <_dtoa_r+0xd18>
    8538:	4029883a 	mov	r20,r8
    853c:	482b883a 	mov	r21,r9
    8540:	003dca06 	br	7c6c <_dtoa_r+0x484>
    8544:	d9000817 	ldw	r4,32(sp)
    8548:	2005003a 	cmpeq	r2,r4,zero
    854c:	1001f61e 	bne	r2,zero,8d28 <_dtoa_r+0x1540>
    8550:	dc001117 	ldw	r16,68(sp)
    8554:	dc801017 	ldw	r18,64(sp)
    8558:	18c10cc4 	addi	r3,r3,1075
    855c:	003f6106 	br	82e4 <_dtoa_r+0xafc>
    8560:	d8000b15 	stw	zero,44(sp)
    8564:	d9802617 	ldw	r6,152(sp)
    8568:	d8c00d17 	ldw	r3,52(sp)
    856c:	30800044 	addi	r2,r6,1
    8570:	18ad883a 	add	r22,r3,r2
    8574:	b13fffc4 	addi	r4,r22,-1
    8578:	d9000e15 	stw	r4,56(sp)
    857c:	0581f60e 	bge	zero,r22,8d58 <_dtoa_r+0x1570>
    8580:	dd800f15 	stw	r22,60(sp)
    8584:	003f3006 	br	8248 <_dtoa_r+0xa60>
    8588:	d8000b15 	stw	zero,44(sp)
    858c:	d9002617 	ldw	r4,152(sp)
    8590:	0101eb0e 	bge	zero,r4,8d40 <_dtoa_r+0x1558>
    8594:	202d883a 	mov	r22,r4
    8598:	d9000e15 	stw	r4,56(sp)
    859c:	d9000f15 	stw	r4,60(sp)
    85a0:	003f2906 	br	8248 <_dtoa_r+0xa60>
    85a4:	01800044 	movi	r6,1
    85a8:	d9800b15 	stw	r6,44(sp)
    85ac:	003ff706 	br	858c <_dtoa_r+0xda4>
    85b0:	01000044 	movi	r4,1
    85b4:	d9000b15 	stw	r4,44(sp)
    85b8:	003fea06 	br	8564 <_dtoa_r+0xd7c>
    85bc:	04000c0e 	bge	zero,r16,85f0 <_dtoa_r+0xe08>
    85c0:	d9400717 	ldw	r5,28(sp)
    85c4:	d9001617 	ldw	r4,88(sp)
    85c8:	01800044 	movi	r6,1
    85cc:	000b1880 	call	b188 <__lshift>
    85d0:	1009883a 	mov	r4,r2
    85d4:	900b883a 	mov	r5,r18
    85d8:	d8800715 	stw	r2,28(sp)
    85dc:	000a9a00 	call	a9a0 <__mcmp>
    85e0:	0081e00e 	bge	zero,r2,8d64 <_dtoa_r+0x157c>
    85e4:	bdc00044 	addi	r23,r23,1
    85e8:	00800e84 	movi	r2,58
    85ec:	b881a226 	beq	r23,r2,8c78 <_dtoa_r+0x1490>
    85f0:	b7000044 	addi	fp,r22,1
    85f4:	b5c00005 	stb	r23,0(r22)
    85f8:	003f7406 	br	83cc <_dtoa_r+0xbe4>
    85fc:	00800e44 	movi	r2,57
    8600:	b8819d26 	beq	r23,r2,8c78 <_dtoa_r+0x1490>
    8604:	053ffa0e 	bge	zero,r20,85f0 <_dtoa_r+0xe08>
    8608:	8dc00c44 	addi	r23,r17,49
    860c:	003ff806 	br	85f0 <_dtoa_r+0xe08>
    8610:	d9001617 	ldw	r4,88(sp)
    8614:	a80b883a 	mov	r5,r21
    8618:	04000044 	movi	r16,1
    861c:	000a8440 	call	a844 <_Bfree>
    8620:	003edf06 	br	81a0 <_dtoa_r+0x9b8>
    8624:	d9001617 	ldw	r4,88(sp)
    8628:	980b883a 	mov	r5,r19
    862c:	01800284 	movi	r6,10
    8630:	000f883a 	mov	r7,zero
    8634:	000b4f80 	call	b4f8 <__multadd>
    8638:	1027883a 	mov	r19,r2
    863c:	d8800615 	stw	r2,24(sp)
    8640:	003ebb06 	br	8130 <_dtoa_r+0x948>
    8644:	d9801117 	ldw	r6,68(sp)
    8648:	d8800d17 	ldw	r2,52(sp)
    864c:	d8000915 	stw	zero,36(sp)
    8650:	308dc83a 	sub	r6,r6,r2
    8654:	0087c83a 	sub	r3,zero,r2
    8658:	d9801115 	stw	r6,68(sp)
    865c:	d8c01015 	stw	r3,64(sp)
    8660:	003cfe06 	br	7a5c <_dtoa_r+0x274>
    8664:	018dc83a 	sub	r6,zero,r6
    8668:	d9801115 	stw	r6,68(sp)
    866c:	d8000a15 	stw	zero,40(sp)
    8670:	003cf306 	br	7a40 <_dtoa_r+0x258>
    8674:	d9000d17 	ldw	r4,52(sp)
    8678:	000defc0 	call	defc <__floatsidf>
    867c:	880b883a 	mov	r5,r17
    8680:	8009883a 	mov	r4,r16
    8684:	180f883a 	mov	r7,r3
    8688:	100d883a 	mov	r6,r2
    868c:	000dcdc0 	call	dcdc <__nedf2>
    8690:	103ce126 	beq	r2,zero,7a18 <_dtoa_r+0x230>
    8694:	d9800d17 	ldw	r6,52(sp)
    8698:	31bfffc4 	addi	r6,r6,-1
    869c:	d9800d15 	stw	r6,52(sp)
    86a0:	003cdd06 	br	7a18 <_dtoa_r+0x230>
    86a4:	d9000717 	ldw	r4,28(sp)
    86a8:	900b883a 	mov	r5,r18
    86ac:	000a9a00 	call	a9a0 <__mcmp>
    86b0:	103e8d0e 	bge	r2,zero,80e8 <_dtoa_r+0x900>
    86b4:	d9400717 	ldw	r5,28(sp)
    86b8:	d9001617 	ldw	r4,88(sp)
    86bc:	01800284 	movi	r6,10
    86c0:	000f883a 	mov	r7,zero
    86c4:	000b4f80 	call	b4f8 <__multadd>
    86c8:	d9800d17 	ldw	r6,52(sp)
    86cc:	d8800715 	stw	r2,28(sp)
    86d0:	31bfffc4 	addi	r6,r6,-1
    86d4:	d9800d15 	stw	r6,52(sp)
    86d8:	b001a71e 	bne	r22,zero,8d78 <_dtoa_r+0x1590>
    86dc:	d8800e17 	ldw	r2,56(sp)
    86e0:	d8800f15 	stw	r2,60(sp)
    86e4:	003e8006 	br	80e8 <_dtoa_r+0x900>
    86e8:	90800417 	ldw	r2,16(r18)
    86ec:	1085883a 	add	r2,r2,r2
    86f0:	1085883a 	add	r2,r2,r2
    86f4:	1485883a 	add	r2,r2,r18
    86f8:	11000417 	ldw	r4,16(r2)
    86fc:	000a86c0 	call	a86c <__hi0bits>
    8700:	00c00804 	movi	r3,32
    8704:	1887c83a 	sub	r3,r3,r2
    8708:	003e5a06 	br	8074 <_dtoa_r+0x88c>
    870c:	d9400717 	ldw	r5,28(sp)
    8710:	d9801017 	ldw	r6,64(sp)
    8714:	d9001617 	ldw	r4,88(sp)
    8718:	000b5f80 	call	b5f8 <__pow5mult>
    871c:	d8800715 	stw	r2,28(sp)
    8720:	003e4306 	br	8030 <_dtoa_r+0x848>
    8724:	d9800f17 	ldw	r6,60(sp)
    8728:	d8800d17 	ldw	r2,52(sp)
    872c:	d9800315 	stw	r6,12(sp)
    8730:	d8800415 	stw	r2,16(sp)
    8734:	d8c00b17 	ldw	r3,44(sp)
    8738:	1805003a 	cmpeq	r2,r3,zero
    873c:	1000e21e 	bne	r2,zero,8ac8 <_dtoa_r+0x12e0>
    8740:	d9000317 	ldw	r4,12(sp)
    8744:	0005883a 	mov	r2,zero
    8748:	00cff834 	movhi	r3,16352
    874c:	200c90fa 	slli	r6,r4,3
    8750:	01020034 	movhi	r4,2048
    8754:	21005004 	addi	r4,r4,320
    8758:	180b883a 	mov	r5,r3
    875c:	310d883a 	add	r6,r6,r4
    8760:	327fff17 	ldw	r9,-4(r6)
    8764:	323ffe17 	ldw	r8,-8(r6)
    8768:	1009883a 	mov	r4,r2
    876c:	480f883a 	mov	r7,r9
    8770:	400d883a 	mov	r6,r8
    8774:	000d9fc0 	call	d9fc <__divdf3>
    8778:	180b883a 	mov	r5,r3
    877c:	b00d883a 	mov	r6,r22
    8780:	b80f883a 	mov	r7,r23
    8784:	1009883a 	mov	r4,r2
    8788:	000d5440 	call	d544 <__subdf3>
    878c:	a80b883a 	mov	r5,r21
    8790:	a009883a 	mov	r4,r20
    8794:	d8c01915 	stw	r3,100(sp)
    8798:	d8801815 	stw	r2,96(sp)
    879c:	000dff40 	call	dff4 <__fixdfsi>
    87a0:	1009883a 	mov	r4,r2
    87a4:	1027883a 	mov	r19,r2
    87a8:	000defc0 	call	defc <__floatsidf>
    87ac:	a80b883a 	mov	r5,r21
    87b0:	a009883a 	mov	r4,r20
    87b4:	180f883a 	mov	r7,r3
    87b8:	100d883a 	mov	r6,r2
    87bc:	000d5440 	call	d544 <__subdf3>
    87c0:	d9801817 	ldw	r6,96(sp)
    87c4:	1823883a 	mov	r17,r3
    87c8:	d8801415 	stw	r2,80(sp)
    87cc:	302d883a 	mov	r22,r6
    87d0:	d9800517 	ldw	r6,20(sp)
    87d4:	9cc00c04 	addi	r19,r19,48
    87d8:	dc401515 	stw	r17,84(sp)
    87dc:	d8c01917 	ldw	r3,100(sp)
    87e0:	34c00005 	stb	r19,0(r6)
    87e4:	d8800517 	ldw	r2,20(sp)
    87e8:	d9401917 	ldw	r5,100(sp)
    87ec:	d9801417 	ldw	r6,80(sp)
    87f0:	b009883a 	mov	r4,r22
    87f4:	880f883a 	mov	r7,r17
    87f8:	182f883a 	mov	r23,r3
    87fc:	17000044 	addi	fp,r2,1
    8800:	000dd640 	call	dd64 <__gtdf2>
    8804:	00804e16 	blt	zero,r2,8940 <_dtoa_r+0x1158>
    8808:	d9801417 	ldw	r6,80(sp)
    880c:	0005883a 	mov	r2,zero
    8810:	00cffc34 	movhi	r3,16368
    8814:	180b883a 	mov	r5,r3
    8818:	880f883a 	mov	r7,r17
    881c:	1009883a 	mov	r4,r2
    8820:	000d5440 	call	d544 <__subdf3>
    8824:	d9401917 	ldw	r5,100(sp)
    8828:	180f883a 	mov	r7,r3
    882c:	b009883a 	mov	r4,r22
    8830:	100d883a 	mov	r6,r2
    8834:	000dd640 	call	dd64 <__gtdf2>
    8838:	00bda216 	blt	zero,r2,7ec4 <_dtoa_r+0x6dc>
    883c:	d8c00317 	ldw	r3,12(sp)
    8840:	00800044 	movi	r2,1
    8844:	10c01216 	blt	r2,r3,8890 <_dtoa_r+0x10a8>
    8848:	003d4506 	br	7d60 <_dtoa_r+0x578>
    884c:	d9801417 	ldw	r6,80(sp)
    8850:	0005883a 	mov	r2,zero
    8854:	00cffc34 	movhi	r3,16368
    8858:	180b883a 	mov	r5,r3
    885c:	880f883a 	mov	r7,r17
    8860:	1009883a 	mov	r4,r2
    8864:	000d5440 	call	d544 <__subdf3>
    8868:	d9c01b17 	ldw	r7,108(sp)
    886c:	180b883a 	mov	r5,r3
    8870:	1009883a 	mov	r4,r2
    8874:	b00d883a 	mov	r6,r22
    8878:	000de740 	call	de74 <__ltdf2>
    887c:	103d9116 	blt	r2,zero,7ec4 <_dtoa_r+0x6dc>
    8880:	d9800517 	ldw	r6,20(sp)
    8884:	d9000317 	ldw	r4,12(sp)
    8888:	3105883a 	add	r2,r6,r4
    888c:	e0bd3426 	beq	fp,r2,7d60 <_dtoa_r+0x578>
    8890:	04500934 	movhi	r17,16420
    8894:	0021883a 	mov	r16,zero
    8898:	b80b883a 	mov	r5,r23
    889c:	b009883a 	mov	r4,r22
    88a0:	800d883a 	mov	r6,r16
    88a4:	880f883a 	mov	r7,r17
    88a8:	000d6380 	call	d638 <__muldf3>
    88ac:	d9401517 	ldw	r5,84(sp)
    88b0:	d9001417 	ldw	r4,80(sp)
    88b4:	880f883a 	mov	r7,r17
    88b8:	000d883a 	mov	r6,zero
    88bc:	d8801a15 	stw	r2,104(sp)
    88c0:	d8c01b15 	stw	r3,108(sp)
    88c4:	000d6380 	call	d638 <__muldf3>
    88c8:	180b883a 	mov	r5,r3
    88cc:	1009883a 	mov	r4,r2
    88d0:	1823883a 	mov	r17,r3
    88d4:	1021883a 	mov	r16,r2
    88d8:	000dff40 	call	dff4 <__fixdfsi>
    88dc:	1009883a 	mov	r4,r2
    88e0:	102b883a 	mov	r21,r2
    88e4:	000defc0 	call	defc <__floatsidf>
    88e8:	880b883a 	mov	r5,r17
    88ec:	8009883a 	mov	r4,r16
    88f0:	180f883a 	mov	r7,r3
    88f4:	100d883a 	mov	r6,r2
    88f8:	000d5440 	call	d544 <__subdf3>
    88fc:	1021883a 	mov	r16,r2
    8900:	d9001b17 	ldw	r4,108(sp)
    8904:	1823883a 	mov	r17,r3
    8908:	dc001415 	stw	r16,80(sp)
    890c:	ad400c04 	addi	r21,r21,48
    8910:	dc401515 	stw	r17,84(sp)
    8914:	d8801a17 	ldw	r2,104(sp)
    8918:	e5400005 	stb	r21,0(fp)
    891c:	202f883a 	mov	r23,r4
    8920:	d9c01b17 	ldw	r7,108(sp)
    8924:	d9001417 	ldw	r4,80(sp)
    8928:	880b883a 	mov	r5,r17
    892c:	100d883a 	mov	r6,r2
    8930:	102d883a 	mov	r22,r2
    8934:	e7000044 	addi	fp,fp,1
    8938:	000de740 	call	de74 <__ltdf2>
    893c:	103fc30e 	bge	r2,zero,884c <_dtoa_r+0x1064>
    8940:	d9000417 	ldw	r4,16(sp)
    8944:	d9000d15 	stw	r4,52(sp)
    8948:	003d7106 	br	7f10 <_dtoa_r+0x728>
    894c:	d9801717 	ldw	r6,92(sp)
    8950:	00800084 	movi	r2,2
    8954:	11bde60e 	bge	r2,r6,80f0 <_dtoa_r+0x908>
    8958:	203cfb1e 	bne	r4,zero,7d48 <_dtoa_r+0x560>
    895c:	d9001617 	ldw	r4,88(sp)
    8960:	900b883a 	mov	r5,r18
    8964:	01800144 	movi	r6,5
    8968:	000f883a 	mov	r7,zero
    896c:	000b4f80 	call	b4f8 <__multadd>
    8970:	d9000717 	ldw	r4,28(sp)
    8974:	100b883a 	mov	r5,r2
    8978:	1025883a 	mov	r18,r2
    897c:	000a9a00 	call	a9a0 <__mcmp>
    8980:	00bcf10e 	bge	zero,r2,7d48 <_dtoa_r+0x560>
    8984:	d8c00d17 	ldw	r3,52(sp)
    8988:	d9000517 	ldw	r4,20(sp)
    898c:	d8000615 	stw	zero,24(sp)
    8990:	18c00044 	addi	r3,r3,1
    8994:	d8c00d15 	stw	r3,52(sp)
    8998:	00800c44 	movi	r2,49
    899c:	27000044 	addi	fp,r4,1
    89a0:	20800005 	stb	r2,0(r4)
    89a4:	003e8906 	br	83cc <_dtoa_r+0xbe4>
    89a8:	d8c00517 	ldw	r3,20(sp)
    89ac:	003bc206 	br	78b8 <_dtoa_r+0xd0>
    89b0:	01820034 	movhi	r6,2048
    89b4:	31808204 	addi	r6,r6,520
    89b8:	30c00917 	ldw	r3,36(r6)
    89bc:	30800817 	ldw	r2,32(r6)
    89c0:	d9001217 	ldw	r4,72(sp)
    89c4:	d9401317 	ldw	r5,76(sp)
    89c8:	180f883a 	mov	r7,r3
    89cc:	100d883a 	mov	r6,r2
    89d0:	000d9fc0 	call	d9fc <__divdf3>
    89d4:	948003cc 	andi	r18,r18,15
    89d8:	058000c4 	movi	r22,3
    89dc:	1029883a 	mov	r20,r2
    89e0:	182b883a 	mov	r21,r3
    89e4:	003c8906 	br	7c0c <_dtoa_r+0x424>
    89e8:	d9001017 	ldw	r4,64(sp)
    89ec:	d9800917 	ldw	r6,36(sp)
    89f0:	0025883a 	mov	r18,zero
    89f4:	1105c83a 	sub	r2,r2,r4
    89f8:	2089883a 	add	r4,r4,r2
    89fc:	308d883a 	add	r6,r6,r2
    8a00:	d9001015 	stw	r4,64(sp)
    8a04:	d9800915 	stw	r6,36(sp)
    8a08:	003e3206 	br	82d4 <_dtoa_r+0xaec>
    8a0c:	28800044 	addi	r2,r5,1
    8a10:	27000044 	addi	fp,r4,1
    8a14:	20800005 	stb	r2,0(r4)
    8a18:	003e6c06 	br	83cc <_dtoa_r+0xbe4>
    8a1c:	d8800f17 	ldw	r2,60(sp)
    8a20:	00bce016 	blt	zero,r2,7da4 <_dtoa_r+0x5bc>
    8a24:	d9800f17 	ldw	r6,60(sp)
    8a28:	303cc51e 	bne	r6,zero,7d40 <_dtoa_r+0x558>
    8a2c:	0005883a 	mov	r2,zero
    8a30:	00d00534 	movhi	r3,16404
    8a34:	980b883a 	mov	r5,r19
    8a38:	180f883a 	mov	r7,r3
    8a3c:	9009883a 	mov	r4,r18
    8a40:	100d883a 	mov	r6,r2
    8a44:	000d6380 	call	d638 <__muldf3>
    8a48:	180b883a 	mov	r5,r3
    8a4c:	a80f883a 	mov	r7,r21
    8a50:	1009883a 	mov	r4,r2
    8a54:	a00d883a 	mov	r6,r20
    8a58:	000ddec0 	call	ddec <__gedf2>
    8a5c:	103cb80e 	bge	r2,zero,7d40 <_dtoa_r+0x558>
    8a60:	0027883a 	mov	r19,zero
    8a64:	0025883a 	mov	r18,zero
    8a68:	003fc606 	br	8984 <_dtoa_r+0x119c>
    8a6c:	99400117 	ldw	r5,4(r19)
    8a70:	d9001617 	ldw	r4,88(sp)
    8a74:	000adc40 	call	adc4 <_Balloc>
    8a78:	99800417 	ldw	r6,16(r19)
    8a7c:	11000304 	addi	r4,r2,12
    8a80:	99400304 	addi	r5,r19,12
    8a84:	318d883a 	add	r6,r6,r6
    8a88:	318d883a 	add	r6,r6,r6
    8a8c:	31800204 	addi	r6,r6,8
    8a90:	1023883a 	mov	r17,r2
    8a94:	00052940 	call	5294 <memcpy>
    8a98:	d9001617 	ldw	r4,88(sp)
    8a9c:	880b883a 	mov	r5,r17
    8aa0:	01800044 	movi	r6,1
    8aa4:	000b1880 	call	b188 <__lshift>
    8aa8:	100b883a 	mov	r5,r2
    8aac:	003d9c06 	br	8120 <_dtoa_r+0x938>
    8ab0:	00800e44 	movi	r2,57
    8ab4:	b8807026 	beq	r23,r2,8c78 <_dtoa_r+0x1490>
    8ab8:	b8800044 	addi	r2,r23,1
    8abc:	b7000044 	addi	fp,r22,1
    8ac0:	b0800005 	stb	r2,0(r22)
    8ac4:	003e4106 	br	83cc <_dtoa_r+0xbe4>
    8ac8:	d8800317 	ldw	r2,12(sp)
    8acc:	01820034 	movhi	r6,2048
    8ad0:	31805004 	addi	r6,r6,320
    8ad4:	b009883a 	mov	r4,r22
    8ad8:	100e90fa 	slli	r7,r2,3
    8adc:	b80b883a 	mov	r5,r23
    8ae0:	398f883a 	add	r7,r7,r6
    8ae4:	38bffe17 	ldw	r2,-8(r7)
    8ae8:	d9800517 	ldw	r6,20(sp)
    8aec:	38ffff17 	ldw	r3,-4(r7)
    8af0:	37000044 	addi	fp,r6,1
    8af4:	180f883a 	mov	r7,r3
    8af8:	100d883a 	mov	r6,r2
    8afc:	000d6380 	call	d638 <__muldf3>
    8b00:	a80b883a 	mov	r5,r21
    8b04:	a009883a 	mov	r4,r20
    8b08:	182f883a 	mov	r23,r3
    8b0c:	102d883a 	mov	r22,r2
    8b10:	000dff40 	call	dff4 <__fixdfsi>
    8b14:	1009883a 	mov	r4,r2
    8b18:	1027883a 	mov	r19,r2
    8b1c:	000defc0 	call	defc <__floatsidf>
    8b20:	a80b883a 	mov	r5,r21
    8b24:	a009883a 	mov	r4,r20
    8b28:	180f883a 	mov	r7,r3
    8b2c:	100d883a 	mov	r6,r2
    8b30:	000d5440 	call	d544 <__subdf3>
    8b34:	180b883a 	mov	r5,r3
    8b38:	d8c00517 	ldw	r3,20(sp)
    8b3c:	9cc00c04 	addi	r19,r19,48
    8b40:	1009883a 	mov	r4,r2
    8b44:	1cc00005 	stb	r19,0(r3)
    8b48:	2021883a 	mov	r16,r4
    8b4c:	d9000317 	ldw	r4,12(sp)
    8b50:	00800044 	movi	r2,1
    8b54:	2823883a 	mov	r17,r5
    8b58:	20802226 	beq	r4,r2,8be4 <_dtoa_r+0x13fc>
    8b5c:	1029883a 	mov	r20,r2
    8b60:	0005883a 	mov	r2,zero
    8b64:	00d00934 	movhi	r3,16420
    8b68:	180f883a 	mov	r7,r3
    8b6c:	100d883a 	mov	r6,r2
    8b70:	880b883a 	mov	r5,r17
    8b74:	8009883a 	mov	r4,r16
    8b78:	000d6380 	call	d638 <__muldf3>
    8b7c:	180b883a 	mov	r5,r3
    8b80:	1009883a 	mov	r4,r2
    8b84:	1823883a 	mov	r17,r3
    8b88:	1021883a 	mov	r16,r2
    8b8c:	000dff40 	call	dff4 <__fixdfsi>
    8b90:	1009883a 	mov	r4,r2
    8b94:	102b883a 	mov	r21,r2
    8b98:	000defc0 	call	defc <__floatsidf>
    8b9c:	880b883a 	mov	r5,r17
    8ba0:	8009883a 	mov	r4,r16
    8ba4:	180f883a 	mov	r7,r3
    8ba8:	100d883a 	mov	r6,r2
    8bac:	000d5440 	call	d544 <__subdf3>
    8bb0:	180b883a 	mov	r5,r3
    8bb4:	d8c00517 	ldw	r3,20(sp)
    8bb8:	1009883a 	mov	r4,r2
    8bbc:	ad400c04 	addi	r21,r21,48
    8bc0:	1d05883a 	add	r2,r3,r20
    8bc4:	15400005 	stb	r21,0(r2)
    8bc8:	2021883a 	mov	r16,r4
    8bcc:	d9000317 	ldw	r4,12(sp)
    8bd0:	a5000044 	addi	r20,r20,1
    8bd4:	2823883a 	mov	r17,r5
    8bd8:	a13fe11e 	bne	r20,r4,8b60 <_dtoa_r+0x1378>
    8bdc:	e505883a 	add	r2,fp,r20
    8be0:	173fffc4 	addi	fp,r2,-1
    8be4:	0025883a 	mov	r18,zero
    8be8:	04cff834 	movhi	r19,16352
    8bec:	b009883a 	mov	r4,r22
    8bf0:	b80b883a 	mov	r5,r23
    8bf4:	900d883a 	mov	r6,r18
    8bf8:	980f883a 	mov	r7,r19
    8bfc:	000d5c40 	call	d5c4 <__adddf3>
    8c00:	180b883a 	mov	r5,r3
    8c04:	1009883a 	mov	r4,r2
    8c08:	800d883a 	mov	r6,r16
    8c0c:	880f883a 	mov	r7,r17
    8c10:	000de740 	call	de74 <__ltdf2>
    8c14:	103cab16 	blt	r2,zero,7ec4 <_dtoa_r+0x6dc>
    8c18:	0009883a 	mov	r4,zero
    8c1c:	980b883a 	mov	r5,r19
    8c20:	b80f883a 	mov	r7,r23
    8c24:	b00d883a 	mov	r6,r22
    8c28:	000d5440 	call	d544 <__subdf3>
    8c2c:	180b883a 	mov	r5,r3
    8c30:	880f883a 	mov	r7,r17
    8c34:	1009883a 	mov	r4,r2
    8c38:	800d883a 	mov	r6,r16
    8c3c:	000dd640 	call	dd64 <__gtdf2>
    8c40:	00bc470e 	bge	zero,r2,7d60 <_dtoa_r+0x578>
    8c44:	00c00c04 	movi	r3,48
    8c48:	e73fffc4 	addi	fp,fp,-1
    8c4c:	e0800007 	ldb	r2,0(fp)
    8c50:	10fffd26 	beq	r2,r3,8c48 <_dtoa_r+0x1460>
    8c54:	d9800417 	ldw	r6,16(sp)
    8c58:	e7000044 	addi	fp,fp,1
    8c5c:	d9800d15 	stw	r6,52(sp)
    8c60:	003cab06 	br	7f10 <_dtoa_r+0x728>
    8c64:	d8c00f17 	ldw	r3,60(sp)
    8c68:	d9001117 	ldw	r4,68(sp)
    8c6c:	20e1c83a 	sub	r16,r4,r3
    8c70:	0007883a 	mov	r3,zero
    8c74:	003d9b06 	br	82e4 <_dtoa_r+0xafc>
    8c78:	00800e44 	movi	r2,57
    8c7c:	b0800005 	stb	r2,0(r22)
    8c80:	b5800044 	addi	r22,r22,1
    8c84:	003dc106 	br	838c <_dtoa_r+0xba4>
    8c88:	05800084 	movi	r22,2
    8c8c:	003bf706 	br	7c6c <_dtoa_r+0x484>
    8c90:	d9000f17 	ldw	r4,60(sp)
    8c94:	013c000e 	bge	zero,r4,7c98 <_dtoa_r+0x4b0>
    8c98:	d9800e17 	ldw	r6,56(sp)
    8c9c:	01bc300e 	bge	zero,r6,7d60 <_dtoa_r+0x578>
    8ca0:	0005883a 	mov	r2,zero
    8ca4:	00d00934 	movhi	r3,16420
    8ca8:	a80b883a 	mov	r5,r21
    8cac:	180f883a 	mov	r7,r3
    8cb0:	a009883a 	mov	r4,r20
    8cb4:	100d883a 	mov	r6,r2
    8cb8:	000d6380 	call	d638 <__muldf3>
    8cbc:	b1000044 	addi	r4,r22,1
    8cc0:	1021883a 	mov	r16,r2
    8cc4:	1823883a 	mov	r17,r3
    8cc8:	000defc0 	call	defc <__floatsidf>
    8ccc:	880b883a 	mov	r5,r17
    8cd0:	8009883a 	mov	r4,r16
    8cd4:	180f883a 	mov	r7,r3
    8cd8:	100d883a 	mov	r6,r2
    8cdc:	000d6380 	call	d638 <__muldf3>
    8ce0:	0011883a 	mov	r8,zero
    8ce4:	02500734 	movhi	r9,16412
    8ce8:	180b883a 	mov	r5,r3
    8cec:	480f883a 	mov	r7,r9
    8cf0:	1009883a 	mov	r4,r2
    8cf4:	400d883a 	mov	r6,r8
    8cf8:	000d5c40 	call	d5c4 <__adddf3>
    8cfc:	102d883a 	mov	r22,r2
    8d00:	00bf3034 	movhi	r2,64704
    8d04:	10ef883a 	add	r23,r2,r3
    8d08:	d8800d17 	ldw	r2,52(sp)
    8d0c:	d8c00e17 	ldw	r3,56(sp)
    8d10:	8029883a 	mov	r20,r16
    8d14:	10bfffc4 	addi	r2,r2,-1
    8d18:	882b883a 	mov	r21,r17
    8d1c:	d8800415 	stw	r2,16(sp)
    8d20:	d8c00315 	stw	r3,12(sp)
    8d24:	003e8306 	br	8734 <_dtoa_r+0xf4c>
    8d28:	d8800117 	ldw	r2,4(sp)
    8d2c:	dc001117 	ldw	r16,68(sp)
    8d30:	dc801017 	ldw	r18,64(sp)
    8d34:	00c00d84 	movi	r3,54
    8d38:	1887c83a 	sub	r3,r3,r2
    8d3c:	003d6906 	br	82e4 <_dtoa_r+0xafc>
    8d40:	01800044 	movi	r6,1
    8d44:	3021883a 	mov	r16,r6
    8d48:	d9800f15 	stw	r6,60(sp)
    8d4c:	d9802615 	stw	r6,152(sp)
    8d50:	d9800e15 	stw	r6,56(sp)
    8d54:	003b9306 	br	7ba4 <_dtoa_r+0x3bc>
    8d58:	b021883a 	mov	r16,r22
    8d5c:	dd800f15 	stw	r22,60(sp)
    8d60:	003b9006 	br	7ba4 <_dtoa_r+0x3bc>
    8d64:	103e221e 	bne	r2,zero,85f0 <_dtoa_r+0xe08>
    8d68:	b880004c 	andi	r2,r23,1
    8d6c:	1005003a 	cmpeq	r2,r2,zero
    8d70:	103e1f1e 	bne	r2,zero,85f0 <_dtoa_r+0xe08>
    8d74:	003e1b06 	br	85e4 <_dtoa_r+0xdfc>
    8d78:	d9001617 	ldw	r4,88(sp)
    8d7c:	980b883a 	mov	r5,r19
    8d80:	01800284 	movi	r6,10
    8d84:	000f883a 	mov	r7,zero
    8d88:	000b4f80 	call	b4f8 <__multadd>
    8d8c:	d8c00e17 	ldw	r3,56(sp)
    8d90:	1027883a 	mov	r19,r2
    8d94:	d8c00f15 	stw	r3,60(sp)
    8d98:	003cd306 	br	80e8 <_dtoa_r+0x900>

00008d9c <_fflush_r>:
    8d9c:	defffb04 	addi	sp,sp,-20
    8da0:	dcc00315 	stw	r19,12(sp)
    8da4:	dc800215 	stw	r18,8(sp)
    8da8:	dfc00415 	stw	ra,16(sp)
    8dac:	dc400115 	stw	r17,4(sp)
    8db0:	dc000015 	stw	r16,0(sp)
    8db4:	2027883a 	mov	r19,r4
    8db8:	2825883a 	mov	r18,r5
    8dbc:	20000226 	beq	r4,zero,8dc8 <_fflush_r+0x2c>
    8dc0:	20800e17 	ldw	r2,56(r4)
    8dc4:	10005626 	beq	r2,zero,8f20 <_fflush_r+0x184>
    8dc8:	9100030b 	ldhu	r4,12(r18)
    8dcc:	20ffffcc 	andi	r3,r4,65535
    8dd0:	18e0001c 	xori	r3,r3,32768
    8dd4:	18e00004 	addi	r3,r3,-32768
    8dd8:	1880020c 	andi	r2,r3,8
    8ddc:	1000261e 	bne	r2,zero,8e78 <_fflush_r+0xdc>
    8de0:	90c00117 	ldw	r3,4(r18)
    8de4:	20820014 	ori	r2,r4,2048
    8de8:	9080030d 	sth	r2,12(r18)
    8dec:	1009883a 	mov	r4,r2
    8df0:	00c0400e 	bge	zero,r3,8ef4 <_fflush_r+0x158>
    8df4:	92000a17 	ldw	r8,40(r18)
    8df8:	40004026 	beq	r8,zero,8efc <_fflush_r+0x160>
    8dfc:	2084000c 	andi	r2,r4,4096
    8e00:	10005326 	beq	r2,zero,8f50 <_fflush_r+0x1b4>
    8e04:	94001417 	ldw	r16,80(r18)
    8e08:	9080030b 	ldhu	r2,12(r18)
    8e0c:	1080010c 	andi	r2,r2,4
    8e10:	1000481e 	bne	r2,zero,8f34 <_fflush_r+0x198>
    8e14:	91400717 	ldw	r5,28(r18)
    8e18:	9809883a 	mov	r4,r19
    8e1c:	800d883a 	mov	r6,r16
    8e20:	000f883a 	mov	r7,zero
    8e24:	403ee83a 	callr	r8
    8e28:	8080261e 	bne	r16,r2,8ec4 <_fflush_r+0x128>
    8e2c:	9080030b 	ldhu	r2,12(r18)
    8e30:	91000417 	ldw	r4,16(r18)
    8e34:	90000115 	stw	zero,4(r18)
    8e38:	10bdffcc 	andi	r2,r2,63487
    8e3c:	10ffffcc 	andi	r3,r2,65535
    8e40:	18c4000c 	andi	r3,r3,4096
    8e44:	9080030d 	sth	r2,12(r18)
    8e48:	91000015 	stw	r4,0(r18)
    8e4c:	18002b26 	beq	r3,zero,8efc <_fflush_r+0x160>
    8e50:	0007883a 	mov	r3,zero
    8e54:	1805883a 	mov	r2,r3
    8e58:	94001415 	stw	r16,80(r18)
    8e5c:	dfc00417 	ldw	ra,16(sp)
    8e60:	dcc00317 	ldw	r19,12(sp)
    8e64:	dc800217 	ldw	r18,8(sp)
    8e68:	dc400117 	ldw	r17,4(sp)
    8e6c:	dc000017 	ldw	r16,0(sp)
    8e70:	dec00504 	addi	sp,sp,20
    8e74:	f800283a 	ret
    8e78:	94400417 	ldw	r17,16(r18)
    8e7c:	88001f26 	beq	r17,zero,8efc <_fflush_r+0x160>
    8e80:	90800017 	ldw	r2,0(r18)
    8e84:	18c000cc 	andi	r3,r3,3
    8e88:	94400015 	stw	r17,0(r18)
    8e8c:	1461c83a 	sub	r16,r2,r17
    8e90:	18002526 	beq	r3,zero,8f28 <_fflush_r+0x18c>
    8e94:	0005883a 	mov	r2,zero
    8e98:	90800215 	stw	r2,8(r18)
    8e9c:	0400170e 	bge	zero,r16,8efc <_fflush_r+0x160>
    8ea0:	90c00917 	ldw	r3,36(r18)
    8ea4:	91400717 	ldw	r5,28(r18)
    8ea8:	880d883a 	mov	r6,r17
    8eac:	800f883a 	mov	r7,r16
    8eb0:	9809883a 	mov	r4,r19
    8eb4:	183ee83a 	callr	r3
    8eb8:	88a3883a 	add	r17,r17,r2
    8ebc:	80a1c83a 	sub	r16,r16,r2
    8ec0:	00bff616 	blt	zero,r2,8e9c <_fflush_r+0x100>
    8ec4:	9080030b 	ldhu	r2,12(r18)
    8ec8:	00ffffc4 	movi	r3,-1
    8ecc:	10801014 	ori	r2,r2,64
    8ed0:	9080030d 	sth	r2,12(r18)
    8ed4:	1805883a 	mov	r2,r3
    8ed8:	dfc00417 	ldw	ra,16(sp)
    8edc:	dcc00317 	ldw	r19,12(sp)
    8ee0:	dc800217 	ldw	r18,8(sp)
    8ee4:	dc400117 	ldw	r17,4(sp)
    8ee8:	dc000017 	ldw	r16,0(sp)
    8eec:	dec00504 	addi	sp,sp,20
    8ef0:	f800283a 	ret
    8ef4:	90800f17 	ldw	r2,60(r18)
    8ef8:	00bfbe16 	blt	zero,r2,8df4 <_fflush_r+0x58>
    8efc:	0007883a 	mov	r3,zero
    8f00:	1805883a 	mov	r2,r3
    8f04:	dfc00417 	ldw	ra,16(sp)
    8f08:	dcc00317 	ldw	r19,12(sp)
    8f0c:	dc800217 	ldw	r18,8(sp)
    8f10:	dc400117 	ldw	r17,4(sp)
    8f14:	dc000017 	ldw	r16,0(sp)
    8f18:	dec00504 	addi	sp,sp,20
    8f1c:	f800283a 	ret
    8f20:	00090340 	call	9034 <__sinit>
    8f24:	003fa806 	br	8dc8 <_fflush_r+0x2c>
    8f28:	90800517 	ldw	r2,20(r18)
    8f2c:	90800215 	stw	r2,8(r18)
    8f30:	003fda06 	br	8e9c <_fflush_r+0x100>
    8f34:	90800117 	ldw	r2,4(r18)
    8f38:	90c00c17 	ldw	r3,48(r18)
    8f3c:	80a1c83a 	sub	r16,r16,r2
    8f40:	183fb426 	beq	r3,zero,8e14 <_fflush_r+0x78>
    8f44:	90800f17 	ldw	r2,60(r18)
    8f48:	80a1c83a 	sub	r16,r16,r2
    8f4c:	003fb106 	br	8e14 <_fflush_r+0x78>
    8f50:	91400717 	ldw	r5,28(r18)
    8f54:	9809883a 	mov	r4,r19
    8f58:	000d883a 	mov	r6,zero
    8f5c:	01c00044 	movi	r7,1
    8f60:	403ee83a 	callr	r8
    8f64:	1021883a 	mov	r16,r2
    8f68:	00bfffc4 	movi	r2,-1
    8f6c:	80800226 	beq	r16,r2,8f78 <_fflush_r+0x1dc>
    8f70:	92000a17 	ldw	r8,40(r18)
    8f74:	003fa406 	br	8e08 <_fflush_r+0x6c>
    8f78:	98c00017 	ldw	r3,0(r19)
    8f7c:	00800744 	movi	r2,29
    8f80:	18bfde26 	beq	r3,r2,8efc <_fflush_r+0x160>
    8f84:	9080030b 	ldhu	r2,12(r18)
    8f88:	8007883a 	mov	r3,r16
    8f8c:	10801014 	ori	r2,r2,64
    8f90:	9080030d 	sth	r2,12(r18)
    8f94:	003fcf06 	br	8ed4 <_fflush_r+0x138>

00008f98 <fflush>:
    8f98:	01400074 	movhi	r5,1
    8f9c:	29636704 	addi	r5,r5,-29284
    8fa0:	2007883a 	mov	r3,r4
    8fa4:	20000526 	beq	r4,zero,8fbc <fflush+0x24>
    8fa8:	00820034 	movhi	r2,2048
    8fac:	10892804 	addi	r2,r2,9376
    8fb0:	11000017 	ldw	r4,0(r2)
    8fb4:	180b883a 	mov	r5,r3
    8fb8:	0008d9c1 	jmpi	8d9c <_fflush_r>
    8fbc:	00820034 	movhi	r2,2048
    8fc0:	10892904 	addi	r2,r2,9380
    8fc4:	11000017 	ldw	r4,0(r2)
    8fc8:	0009b681 	jmpi	9b68 <_fwalk_reent>

00008fcc <std>:
    8fcc:	00800074 	movhi	r2,1
    8fd0:	10afc304 	addi	r2,r2,-16628
    8fd4:	20800b15 	stw	r2,44(r4)
    8fd8:	00800074 	movhi	r2,1
    8fdc:	10affe04 	addi	r2,r2,-16392
    8fe0:	20800815 	stw	r2,32(r4)
    8fe4:	00c00074 	movhi	r3,1
    8fe8:	18efdf04 	addi	r3,r3,-16516
    8fec:	00800074 	movhi	r2,1
    8ff0:	10afc504 	addi	r2,r2,-16620
    8ff4:	2140030d 	sth	r5,12(r4)
    8ff8:	2180038d 	sth	r6,14(r4)
    8ffc:	20c00915 	stw	r3,36(r4)
    9000:	20800a15 	stw	r2,40(r4)
    9004:	20000015 	stw	zero,0(r4)
    9008:	20000115 	stw	zero,4(r4)
    900c:	20000215 	stw	zero,8(r4)
    9010:	20000415 	stw	zero,16(r4)
    9014:	20000515 	stw	zero,20(r4)
    9018:	20000615 	stw	zero,24(r4)
    901c:	21000715 	stw	r4,28(r4)
    9020:	f800283a 	ret

00009024 <__sfp_lock_acquire>:
    9024:	f800283a 	ret

00009028 <__sfp_lock_release>:
    9028:	f800283a 	ret

0000902c <__sinit_lock_acquire>:
    902c:	f800283a 	ret

00009030 <__sinit_lock_release>:
    9030:	f800283a 	ret

00009034 <__sinit>:
    9034:	20800e17 	ldw	r2,56(r4)
    9038:	defffd04 	addi	sp,sp,-12
    903c:	dc400115 	stw	r17,4(sp)
    9040:	dc000015 	stw	r16,0(sp)
    9044:	dfc00215 	stw	ra,8(sp)
    9048:	04400044 	movi	r17,1
    904c:	01400104 	movi	r5,4
    9050:	000d883a 	mov	r6,zero
    9054:	2021883a 	mov	r16,r4
    9058:	2200bb04 	addi	r8,r4,748
    905c:	200f883a 	mov	r7,r4
    9060:	10000526 	beq	r2,zero,9078 <__sinit+0x44>
    9064:	dfc00217 	ldw	ra,8(sp)
    9068:	dc400117 	ldw	r17,4(sp)
    906c:	dc000017 	ldw	r16,0(sp)
    9070:	dec00304 	addi	sp,sp,12
    9074:	f800283a 	ret
    9078:	21000117 	ldw	r4,4(r4)
    907c:	00800074 	movhi	r2,1
    9080:	10a44604 	addi	r2,r2,-28392
    9084:	00c000c4 	movi	r3,3
    9088:	80800f15 	stw	r2,60(r16)
    908c:	80c0b915 	stw	r3,740(r16)
    9090:	8200ba15 	stw	r8,744(r16)
    9094:	84400e15 	stw	r17,56(r16)
    9098:	8000b815 	stw	zero,736(r16)
    909c:	0008fcc0 	call	8fcc <std>
    90a0:	81000217 	ldw	r4,8(r16)
    90a4:	880d883a 	mov	r6,r17
    90a8:	800f883a 	mov	r7,r16
    90ac:	01400284 	movi	r5,10
    90b0:	0008fcc0 	call	8fcc <std>
    90b4:	81000317 	ldw	r4,12(r16)
    90b8:	800f883a 	mov	r7,r16
    90bc:	01400484 	movi	r5,18
    90c0:	01800084 	movi	r6,2
    90c4:	dfc00217 	ldw	ra,8(sp)
    90c8:	dc400117 	ldw	r17,4(sp)
    90cc:	dc000017 	ldw	r16,0(sp)
    90d0:	dec00304 	addi	sp,sp,12
    90d4:	0008fcc1 	jmpi	8fcc <std>

000090d8 <__fp_lock>:
    90d8:	0005883a 	mov	r2,zero
    90dc:	f800283a 	ret

000090e0 <__fp_unlock>:
    90e0:	0005883a 	mov	r2,zero
    90e4:	f800283a 	ret

000090e8 <__fp_unlock_all>:
    90e8:	00820034 	movhi	r2,2048
    90ec:	10892804 	addi	r2,r2,9376
    90f0:	11000017 	ldw	r4,0(r2)
    90f4:	01400074 	movhi	r5,1
    90f8:	29643804 	addi	r5,r5,-28448
    90fc:	0009c301 	jmpi	9c30 <_fwalk>

00009100 <__fp_lock_all>:
    9100:	00820034 	movhi	r2,2048
    9104:	10892804 	addi	r2,r2,9376
    9108:	11000017 	ldw	r4,0(r2)
    910c:	01400074 	movhi	r5,1
    9110:	29643604 	addi	r5,r5,-28456
    9114:	0009c301 	jmpi	9c30 <_fwalk>

00009118 <_cleanup_r>:
    9118:	01400074 	movhi	r5,1
    911c:	2970f004 	addi	r5,r5,-15424
    9120:	0009c301 	jmpi	9c30 <_fwalk>

00009124 <_cleanup>:
    9124:	00820034 	movhi	r2,2048
    9128:	10892904 	addi	r2,r2,9380
    912c:	11000017 	ldw	r4,0(r2)
    9130:	00091181 	jmpi	9118 <_cleanup_r>

00009134 <__sfmoreglue>:
    9134:	defffc04 	addi	sp,sp,-16
    9138:	dc400115 	stw	r17,4(sp)
    913c:	2c401724 	muli	r17,r5,92
    9140:	dc800215 	stw	r18,8(sp)
    9144:	2825883a 	mov	r18,r5
    9148:	89400304 	addi	r5,r17,12
    914c:	dc000015 	stw	r16,0(sp)
    9150:	dfc00315 	stw	ra,12(sp)
    9154:	0009f400 	call	9f40 <_malloc_r>
    9158:	0021883a 	mov	r16,zero
    915c:	880d883a 	mov	r6,r17
    9160:	000b883a 	mov	r5,zero
    9164:	10000626 	beq	r2,zero,9180 <__sfmoreglue+0x4c>
    9168:	11000304 	addi	r4,r2,12
    916c:	14800115 	stw	r18,4(r2)
    9170:	10000015 	stw	zero,0(r2)
    9174:	11000215 	stw	r4,8(r2)
    9178:	1021883a 	mov	r16,r2
    917c:	00053340 	call	5334 <memset>
    9180:	8005883a 	mov	r2,r16
    9184:	dfc00317 	ldw	ra,12(sp)
    9188:	dc800217 	ldw	r18,8(sp)
    918c:	dc400117 	ldw	r17,4(sp)
    9190:	dc000017 	ldw	r16,0(sp)
    9194:	dec00404 	addi	sp,sp,16
    9198:	f800283a 	ret

0000919c <__sfp>:
    919c:	defffd04 	addi	sp,sp,-12
    91a0:	00820034 	movhi	r2,2048
    91a4:	10892904 	addi	r2,r2,9380
    91a8:	dc000015 	stw	r16,0(sp)
    91ac:	14000017 	ldw	r16,0(r2)
    91b0:	dc400115 	stw	r17,4(sp)
    91b4:	dfc00215 	stw	ra,8(sp)
    91b8:	80800e17 	ldw	r2,56(r16)
    91bc:	2023883a 	mov	r17,r4
    91c0:	10002626 	beq	r2,zero,925c <__sfp+0xc0>
    91c4:	8400b804 	addi	r16,r16,736
    91c8:	80800117 	ldw	r2,4(r16)
    91cc:	81000217 	ldw	r4,8(r16)
    91d0:	10ffffc4 	addi	r3,r2,-1
    91d4:	18000916 	blt	r3,zero,91fc <__sfp+0x60>
    91d8:	2080030f 	ldh	r2,12(r4)
    91dc:	10000b26 	beq	r2,zero,920c <__sfp+0x70>
    91e0:	017fffc4 	movi	r5,-1
    91e4:	00000206 	br	91f0 <__sfp+0x54>
    91e8:	2080030f 	ldh	r2,12(r4)
    91ec:	10000726 	beq	r2,zero,920c <__sfp+0x70>
    91f0:	18ffffc4 	addi	r3,r3,-1
    91f4:	21001704 	addi	r4,r4,92
    91f8:	197ffb1e 	bne	r3,r5,91e8 <__sfp+0x4c>
    91fc:	80800017 	ldw	r2,0(r16)
    9200:	10001926 	beq	r2,zero,9268 <__sfp+0xcc>
    9204:	1021883a 	mov	r16,r2
    9208:	003fef06 	br	91c8 <__sfp+0x2c>
    920c:	00bfffc4 	movi	r2,-1
    9210:	00c00044 	movi	r3,1
    9214:	2080038d 	sth	r2,14(r4)
    9218:	20c0030d 	sth	r3,12(r4)
    921c:	20000015 	stw	zero,0(r4)
    9220:	20000215 	stw	zero,8(r4)
    9224:	20000115 	stw	zero,4(r4)
    9228:	20000415 	stw	zero,16(r4)
    922c:	20000515 	stw	zero,20(r4)
    9230:	20000615 	stw	zero,24(r4)
    9234:	20000c15 	stw	zero,48(r4)
    9238:	20000d15 	stw	zero,52(r4)
    923c:	20001115 	stw	zero,68(r4)
    9240:	20001215 	stw	zero,72(r4)
    9244:	2005883a 	mov	r2,r4
    9248:	dfc00217 	ldw	ra,8(sp)
    924c:	dc400117 	ldw	r17,4(sp)
    9250:	dc000017 	ldw	r16,0(sp)
    9254:	dec00304 	addi	sp,sp,12
    9258:	f800283a 	ret
    925c:	8009883a 	mov	r4,r16
    9260:	00090340 	call	9034 <__sinit>
    9264:	003fd706 	br	91c4 <__sfp+0x28>
    9268:	8809883a 	mov	r4,r17
    926c:	01400104 	movi	r5,4
    9270:	00091340 	call	9134 <__sfmoreglue>
    9274:	80800015 	stw	r2,0(r16)
    9278:	103fe21e 	bne	r2,zero,9204 <__sfp+0x68>
    927c:	00800304 	movi	r2,12
    9280:	0009883a 	mov	r4,zero
    9284:	88800015 	stw	r2,0(r17)
    9288:	003fee06 	br	9244 <__sfp+0xa8>

0000928c <_malloc_trim_r>:
    928c:	defffb04 	addi	sp,sp,-20
    9290:	dcc00315 	stw	r19,12(sp)
    9294:	04c20034 	movhi	r19,2048
    9298:	9cc2bc04 	addi	r19,r19,2800
    929c:	dc800215 	stw	r18,8(sp)
    92a0:	dc400115 	stw	r17,4(sp)
    92a4:	dc000015 	stw	r16,0(sp)
    92a8:	2823883a 	mov	r17,r5
    92ac:	2025883a 	mov	r18,r4
    92b0:	dfc00415 	stw	ra,16(sp)
    92b4:	000ef700 	call	ef70 <__malloc_lock>
    92b8:	98800217 	ldw	r2,8(r19)
    92bc:	9009883a 	mov	r4,r18
    92c0:	000b883a 	mov	r5,zero
    92c4:	10c00117 	ldw	r3,4(r2)
    92c8:	00bfff04 	movi	r2,-4
    92cc:	18a0703a 	and	r16,r3,r2
    92d0:	8463c83a 	sub	r17,r16,r17
    92d4:	8c43fbc4 	addi	r17,r17,4079
    92d8:	8822d33a 	srli	r17,r17,12
    92dc:	0083ffc4 	movi	r2,4095
    92e0:	8c7fffc4 	addi	r17,r17,-1
    92e4:	8822933a 	slli	r17,r17,12
    92e8:	1440060e 	bge	r2,r17,9304 <_malloc_trim_r+0x78>
    92ec:	000be9c0 	call	be9c <_sbrk_r>
    92f0:	98c00217 	ldw	r3,8(r19)
    92f4:	9009883a 	mov	r4,r18
    92f8:	044bc83a 	sub	r5,zero,r17
    92fc:	80c7883a 	add	r3,r16,r3
    9300:	10c00926 	beq	r2,r3,9328 <_malloc_trim_r+0x9c>
    9304:	000ef900 	call	ef90 <__malloc_unlock>
    9308:	0005883a 	mov	r2,zero
    930c:	dfc00417 	ldw	ra,16(sp)
    9310:	dcc00317 	ldw	r19,12(sp)
    9314:	dc800217 	ldw	r18,8(sp)
    9318:	dc400117 	ldw	r17,4(sp)
    931c:	dc000017 	ldw	r16,0(sp)
    9320:	dec00504 	addi	sp,sp,20
    9324:	f800283a 	ret
    9328:	9009883a 	mov	r4,r18
    932c:	000be9c0 	call	be9c <_sbrk_r>
    9330:	844dc83a 	sub	r6,r16,r17
    9334:	00ffffc4 	movi	r3,-1
    9338:	9009883a 	mov	r4,r18
    933c:	000b883a 	mov	r5,zero
    9340:	01c20234 	movhi	r7,2056
    9344:	39fdd704 	addi	r7,r7,-2212
    9348:	31800054 	ori	r6,r6,1
    934c:	10c00926 	beq	r2,r3,9374 <_malloc_trim_r+0xe8>
    9350:	38800017 	ldw	r2,0(r7)
    9354:	98c00217 	ldw	r3,8(r19)
    9358:	9009883a 	mov	r4,r18
    935c:	1445c83a 	sub	r2,r2,r17
    9360:	38800015 	stw	r2,0(r7)
    9364:	19800115 	stw	r6,4(r3)
    9368:	000ef900 	call	ef90 <__malloc_unlock>
    936c:	00800044 	movi	r2,1
    9370:	003fe606 	br	930c <_malloc_trim_r+0x80>
    9374:	000be9c0 	call	be9c <_sbrk_r>
    9378:	99800217 	ldw	r6,8(r19)
    937c:	100f883a 	mov	r7,r2
    9380:	9009883a 	mov	r4,r18
    9384:	1187c83a 	sub	r3,r2,r6
    9388:	008003c4 	movi	r2,15
    938c:	19400054 	ori	r5,r3,1
    9390:	10ffdc0e 	bge	r2,r3,9304 <_malloc_trim_r+0x78>
    9394:	00820034 	movhi	r2,2048
    9398:	10892d04 	addi	r2,r2,9396
    939c:	10c00017 	ldw	r3,0(r2)
    93a0:	00820234 	movhi	r2,2056
    93a4:	10bdd704 	addi	r2,r2,-2212
    93a8:	31400115 	stw	r5,4(r6)
    93ac:	38c7c83a 	sub	r3,r7,r3
    93b0:	10c00015 	stw	r3,0(r2)
    93b4:	003fd306 	br	9304 <_malloc_trim_r+0x78>

000093b8 <_free_r>:
    93b8:	defffd04 	addi	sp,sp,-12
    93bc:	dc400115 	stw	r17,4(sp)
    93c0:	dc000015 	stw	r16,0(sp)
    93c4:	dfc00215 	stw	ra,8(sp)
    93c8:	2821883a 	mov	r16,r5
    93cc:	2023883a 	mov	r17,r4
    93d0:	28005a26 	beq	r5,zero,953c <_free_r+0x184>
    93d4:	000ef700 	call	ef70 <__malloc_lock>
    93d8:	823ffe04 	addi	r8,r16,-8
    93dc:	41400117 	ldw	r5,4(r8)
    93e0:	00bfff84 	movi	r2,-2
    93e4:	02820034 	movhi	r10,2048
    93e8:	5282bc04 	addi	r10,r10,2800
    93ec:	288e703a 	and	r7,r5,r2
    93f0:	41cd883a 	add	r6,r8,r7
    93f4:	30c00117 	ldw	r3,4(r6)
    93f8:	51000217 	ldw	r4,8(r10)
    93fc:	00bfff04 	movi	r2,-4
    9400:	1892703a 	and	r9,r3,r2
    9404:	5017883a 	mov	r11,r10
    9408:	31006726 	beq	r6,r4,95a8 <_free_r+0x1f0>
    940c:	2880004c 	andi	r2,r5,1
    9410:	1005003a 	cmpeq	r2,r2,zero
    9414:	32400115 	stw	r9,4(r6)
    9418:	10001a1e 	bne	r2,zero,9484 <_free_r+0xcc>
    941c:	000b883a 	mov	r5,zero
    9420:	3247883a 	add	r3,r6,r9
    9424:	18800117 	ldw	r2,4(r3)
    9428:	1080004c 	andi	r2,r2,1
    942c:	1000231e 	bne	r2,zero,94bc <_free_r+0x104>
    9430:	280ac03a 	cmpne	r5,r5,zero
    9434:	3a4f883a 	add	r7,r7,r9
    9438:	2800451e 	bne	r5,zero,9550 <_free_r+0x198>
    943c:	31000217 	ldw	r4,8(r6)
    9440:	00820034 	movhi	r2,2048
    9444:	1082be04 	addi	r2,r2,2808
    9448:	20807b26 	beq	r4,r2,9638 <_free_r+0x280>
    944c:	30800317 	ldw	r2,12(r6)
    9450:	3a07883a 	add	r3,r7,r8
    9454:	19c00015 	stw	r7,0(r3)
    9458:	11000215 	stw	r4,8(r2)
    945c:	20800315 	stw	r2,12(r4)
    9460:	38800054 	ori	r2,r7,1
    9464:	40800115 	stw	r2,4(r8)
    9468:	28001a26 	beq	r5,zero,94d4 <_free_r+0x11c>
    946c:	8809883a 	mov	r4,r17
    9470:	dfc00217 	ldw	ra,8(sp)
    9474:	dc400117 	ldw	r17,4(sp)
    9478:	dc000017 	ldw	r16,0(sp)
    947c:	dec00304 	addi	sp,sp,12
    9480:	000ef901 	jmpi	ef90 <__malloc_unlock>
    9484:	80bffe17 	ldw	r2,-8(r16)
    9488:	50c00204 	addi	r3,r10,8
    948c:	4091c83a 	sub	r8,r8,r2
    9490:	41000217 	ldw	r4,8(r8)
    9494:	388f883a 	add	r7,r7,r2
    9498:	20c06126 	beq	r4,r3,9620 <_free_r+0x268>
    949c:	40800317 	ldw	r2,12(r8)
    94a0:	3247883a 	add	r3,r6,r9
    94a4:	000b883a 	mov	r5,zero
    94a8:	11000215 	stw	r4,8(r2)
    94ac:	20800315 	stw	r2,12(r4)
    94b0:	18800117 	ldw	r2,4(r3)
    94b4:	1080004c 	andi	r2,r2,1
    94b8:	103fdd26 	beq	r2,zero,9430 <_free_r+0x78>
    94bc:	38800054 	ori	r2,r7,1
    94c0:	3a07883a 	add	r3,r7,r8
    94c4:	280ac03a 	cmpne	r5,r5,zero
    94c8:	40800115 	stw	r2,4(r8)
    94cc:	19c00015 	stw	r7,0(r3)
    94d0:	283fe61e 	bne	r5,zero,946c <_free_r+0xb4>
    94d4:	00807fc4 	movi	r2,511
    94d8:	11c01f2e 	bgeu	r2,r7,9558 <_free_r+0x1a0>
    94dc:	3806d27a 	srli	r3,r7,9
    94e0:	1800481e 	bne	r3,zero,9604 <_free_r+0x24c>
    94e4:	3804d0fa 	srli	r2,r7,3
    94e8:	100690fa 	slli	r3,r2,3
    94ec:	1acd883a 	add	r6,r3,r11
    94f0:	31400217 	ldw	r5,8(r6)
    94f4:	31405926 	beq	r6,r5,965c <_free_r+0x2a4>
    94f8:	28800117 	ldw	r2,4(r5)
    94fc:	00ffff04 	movi	r3,-4
    9500:	10c4703a 	and	r2,r2,r3
    9504:	3880022e 	bgeu	r7,r2,9510 <_free_r+0x158>
    9508:	29400217 	ldw	r5,8(r5)
    950c:	317ffa1e 	bne	r6,r5,94f8 <_free_r+0x140>
    9510:	29800317 	ldw	r6,12(r5)
    9514:	41800315 	stw	r6,12(r8)
    9518:	41400215 	stw	r5,8(r8)
    951c:	8809883a 	mov	r4,r17
    9520:	2a000315 	stw	r8,12(r5)
    9524:	32000215 	stw	r8,8(r6)
    9528:	dfc00217 	ldw	ra,8(sp)
    952c:	dc400117 	ldw	r17,4(sp)
    9530:	dc000017 	ldw	r16,0(sp)
    9534:	dec00304 	addi	sp,sp,12
    9538:	000ef901 	jmpi	ef90 <__malloc_unlock>
    953c:	dfc00217 	ldw	ra,8(sp)
    9540:	dc400117 	ldw	r17,4(sp)
    9544:	dc000017 	ldw	r16,0(sp)
    9548:	dec00304 	addi	sp,sp,12
    954c:	f800283a 	ret
    9550:	31000217 	ldw	r4,8(r6)
    9554:	003fbd06 	br	944c <_free_r+0x94>
    9558:	3806d0fa 	srli	r3,r7,3
    955c:	00800044 	movi	r2,1
    9560:	51400117 	ldw	r5,4(r10)
    9564:	180890fa 	slli	r4,r3,3
    9568:	1807d0ba 	srai	r3,r3,2
    956c:	22c9883a 	add	r4,r4,r11
    9570:	21800217 	ldw	r6,8(r4)
    9574:	10c4983a 	sll	r2,r2,r3
    9578:	41000315 	stw	r4,12(r8)
    957c:	41800215 	stw	r6,8(r8)
    9580:	288ab03a 	or	r5,r5,r2
    9584:	22000215 	stw	r8,8(r4)
    9588:	8809883a 	mov	r4,r17
    958c:	51400115 	stw	r5,4(r10)
    9590:	32000315 	stw	r8,12(r6)
    9594:	dfc00217 	ldw	ra,8(sp)
    9598:	dc400117 	ldw	r17,4(sp)
    959c:	dc000017 	ldw	r16,0(sp)
    95a0:	dec00304 	addi	sp,sp,12
    95a4:	000ef901 	jmpi	ef90 <__malloc_unlock>
    95a8:	2880004c 	andi	r2,r5,1
    95ac:	3a4d883a 	add	r6,r7,r9
    95b0:	1000071e 	bne	r2,zero,95d0 <_free_r+0x218>
    95b4:	80bffe17 	ldw	r2,-8(r16)
    95b8:	4091c83a 	sub	r8,r8,r2
    95bc:	41000317 	ldw	r4,12(r8)
    95c0:	40c00217 	ldw	r3,8(r8)
    95c4:	308d883a 	add	r6,r6,r2
    95c8:	20c00215 	stw	r3,8(r4)
    95cc:	19000315 	stw	r4,12(r3)
    95d0:	00820034 	movhi	r2,2048
    95d4:	10892c04 	addi	r2,r2,9392
    95d8:	11000017 	ldw	r4,0(r2)
    95dc:	30c00054 	ori	r3,r6,1
    95e0:	52000215 	stw	r8,8(r10)
    95e4:	40c00115 	stw	r3,4(r8)
    95e8:	313fa036 	bltu	r6,r4,946c <_free_r+0xb4>
    95ec:	00820034 	movhi	r2,2048
    95f0:	10895a04 	addi	r2,r2,9576
    95f4:	11400017 	ldw	r5,0(r2)
    95f8:	8809883a 	mov	r4,r17
    95fc:	000928c0 	call	928c <_malloc_trim_r>
    9600:	003f9a06 	br	946c <_free_r+0xb4>
    9604:	00800104 	movi	r2,4
    9608:	10c0072e 	bgeu	r2,r3,9628 <_free_r+0x270>
    960c:	00800504 	movi	r2,20
    9610:	10c01936 	bltu	r2,r3,9678 <_free_r+0x2c0>
    9614:	188016c4 	addi	r2,r3,91
    9618:	100690fa 	slli	r3,r2,3
    961c:	003fb306 	br	94ec <_free_r+0x134>
    9620:	01400044 	movi	r5,1
    9624:	003f7e06 	br	9420 <_free_r+0x68>
    9628:	3804d1ba 	srli	r2,r7,6
    962c:	10800e04 	addi	r2,r2,56
    9630:	100690fa 	slli	r3,r2,3
    9634:	003fad06 	br	94ec <_free_r+0x134>
    9638:	22000315 	stw	r8,12(r4)
    963c:	22000215 	stw	r8,8(r4)
    9640:	3a05883a 	add	r2,r7,r8
    9644:	38c00054 	ori	r3,r7,1
    9648:	11c00015 	stw	r7,0(r2)
    964c:	41000215 	stw	r4,8(r8)
    9650:	40c00115 	stw	r3,4(r8)
    9654:	41000315 	stw	r4,12(r8)
    9658:	003f8406 	br	946c <_free_r+0xb4>
    965c:	1005d0ba 	srai	r2,r2,2
    9660:	00c00044 	movi	r3,1
    9664:	51000117 	ldw	r4,4(r10)
    9668:	1886983a 	sll	r3,r3,r2
    966c:	20c8b03a 	or	r4,r4,r3
    9670:	51000115 	stw	r4,4(r10)
    9674:	003fa706 	br	9514 <_free_r+0x15c>
    9678:	00801504 	movi	r2,84
    967c:	10c00436 	bltu	r2,r3,9690 <_free_r+0x2d8>
    9680:	3804d33a 	srli	r2,r7,12
    9684:	10801b84 	addi	r2,r2,110
    9688:	100690fa 	slli	r3,r2,3
    968c:	003f9706 	br	94ec <_free_r+0x134>
    9690:	00805504 	movi	r2,340
    9694:	10c00436 	bltu	r2,r3,96a8 <_free_r+0x2f0>
    9698:	3804d3fa 	srli	r2,r7,15
    969c:	10801dc4 	addi	r2,r2,119
    96a0:	100690fa 	slli	r3,r2,3
    96a4:	003f9106 	br	94ec <_free_r+0x134>
    96a8:	00815504 	movi	r2,1364
    96ac:	10c0032e 	bgeu	r2,r3,96bc <_free_r+0x304>
    96b0:	00801f84 	movi	r2,126
    96b4:	00c0fc04 	movi	r3,1008
    96b8:	003f8c06 	br	94ec <_free_r+0x134>
    96bc:	3804d4ba 	srli	r2,r7,18
    96c0:	10801f04 	addi	r2,r2,124
    96c4:	100690fa 	slli	r3,r2,3
    96c8:	003f8806 	br	94ec <_free_r+0x134>

000096cc <__sfvwrite_r>:
    96cc:	30800217 	ldw	r2,8(r6)
    96d0:	defff504 	addi	sp,sp,-44
    96d4:	df000915 	stw	fp,36(sp)
    96d8:	dd800715 	stw	r22,28(sp)
    96dc:	dc800315 	stw	r18,12(sp)
    96e0:	dfc00a15 	stw	ra,40(sp)
    96e4:	ddc00815 	stw	r23,32(sp)
    96e8:	dd400615 	stw	r21,24(sp)
    96ec:	dd000515 	stw	r20,20(sp)
    96f0:	dcc00415 	stw	r19,16(sp)
    96f4:	dc400215 	stw	r17,8(sp)
    96f8:	dc000115 	stw	r16,4(sp)
    96fc:	302d883a 	mov	r22,r6
    9700:	2039883a 	mov	fp,r4
    9704:	2825883a 	mov	r18,r5
    9708:	10001c26 	beq	r2,zero,977c <__sfvwrite_r+0xb0>
    970c:	29c0030b 	ldhu	r7,12(r5)
    9710:	3880020c 	andi	r2,r7,8
    9714:	10002726 	beq	r2,zero,97b4 <__sfvwrite_r+0xe8>
    9718:	28800417 	ldw	r2,16(r5)
    971c:	10002526 	beq	r2,zero,97b4 <__sfvwrite_r+0xe8>
    9720:	3880008c 	andi	r2,r7,2
    9724:	b5400017 	ldw	r21,0(r22)
    9728:	10002826 	beq	r2,zero,97cc <__sfvwrite_r+0x100>
    972c:	0021883a 	mov	r16,zero
    9730:	0023883a 	mov	r17,zero
    9734:	880d883a 	mov	r6,r17
    9738:	e009883a 	mov	r4,fp
    973c:	00810004 	movi	r2,1024
    9740:	80006e26 	beq	r16,zero,98fc <__sfvwrite_r+0x230>
    9744:	800f883a 	mov	r7,r16
    9748:	91400717 	ldw	r5,28(r18)
    974c:	1400012e 	bgeu	r2,r16,9754 <__sfvwrite_r+0x88>
    9750:	100f883a 	mov	r7,r2
    9754:	90c00917 	ldw	r3,36(r18)
    9758:	183ee83a 	callr	r3
    975c:	1007883a 	mov	r3,r2
    9760:	80a1c83a 	sub	r16,r16,r2
    9764:	88a3883a 	add	r17,r17,r2
    9768:	00806d0e 	bge	zero,r2,9920 <__sfvwrite_r+0x254>
    976c:	b0800217 	ldw	r2,8(r22)
    9770:	10c5c83a 	sub	r2,r2,r3
    9774:	b0800215 	stw	r2,8(r22)
    9778:	103fee1e 	bne	r2,zero,9734 <__sfvwrite_r+0x68>
    977c:	0009883a 	mov	r4,zero
    9780:	2005883a 	mov	r2,r4
    9784:	dfc00a17 	ldw	ra,40(sp)
    9788:	df000917 	ldw	fp,36(sp)
    978c:	ddc00817 	ldw	r23,32(sp)
    9790:	dd800717 	ldw	r22,28(sp)
    9794:	dd400617 	ldw	r21,24(sp)
    9798:	dd000517 	ldw	r20,20(sp)
    979c:	dcc00417 	ldw	r19,16(sp)
    97a0:	dc800317 	ldw	r18,12(sp)
    97a4:	dc400217 	ldw	r17,8(sp)
    97a8:	dc000117 	ldw	r16,4(sp)
    97ac:	dec00b04 	addi	sp,sp,44
    97b0:	f800283a 	ret
    97b4:	00074940 	call	7494 <__swsetup_r>
    97b8:	1000e41e 	bne	r2,zero,9b4c <__sfvwrite_r+0x480>
    97bc:	91c0030b 	ldhu	r7,12(r18)
    97c0:	b5400017 	ldw	r21,0(r22)
    97c4:	3880008c 	andi	r2,r7,2
    97c8:	103fd81e 	bne	r2,zero,972c <__sfvwrite_r+0x60>
    97cc:	3880004c 	andi	r2,r7,1
    97d0:	1005003a 	cmpeq	r2,r2,zero
    97d4:	10005726 	beq	r2,zero,9934 <__sfvwrite_r+0x268>
    97d8:	0029883a 	mov	r20,zero
    97dc:	002f883a 	mov	r23,zero
    97e0:	a0004226 	beq	r20,zero,98ec <__sfvwrite_r+0x220>
    97e4:	3880800c 	andi	r2,r7,512
    97e8:	94000217 	ldw	r16,8(r18)
    97ec:	10008b26 	beq	r2,zero,9a1c <__sfvwrite_r+0x350>
    97f0:	800d883a 	mov	r6,r16
    97f4:	a400a536 	bltu	r20,r16,9a8c <__sfvwrite_r+0x3c0>
    97f8:	3881200c 	andi	r2,r7,1152
    97fc:	10002726 	beq	r2,zero,989c <__sfvwrite_r+0x1d0>
    9800:	90800517 	ldw	r2,20(r18)
    9804:	92000417 	ldw	r8,16(r18)
    9808:	91400017 	ldw	r5,0(r18)
    980c:	1087883a 	add	r3,r2,r2
    9810:	1887883a 	add	r3,r3,r2
    9814:	1808d7fa 	srli	r4,r3,31
    9818:	2a21c83a 	sub	r16,r5,r8
    981c:	80800044 	addi	r2,r16,1
    9820:	20c9883a 	add	r4,r4,r3
    9824:	2027d07a 	srai	r19,r4,1
    9828:	a085883a 	add	r2,r20,r2
    982c:	980d883a 	mov	r6,r19
    9830:	9880022e 	bgeu	r19,r2,983c <__sfvwrite_r+0x170>
    9834:	1027883a 	mov	r19,r2
    9838:	100d883a 	mov	r6,r2
    983c:	3881000c 	andi	r2,r7,1024
    9840:	1000b826 	beq	r2,zero,9b24 <__sfvwrite_r+0x458>
    9844:	300b883a 	mov	r5,r6
    9848:	e009883a 	mov	r4,fp
    984c:	0009f400 	call	9f40 <_malloc_r>
    9850:	10003126 	beq	r2,zero,9918 <__sfvwrite_r+0x24c>
    9854:	91400417 	ldw	r5,16(r18)
    9858:	1009883a 	mov	r4,r2
    985c:	800d883a 	mov	r6,r16
    9860:	1023883a 	mov	r17,r2
    9864:	00052940 	call	5294 <memcpy>
    9868:	90c0030b 	ldhu	r3,12(r18)
    986c:	00beffc4 	movi	r2,-1025
    9870:	1886703a 	and	r3,r3,r2
    9874:	18c02014 	ori	r3,r3,128
    9878:	90c0030d 	sth	r3,12(r18)
    987c:	9c07c83a 	sub	r3,r19,r16
    9880:	8c05883a 	add	r2,r17,r16
    9884:	a00d883a 	mov	r6,r20
    9888:	a021883a 	mov	r16,r20
    988c:	90800015 	stw	r2,0(r18)
    9890:	90c00215 	stw	r3,8(r18)
    9894:	94400415 	stw	r17,16(r18)
    9898:	94c00515 	stw	r19,20(r18)
    989c:	91000017 	ldw	r4,0(r18)
    98a0:	b80b883a 	mov	r5,r23
    98a4:	a023883a 	mov	r17,r20
    98a8:	000a7640 	call	a764 <memmove>
    98ac:	90c00217 	ldw	r3,8(r18)
    98b0:	90800017 	ldw	r2,0(r18)
    98b4:	a027883a 	mov	r19,r20
    98b8:	1c07c83a 	sub	r3,r3,r16
    98bc:	1405883a 	add	r2,r2,r16
    98c0:	90c00215 	stw	r3,8(r18)
    98c4:	a021883a 	mov	r16,r20
    98c8:	90800015 	stw	r2,0(r18)
    98cc:	b0800217 	ldw	r2,8(r22)
    98d0:	1405c83a 	sub	r2,r2,r16
    98d4:	b0800215 	stw	r2,8(r22)
    98d8:	103fa826 	beq	r2,zero,977c <__sfvwrite_r+0xb0>
    98dc:	a469c83a 	sub	r20,r20,r17
    98e0:	91c0030b 	ldhu	r7,12(r18)
    98e4:	bcef883a 	add	r23,r23,r19
    98e8:	a03fbe1e 	bne	r20,zero,97e4 <__sfvwrite_r+0x118>
    98ec:	adc00017 	ldw	r23,0(r21)
    98f0:	ad000117 	ldw	r20,4(r21)
    98f4:	ad400204 	addi	r21,r21,8
    98f8:	003fb906 	br	97e0 <__sfvwrite_r+0x114>
    98fc:	ac400017 	ldw	r17,0(r21)
    9900:	ac000117 	ldw	r16,4(r21)
    9904:	ad400204 	addi	r21,r21,8
    9908:	003f8a06 	br	9734 <__sfvwrite_r+0x68>
    990c:	91400417 	ldw	r5,16(r18)
    9910:	e009883a 	mov	r4,fp
    9914:	00093b80 	call	93b8 <_free_r>
    9918:	00800304 	movi	r2,12
    991c:	e0800015 	stw	r2,0(fp)
    9920:	9080030b 	ldhu	r2,12(r18)
    9924:	013fffc4 	movi	r4,-1
    9928:	10801014 	ori	r2,r2,64
    992c:	9080030d 	sth	r2,12(r18)
    9930:	003f9306 	br	9780 <__sfvwrite_r+0xb4>
    9934:	0027883a 	mov	r19,zero
    9938:	002f883a 	mov	r23,zero
    993c:	d8000015 	stw	zero,0(sp)
    9940:	0029883a 	mov	r20,zero
    9944:	98001e26 	beq	r19,zero,99c0 <__sfvwrite_r+0x2f4>
    9948:	d8c00017 	ldw	r3,0(sp)
    994c:	1804c03a 	cmpne	r2,r3,zero
    9950:	10005e26 	beq	r2,zero,9acc <__sfvwrite_r+0x400>
    9954:	9821883a 	mov	r16,r19
    9958:	a4c0012e 	bgeu	r20,r19,9960 <__sfvwrite_r+0x294>
    995c:	a021883a 	mov	r16,r20
    9960:	91000017 	ldw	r4,0(r18)
    9964:	90800417 	ldw	r2,16(r18)
    9968:	91800217 	ldw	r6,8(r18)
    996c:	91c00517 	ldw	r7,20(r18)
    9970:	1100022e 	bgeu	r2,r4,997c <__sfvwrite_r+0x2b0>
    9974:	31e3883a 	add	r17,r6,r7
    9978:	8c001616 	blt	r17,r16,99d4 <__sfvwrite_r+0x308>
    997c:	81c03816 	blt	r16,r7,9a60 <__sfvwrite_r+0x394>
    9980:	90c00917 	ldw	r3,36(r18)
    9984:	91400717 	ldw	r5,28(r18)
    9988:	e009883a 	mov	r4,fp
    998c:	b80d883a 	mov	r6,r23
    9990:	183ee83a 	callr	r3
    9994:	1023883a 	mov	r17,r2
    9998:	00bfe10e 	bge	zero,r2,9920 <__sfvwrite_r+0x254>
    999c:	a469c83a 	sub	r20,r20,r17
    99a0:	a0001826 	beq	r20,zero,9a04 <__sfvwrite_r+0x338>
    99a4:	b0800217 	ldw	r2,8(r22)
    99a8:	1445c83a 	sub	r2,r2,r17
    99ac:	b0800215 	stw	r2,8(r22)
    99b0:	103f7226 	beq	r2,zero,977c <__sfvwrite_r+0xb0>
    99b4:	9c67c83a 	sub	r19,r19,r17
    99b8:	bc6f883a 	add	r23,r23,r17
    99bc:	983fe21e 	bne	r19,zero,9948 <__sfvwrite_r+0x27c>
    99c0:	adc00017 	ldw	r23,0(r21)
    99c4:	acc00117 	ldw	r19,4(r21)
    99c8:	ad400204 	addi	r21,r21,8
    99cc:	d8000015 	stw	zero,0(sp)
    99d0:	003fdc06 	br	9944 <__sfvwrite_r+0x278>
    99d4:	b80b883a 	mov	r5,r23
    99d8:	880d883a 	mov	r6,r17
    99dc:	000a7640 	call	a764 <memmove>
    99e0:	90c00017 	ldw	r3,0(r18)
    99e4:	e009883a 	mov	r4,fp
    99e8:	900b883a 	mov	r5,r18
    99ec:	1c47883a 	add	r3,r3,r17
    99f0:	90c00015 	stw	r3,0(r18)
    99f4:	0008d9c0 	call	8d9c <_fflush_r>
    99f8:	103fc91e 	bne	r2,zero,9920 <__sfvwrite_r+0x254>
    99fc:	a469c83a 	sub	r20,r20,r17
    9a00:	a03fe81e 	bne	r20,zero,99a4 <__sfvwrite_r+0x2d8>
    9a04:	e009883a 	mov	r4,fp
    9a08:	900b883a 	mov	r5,r18
    9a0c:	0008d9c0 	call	8d9c <_fflush_r>
    9a10:	103fc31e 	bne	r2,zero,9920 <__sfvwrite_r+0x254>
    9a14:	d8000015 	stw	zero,0(sp)
    9a18:	003fe206 	br	99a4 <__sfvwrite_r+0x2d8>
    9a1c:	91000017 	ldw	r4,0(r18)
    9a20:	90800417 	ldw	r2,16(r18)
    9a24:	1100022e 	bgeu	r2,r4,9a30 <__sfvwrite_r+0x364>
    9a28:	8023883a 	mov	r17,r16
    9a2c:	85003136 	bltu	r16,r20,9af4 <__sfvwrite_r+0x428>
    9a30:	91c00517 	ldw	r7,20(r18)
    9a34:	a1c01836 	bltu	r20,r7,9a98 <__sfvwrite_r+0x3cc>
    9a38:	90c00917 	ldw	r3,36(r18)
    9a3c:	91400717 	ldw	r5,28(r18)
    9a40:	e009883a 	mov	r4,fp
    9a44:	b80d883a 	mov	r6,r23
    9a48:	183ee83a 	callr	r3
    9a4c:	1021883a 	mov	r16,r2
    9a50:	00bfb30e 	bge	zero,r2,9920 <__sfvwrite_r+0x254>
    9a54:	1023883a 	mov	r17,r2
    9a58:	1027883a 	mov	r19,r2
    9a5c:	003f9b06 	br	98cc <__sfvwrite_r+0x200>
    9a60:	b80b883a 	mov	r5,r23
    9a64:	800d883a 	mov	r6,r16
    9a68:	000a7640 	call	a764 <memmove>
    9a6c:	90c00217 	ldw	r3,8(r18)
    9a70:	90800017 	ldw	r2,0(r18)
    9a74:	8023883a 	mov	r17,r16
    9a78:	1c07c83a 	sub	r3,r3,r16
    9a7c:	1405883a 	add	r2,r2,r16
    9a80:	90c00215 	stw	r3,8(r18)
    9a84:	90800015 	stw	r2,0(r18)
    9a88:	003fc406 	br	999c <__sfvwrite_r+0x2d0>
    9a8c:	a00d883a 	mov	r6,r20
    9a90:	a021883a 	mov	r16,r20
    9a94:	003f8106 	br	989c <__sfvwrite_r+0x1d0>
    9a98:	b80b883a 	mov	r5,r23
    9a9c:	a00d883a 	mov	r6,r20
    9aa0:	000a7640 	call	a764 <memmove>
    9aa4:	90c00217 	ldw	r3,8(r18)
    9aa8:	90800017 	ldw	r2,0(r18)
    9aac:	a021883a 	mov	r16,r20
    9ab0:	1d07c83a 	sub	r3,r3,r20
    9ab4:	1505883a 	add	r2,r2,r20
    9ab8:	a023883a 	mov	r17,r20
    9abc:	a027883a 	mov	r19,r20
    9ac0:	90c00215 	stw	r3,8(r18)
    9ac4:	90800015 	stw	r2,0(r18)
    9ac8:	003f8006 	br	98cc <__sfvwrite_r+0x200>
    9acc:	b809883a 	mov	r4,r23
    9ad0:	01400284 	movi	r5,10
    9ad4:	980d883a 	mov	r6,r19
    9ad8:	000a6800 	call	a680 <memchr>
    9adc:	10001726 	beq	r2,zero,9b3c <__sfvwrite_r+0x470>
    9ae0:	15c5c83a 	sub	r2,r2,r23
    9ae4:	15000044 	addi	r20,r2,1
    9ae8:	00800044 	movi	r2,1
    9aec:	d8800015 	stw	r2,0(sp)
    9af0:	003f9806 	br	9954 <__sfvwrite_r+0x288>
    9af4:	b80b883a 	mov	r5,r23
    9af8:	800d883a 	mov	r6,r16
    9afc:	000a7640 	call	a764 <memmove>
    9b00:	90c00017 	ldw	r3,0(r18)
    9b04:	e009883a 	mov	r4,fp
    9b08:	900b883a 	mov	r5,r18
    9b0c:	1c07883a 	add	r3,r3,r16
    9b10:	90c00015 	stw	r3,0(r18)
    9b14:	8027883a 	mov	r19,r16
    9b18:	0008d9c0 	call	8d9c <_fflush_r>
    9b1c:	103f6b26 	beq	r2,zero,98cc <__sfvwrite_r+0x200>
    9b20:	003f7f06 	br	9920 <__sfvwrite_r+0x254>
    9b24:	400b883a 	mov	r5,r8
    9b28:	e009883a 	mov	r4,fp
    9b2c:	000b8380 	call	b838 <_realloc_r>
    9b30:	103f7626 	beq	r2,zero,990c <__sfvwrite_r+0x240>
    9b34:	1023883a 	mov	r17,r2
    9b38:	003f5006 	br	987c <__sfvwrite_r+0x1b0>
    9b3c:	00c00044 	movi	r3,1
    9b40:	9d000044 	addi	r20,r19,1
    9b44:	d8c00015 	stw	r3,0(sp)
    9b48:	003f8206 	br	9954 <__sfvwrite_r+0x288>
    9b4c:	9080030b 	ldhu	r2,12(r18)
    9b50:	00c00244 	movi	r3,9
    9b54:	013fffc4 	movi	r4,-1
    9b58:	10801014 	ori	r2,r2,64
    9b5c:	9080030d 	sth	r2,12(r18)
    9b60:	e0c00015 	stw	r3,0(fp)
    9b64:	003f0606 	br	9780 <__sfvwrite_r+0xb4>

00009b68 <_fwalk_reent>:
    9b68:	defff704 	addi	sp,sp,-36
    9b6c:	dcc00315 	stw	r19,12(sp)
    9b70:	24c0b804 	addi	r19,r4,736
    9b74:	dd800615 	stw	r22,24(sp)
    9b78:	dd400515 	stw	r21,20(sp)
    9b7c:	dfc00815 	stw	ra,32(sp)
    9b80:	ddc00715 	stw	r23,28(sp)
    9b84:	dd000415 	stw	r20,16(sp)
    9b88:	dc800215 	stw	r18,8(sp)
    9b8c:	dc400115 	stw	r17,4(sp)
    9b90:	dc000015 	stw	r16,0(sp)
    9b94:	202b883a 	mov	r21,r4
    9b98:	282d883a 	mov	r22,r5
    9b9c:	00090240 	call	9024 <__sfp_lock_acquire>
    9ba0:	98002126 	beq	r19,zero,9c28 <_fwalk_reent+0xc0>
    9ba4:	002f883a 	mov	r23,zero
    9ba8:	9c800117 	ldw	r18,4(r19)
    9bac:	9c000217 	ldw	r16,8(r19)
    9bb0:	90bfffc4 	addi	r2,r18,-1
    9bb4:	10000d16 	blt	r2,zero,9bec <_fwalk_reent+0x84>
    9bb8:	0023883a 	mov	r17,zero
    9bbc:	053fffc4 	movi	r20,-1
    9bc0:	8080030f 	ldh	r2,12(r16)
    9bc4:	8c400044 	addi	r17,r17,1
    9bc8:	10000626 	beq	r2,zero,9be4 <_fwalk_reent+0x7c>
    9bcc:	8080038f 	ldh	r2,14(r16)
    9bd0:	800b883a 	mov	r5,r16
    9bd4:	a809883a 	mov	r4,r21
    9bd8:	15000226 	beq	r2,r20,9be4 <_fwalk_reent+0x7c>
    9bdc:	b03ee83a 	callr	r22
    9be0:	b8aeb03a 	or	r23,r23,r2
    9be4:	84001704 	addi	r16,r16,92
    9be8:	947ff51e 	bne	r18,r17,9bc0 <_fwalk_reent+0x58>
    9bec:	9cc00017 	ldw	r19,0(r19)
    9bf0:	983fed1e 	bne	r19,zero,9ba8 <_fwalk_reent+0x40>
    9bf4:	00090280 	call	9028 <__sfp_lock_release>
    9bf8:	b805883a 	mov	r2,r23
    9bfc:	dfc00817 	ldw	ra,32(sp)
    9c00:	ddc00717 	ldw	r23,28(sp)
    9c04:	dd800617 	ldw	r22,24(sp)
    9c08:	dd400517 	ldw	r21,20(sp)
    9c0c:	dd000417 	ldw	r20,16(sp)
    9c10:	dcc00317 	ldw	r19,12(sp)
    9c14:	dc800217 	ldw	r18,8(sp)
    9c18:	dc400117 	ldw	r17,4(sp)
    9c1c:	dc000017 	ldw	r16,0(sp)
    9c20:	dec00904 	addi	sp,sp,36
    9c24:	f800283a 	ret
    9c28:	002f883a 	mov	r23,zero
    9c2c:	003ff106 	br	9bf4 <_fwalk_reent+0x8c>

00009c30 <_fwalk>:
    9c30:	defff804 	addi	sp,sp,-32
    9c34:	dcc00315 	stw	r19,12(sp)
    9c38:	24c0b804 	addi	r19,r4,736
    9c3c:	dd400515 	stw	r21,20(sp)
    9c40:	dfc00715 	stw	ra,28(sp)
    9c44:	dd800615 	stw	r22,24(sp)
    9c48:	dd000415 	stw	r20,16(sp)
    9c4c:	dc800215 	stw	r18,8(sp)
    9c50:	dc400115 	stw	r17,4(sp)
    9c54:	dc000015 	stw	r16,0(sp)
    9c58:	282b883a 	mov	r21,r5
    9c5c:	00090240 	call	9024 <__sfp_lock_acquire>
    9c60:	98001f26 	beq	r19,zero,9ce0 <_fwalk+0xb0>
    9c64:	002d883a 	mov	r22,zero
    9c68:	9c800117 	ldw	r18,4(r19)
    9c6c:	9c000217 	ldw	r16,8(r19)
    9c70:	90bfffc4 	addi	r2,r18,-1
    9c74:	10000c16 	blt	r2,zero,9ca8 <_fwalk+0x78>
    9c78:	0023883a 	mov	r17,zero
    9c7c:	053fffc4 	movi	r20,-1
    9c80:	8080030f 	ldh	r2,12(r16)
    9c84:	8c400044 	addi	r17,r17,1
    9c88:	10000526 	beq	r2,zero,9ca0 <_fwalk+0x70>
    9c8c:	8080038f 	ldh	r2,14(r16)
    9c90:	8009883a 	mov	r4,r16
    9c94:	15000226 	beq	r2,r20,9ca0 <_fwalk+0x70>
    9c98:	a83ee83a 	callr	r21
    9c9c:	b0acb03a 	or	r22,r22,r2
    9ca0:	84001704 	addi	r16,r16,92
    9ca4:	947ff61e 	bne	r18,r17,9c80 <_fwalk+0x50>
    9ca8:	9cc00017 	ldw	r19,0(r19)
    9cac:	983fee1e 	bne	r19,zero,9c68 <_fwalk+0x38>
    9cb0:	00090280 	call	9028 <__sfp_lock_release>
    9cb4:	b005883a 	mov	r2,r22
    9cb8:	dfc00717 	ldw	ra,28(sp)
    9cbc:	dd800617 	ldw	r22,24(sp)
    9cc0:	dd400517 	ldw	r21,20(sp)
    9cc4:	dd000417 	ldw	r20,16(sp)
    9cc8:	dcc00317 	ldw	r19,12(sp)
    9ccc:	dc800217 	ldw	r18,8(sp)
    9cd0:	dc400117 	ldw	r17,4(sp)
    9cd4:	dc000017 	ldw	r16,0(sp)
    9cd8:	dec00804 	addi	sp,sp,32
    9cdc:	f800283a 	ret
    9ce0:	002d883a 	mov	r22,zero
    9ce4:	003ff206 	br	9cb0 <_fwalk+0x80>

00009ce8 <__locale_charset>:
    9ce8:	d0a00717 	ldw	r2,-32740(gp)
    9cec:	f800283a 	ret

00009cf0 <_localeconv_r>:
    9cf0:	00820034 	movhi	r2,2048
    9cf4:	10804404 	addi	r2,r2,272
    9cf8:	f800283a 	ret

00009cfc <localeconv>:
    9cfc:	00820034 	movhi	r2,2048
    9d00:	10892804 	addi	r2,r2,9376
    9d04:	11000017 	ldw	r4,0(r2)
    9d08:	0009cf01 	jmpi	9cf0 <_localeconv_r>

00009d0c <_setlocale_r>:
    9d0c:	defffc04 	addi	sp,sp,-16
    9d10:	00c20034 	movhi	r3,2048
    9d14:	18c03f04 	addi	r3,r3,252
    9d18:	dc800215 	stw	r18,8(sp)
    9d1c:	dc400115 	stw	r17,4(sp)
    9d20:	dc000015 	stw	r16,0(sp)
    9d24:	2023883a 	mov	r17,r4
    9d28:	2825883a 	mov	r18,r5
    9d2c:	dfc00315 	stw	ra,12(sp)
    9d30:	3021883a 	mov	r16,r6
    9d34:	3009883a 	mov	r4,r6
    9d38:	180b883a 	mov	r5,r3
    9d3c:	30000926 	beq	r6,zero,9d64 <_setlocale_r+0x58>
    9d40:	000c0580 	call	c058 <strcmp>
    9d44:	8009883a 	mov	r4,r16
    9d48:	01420034 	movhi	r5,2048
    9d4c:	29402a04 	addi	r5,r5,168
    9d50:	10000b1e 	bne	r2,zero,9d80 <_setlocale_r+0x74>
    9d54:	8c000d15 	stw	r16,52(r17)
    9d58:	8c800c15 	stw	r18,48(r17)
    9d5c:	00c20034 	movhi	r3,2048
    9d60:	18c03f04 	addi	r3,r3,252
    9d64:	1805883a 	mov	r2,r3
    9d68:	dfc00317 	ldw	ra,12(sp)
    9d6c:	dc800217 	ldw	r18,8(sp)
    9d70:	dc400117 	ldw	r17,4(sp)
    9d74:	dc000017 	ldw	r16,0(sp)
    9d78:	dec00404 	addi	sp,sp,16
    9d7c:	f800283a 	ret
    9d80:	000c0580 	call	c058 <strcmp>
    9d84:	0007883a 	mov	r3,zero
    9d88:	103ff226 	beq	r2,zero,9d54 <_setlocale_r+0x48>
    9d8c:	003ff506 	br	9d64 <_setlocale_r+0x58>

00009d90 <setlocale>:
    9d90:	01820034 	movhi	r6,2048
    9d94:	31892804 	addi	r6,r6,9376
    9d98:	2007883a 	mov	r3,r4
    9d9c:	31000017 	ldw	r4,0(r6)
    9da0:	280d883a 	mov	r6,r5
    9da4:	180b883a 	mov	r5,r3
    9da8:	0009d0c1 	jmpi	9d0c <_setlocale_r>

00009dac <__smakebuf_r>:
    9dac:	2880030b 	ldhu	r2,12(r5)
    9db0:	deffed04 	addi	sp,sp,-76
    9db4:	dc401015 	stw	r17,64(sp)
    9db8:	1080008c 	andi	r2,r2,2
    9dbc:	dc000f15 	stw	r16,60(sp)
    9dc0:	dfc01215 	stw	ra,72(sp)
    9dc4:	dc801115 	stw	r18,68(sp)
    9dc8:	2821883a 	mov	r16,r5
    9dcc:	2023883a 	mov	r17,r4
    9dd0:	10000b26 	beq	r2,zero,9e00 <__smakebuf_r+0x54>
    9dd4:	28c010c4 	addi	r3,r5,67
    9dd8:	00800044 	movi	r2,1
    9ddc:	28800515 	stw	r2,20(r5)
    9de0:	28c00415 	stw	r3,16(r5)
    9de4:	28c00015 	stw	r3,0(r5)
    9de8:	dfc01217 	ldw	ra,72(sp)
    9dec:	dc801117 	ldw	r18,68(sp)
    9df0:	dc401017 	ldw	r17,64(sp)
    9df4:	dc000f17 	ldw	r16,60(sp)
    9df8:	dec01304 	addi	sp,sp,76
    9dfc:	f800283a 	ret
    9e00:	2940038f 	ldh	r5,14(r5)
    9e04:	28002116 	blt	r5,zero,9e8c <__smakebuf_r+0xe0>
    9e08:	d80d883a 	mov	r6,sp
    9e0c:	000c3d40 	call	c3d4 <_fstat_r>
    9e10:	10001e16 	blt	r2,zero,9e8c <__smakebuf_r+0xe0>
    9e14:	d8800117 	ldw	r2,4(sp)
    9e18:	00e00014 	movui	r3,32768
    9e1c:	113c000c 	andi	r4,r2,61440
    9e20:	20c03126 	beq	r4,r3,9ee8 <__smakebuf_r+0x13c>
    9e24:	8080030b 	ldhu	r2,12(r16)
    9e28:	00c80004 	movi	r3,8192
    9e2c:	10820014 	ori	r2,r2,2048
    9e30:	8080030d 	sth	r2,12(r16)
    9e34:	20c01e26 	beq	r4,r3,9eb0 <__smakebuf_r+0x104>
    9e38:	04810004 	movi	r18,1024
    9e3c:	8809883a 	mov	r4,r17
    9e40:	900b883a 	mov	r5,r18
    9e44:	0009f400 	call	9f40 <_malloc_r>
    9e48:	1009883a 	mov	r4,r2
    9e4c:	10003126 	beq	r2,zero,9f14 <__smakebuf_r+0x168>
    9e50:	80c0030b 	ldhu	r3,12(r16)
    9e54:	00800074 	movhi	r2,1
    9e58:	10a44604 	addi	r2,r2,-28392
    9e5c:	88800f15 	stw	r2,60(r17)
    9e60:	18c02014 	ori	r3,r3,128
    9e64:	84800515 	stw	r18,20(r16)
    9e68:	80c0030d 	sth	r3,12(r16)
    9e6c:	81000415 	stw	r4,16(r16)
    9e70:	81000015 	stw	r4,0(r16)
    9e74:	dfc01217 	ldw	ra,72(sp)
    9e78:	dc801117 	ldw	r18,68(sp)
    9e7c:	dc401017 	ldw	r17,64(sp)
    9e80:	dc000f17 	ldw	r16,60(sp)
    9e84:	dec01304 	addi	sp,sp,76
    9e88:	f800283a 	ret
    9e8c:	80c0030b 	ldhu	r3,12(r16)
    9e90:	1880200c 	andi	r2,r3,128
    9e94:	10000426 	beq	r2,zero,9ea8 <__smakebuf_r+0xfc>
    9e98:	04801004 	movi	r18,64
    9e9c:	18820014 	ori	r2,r3,2048
    9ea0:	8080030d 	sth	r2,12(r16)
    9ea4:	003fe506 	br	9e3c <__smakebuf_r+0x90>
    9ea8:	04810004 	movi	r18,1024
    9eac:	003ffb06 	br	9e9c <__smakebuf_r+0xf0>
    9eb0:	8140038f 	ldh	r5,14(r16)
    9eb4:	8809883a 	mov	r4,r17
    9eb8:	000c4480 	call	c448 <_isatty_r>
    9ebc:	103fde26 	beq	r2,zero,9e38 <__smakebuf_r+0x8c>
    9ec0:	8080030b 	ldhu	r2,12(r16)
    9ec4:	80c010c4 	addi	r3,r16,67
    9ec8:	04810004 	movi	r18,1024
    9ecc:	10800054 	ori	r2,r2,1
    9ed0:	8080030d 	sth	r2,12(r16)
    9ed4:	00800044 	movi	r2,1
    9ed8:	80c00415 	stw	r3,16(r16)
    9edc:	80800515 	stw	r2,20(r16)
    9ee0:	80c00015 	stw	r3,0(r16)
    9ee4:	003fd506 	br	9e3c <__smakebuf_r+0x90>
    9ee8:	80c00a17 	ldw	r3,40(r16)
    9eec:	00800074 	movhi	r2,1
    9ef0:	10afc504 	addi	r2,r2,-16620
    9ef4:	18bfcb1e 	bne	r3,r2,9e24 <__smakebuf_r+0x78>
    9ef8:	8080030b 	ldhu	r2,12(r16)
    9efc:	00c10004 	movi	r3,1024
    9f00:	1825883a 	mov	r18,r3
    9f04:	10c4b03a 	or	r2,r2,r3
    9f08:	8080030d 	sth	r2,12(r16)
    9f0c:	80c01315 	stw	r3,76(r16)
    9f10:	003fca06 	br	9e3c <__smakebuf_r+0x90>
    9f14:	8100030b 	ldhu	r4,12(r16)
    9f18:	2080800c 	andi	r2,r4,512
    9f1c:	103fb21e 	bne	r2,zero,9de8 <__smakebuf_r+0x3c>
    9f20:	80c010c4 	addi	r3,r16,67
    9f24:	21000094 	ori	r4,r4,2
    9f28:	00800044 	movi	r2,1
    9f2c:	80800515 	stw	r2,20(r16)
    9f30:	8100030d 	sth	r4,12(r16)
    9f34:	80c00415 	stw	r3,16(r16)
    9f38:	80c00015 	stw	r3,0(r16)
    9f3c:	003faa06 	br	9de8 <__smakebuf_r+0x3c>

00009f40 <_malloc_r>:
    9f40:	defff604 	addi	sp,sp,-40
    9f44:	28c002c4 	addi	r3,r5,11
    9f48:	00800584 	movi	r2,22
    9f4c:	dc800215 	stw	r18,8(sp)
    9f50:	dfc00915 	stw	ra,36(sp)
    9f54:	df000815 	stw	fp,32(sp)
    9f58:	ddc00715 	stw	r23,28(sp)
    9f5c:	dd800615 	stw	r22,24(sp)
    9f60:	dd400515 	stw	r21,20(sp)
    9f64:	dd000415 	stw	r20,16(sp)
    9f68:	dcc00315 	stw	r19,12(sp)
    9f6c:	dc400115 	stw	r17,4(sp)
    9f70:	dc000015 	stw	r16,0(sp)
    9f74:	2025883a 	mov	r18,r4
    9f78:	10c01236 	bltu	r2,r3,9fc4 <_malloc_r+0x84>
    9f7c:	04400404 	movi	r17,16
    9f80:	8940142e 	bgeu	r17,r5,9fd4 <_malloc_r+0x94>
    9f84:	00800304 	movi	r2,12
    9f88:	0007883a 	mov	r3,zero
    9f8c:	90800015 	stw	r2,0(r18)
    9f90:	1805883a 	mov	r2,r3
    9f94:	dfc00917 	ldw	ra,36(sp)
    9f98:	df000817 	ldw	fp,32(sp)
    9f9c:	ddc00717 	ldw	r23,28(sp)
    9fa0:	dd800617 	ldw	r22,24(sp)
    9fa4:	dd400517 	ldw	r21,20(sp)
    9fa8:	dd000417 	ldw	r20,16(sp)
    9fac:	dcc00317 	ldw	r19,12(sp)
    9fb0:	dc800217 	ldw	r18,8(sp)
    9fb4:	dc400117 	ldw	r17,4(sp)
    9fb8:	dc000017 	ldw	r16,0(sp)
    9fbc:	dec00a04 	addi	sp,sp,40
    9fc0:	f800283a 	ret
    9fc4:	00bffe04 	movi	r2,-8
    9fc8:	18a2703a 	and	r17,r3,r2
    9fcc:	883fed16 	blt	r17,zero,9f84 <_malloc_r+0x44>
    9fd0:	897fec36 	bltu	r17,r5,9f84 <_malloc_r+0x44>
    9fd4:	9009883a 	mov	r4,r18
    9fd8:	000ef700 	call	ef70 <__malloc_lock>
    9fdc:	00807dc4 	movi	r2,503
    9fe0:	14402b2e 	bgeu	r2,r17,a090 <_malloc_r+0x150>
    9fe4:	8806d27a 	srli	r3,r17,9
    9fe8:	18003f1e 	bne	r3,zero,a0e8 <_malloc_r+0x1a8>
    9fec:	880cd0fa 	srli	r6,r17,3
    9ff0:	300490fa 	slli	r2,r6,3
    9ff4:	02c20034 	movhi	r11,2048
    9ff8:	5ac2bc04 	addi	r11,r11,2800
    9ffc:	12cb883a 	add	r5,r2,r11
    a000:	2c000317 	ldw	r16,12(r5)
    a004:	580f883a 	mov	r7,r11
    a008:	2c00041e 	bne	r5,r16,a01c <_malloc_r+0xdc>
    a00c:	00000a06 	br	a038 <_malloc_r+0xf8>
    a010:	1800860e 	bge	r3,zero,a22c <_malloc_r+0x2ec>
    a014:	84000317 	ldw	r16,12(r16)
    a018:	2c000726 	beq	r5,r16,a038 <_malloc_r+0xf8>
    a01c:	80800117 	ldw	r2,4(r16)
    a020:	00ffff04 	movi	r3,-4
    a024:	10c8703a 	and	r4,r2,r3
    a028:	2447c83a 	sub	r3,r4,r17
    a02c:	008003c4 	movi	r2,15
    a030:	10fff70e 	bge	r2,r3,a010 <_malloc_r+0xd0>
    a034:	31bfffc4 	addi	r6,r6,-1
    a038:	32400044 	addi	r9,r6,1
    a03c:	02820034 	movhi	r10,2048
    a040:	5282be04 	addi	r10,r10,2808
    a044:	54000217 	ldw	r16,8(r10)
    a048:	8280a026 	beq	r16,r10,a2cc <_malloc_r+0x38c>
    a04c:	80800117 	ldw	r2,4(r16)
    a050:	00ffff04 	movi	r3,-4
    a054:	10ca703a 	and	r5,r2,r3
    a058:	2c4dc83a 	sub	r6,r5,r17
    a05c:	008003c4 	movi	r2,15
    a060:	11808316 	blt	r2,r6,a270 <_malloc_r+0x330>
    a064:	52800315 	stw	r10,12(r10)
    a068:	52800215 	stw	r10,8(r10)
    a06c:	30002916 	blt	r6,zero,a114 <_malloc_r+0x1d4>
    a070:	8147883a 	add	r3,r16,r5
    a074:	18800117 	ldw	r2,4(r3)
    a078:	9009883a 	mov	r4,r18
    a07c:	10800054 	ori	r2,r2,1
    a080:	18800115 	stw	r2,4(r3)
    a084:	000ef900 	call	ef90 <__malloc_unlock>
    a088:	80c00204 	addi	r3,r16,8
    a08c:	003fc006 	br	9f90 <_malloc_r+0x50>
    a090:	02c20034 	movhi	r11,2048
    a094:	5ac2bc04 	addi	r11,r11,2800
    a098:	8ac5883a 	add	r2,r17,r11
    a09c:	14000317 	ldw	r16,12(r2)
    a0a0:	580f883a 	mov	r7,r11
    a0a4:	8806d0fa 	srli	r3,r17,3
    a0a8:	14006c26 	beq	r2,r16,a25c <_malloc_r+0x31c>
    a0ac:	80c00117 	ldw	r3,4(r16)
    a0b0:	00bfff04 	movi	r2,-4
    a0b4:	81800317 	ldw	r6,12(r16)
    a0b8:	1886703a 	and	r3,r3,r2
    a0bc:	80c7883a 	add	r3,r16,r3
    a0c0:	18800117 	ldw	r2,4(r3)
    a0c4:	81400217 	ldw	r5,8(r16)
    a0c8:	9009883a 	mov	r4,r18
    a0cc:	10800054 	ori	r2,r2,1
    a0d0:	18800115 	stw	r2,4(r3)
    a0d4:	31400215 	stw	r5,8(r6)
    a0d8:	29800315 	stw	r6,12(r5)
    a0dc:	000ef900 	call	ef90 <__malloc_unlock>
    a0e0:	80c00204 	addi	r3,r16,8
    a0e4:	003faa06 	br	9f90 <_malloc_r+0x50>
    a0e8:	00800104 	movi	r2,4
    a0ec:	10c0052e 	bgeu	r2,r3,a104 <_malloc_r+0x1c4>
    a0f0:	00800504 	movi	r2,20
    a0f4:	10c07836 	bltu	r2,r3,a2d8 <_malloc_r+0x398>
    a0f8:	198016c4 	addi	r6,r3,91
    a0fc:	300490fa 	slli	r2,r6,3
    a100:	003fbc06 	br	9ff4 <_malloc_r+0xb4>
    a104:	8804d1ba 	srli	r2,r17,6
    a108:	11800e04 	addi	r6,r2,56
    a10c:	300490fa 	slli	r2,r6,3
    a110:	003fb806 	br	9ff4 <_malloc_r+0xb4>
    a114:	00807fc4 	movi	r2,511
    a118:	1140bb36 	bltu	r2,r5,a408 <_malloc_r+0x4c8>
    a11c:	2806d0fa 	srli	r3,r5,3
    a120:	573ffe04 	addi	fp,r10,-8
    a124:	00800044 	movi	r2,1
    a128:	180890fa 	slli	r4,r3,3
    a12c:	1807d0ba 	srai	r3,r3,2
    a130:	e1c00117 	ldw	r7,4(fp)
    a134:	5909883a 	add	r4,r11,r4
    a138:	21400217 	ldw	r5,8(r4)
    a13c:	10c4983a 	sll	r2,r2,r3
    a140:	81000315 	stw	r4,12(r16)
    a144:	81400215 	stw	r5,8(r16)
    a148:	388eb03a 	or	r7,r7,r2
    a14c:	2c000315 	stw	r16,12(r5)
    a150:	24000215 	stw	r16,8(r4)
    a154:	e1c00115 	stw	r7,4(fp)
    a158:	4807883a 	mov	r3,r9
    a15c:	4800cd16 	blt	r9,zero,a494 <_malloc_r+0x554>
    a160:	1807d0ba 	srai	r3,r3,2
    a164:	00800044 	movi	r2,1
    a168:	10c8983a 	sll	r4,r2,r3
    a16c:	39004436 	bltu	r7,r4,a280 <_malloc_r+0x340>
    a170:	21c4703a 	and	r2,r4,r7
    a174:	10000a1e 	bne	r2,zero,a1a0 <_malloc_r+0x260>
    a178:	2109883a 	add	r4,r4,r4
    a17c:	00bfff04 	movi	r2,-4
    a180:	4884703a 	and	r2,r9,r2
    a184:	3906703a 	and	r3,r7,r4
    a188:	12400104 	addi	r9,r2,4
    a18c:	1800041e 	bne	r3,zero,a1a0 <_malloc_r+0x260>
    a190:	2109883a 	add	r4,r4,r4
    a194:	3904703a 	and	r2,r7,r4
    a198:	4a400104 	addi	r9,r9,4
    a19c:	103ffc26 	beq	r2,zero,a190 <_malloc_r+0x250>
    a1a0:	480490fa 	slli	r2,r9,3
    a1a4:	4819883a 	mov	r12,r9
    a1a8:	023fff04 	movi	r8,-4
    a1ac:	589b883a 	add	r13,r11,r2
    a1b0:	6807883a 	mov	r3,r13
    a1b4:	014003c4 	movi	r5,15
    a1b8:	1c000317 	ldw	r16,12(r3)
    a1bc:	1c00041e 	bne	r3,r16,a1d0 <_malloc_r+0x290>
    a1c0:	0000a706 	br	a460 <_malloc_r+0x520>
    a1c4:	3000ab0e 	bge	r6,zero,a474 <_malloc_r+0x534>
    a1c8:	84000317 	ldw	r16,12(r16)
    a1cc:	1c00a426 	beq	r3,r16,a460 <_malloc_r+0x520>
    a1d0:	80800117 	ldw	r2,4(r16)
    a1d4:	1204703a 	and	r2,r2,r8
    a1d8:	144dc83a 	sub	r6,r2,r17
    a1dc:	29bff90e 	bge	r5,r6,a1c4 <_malloc_r+0x284>
    a1e0:	81000317 	ldw	r4,12(r16)
    a1e4:	80c00217 	ldw	r3,8(r16)
    a1e8:	89400054 	ori	r5,r17,1
    a1ec:	8445883a 	add	r2,r16,r17
    a1f0:	20c00215 	stw	r3,8(r4)
    a1f4:	19000315 	stw	r4,12(r3)
    a1f8:	81400115 	stw	r5,4(r16)
    a1fc:	1187883a 	add	r3,r2,r6
    a200:	31000054 	ori	r4,r6,1
    a204:	50800315 	stw	r2,12(r10)
    a208:	50800215 	stw	r2,8(r10)
    a20c:	19800015 	stw	r6,0(r3)
    a210:	11000115 	stw	r4,4(r2)
    a214:	12800215 	stw	r10,8(r2)
    a218:	12800315 	stw	r10,12(r2)
    a21c:	9009883a 	mov	r4,r18
    a220:	000ef900 	call	ef90 <__malloc_unlock>
    a224:	80c00204 	addi	r3,r16,8
    a228:	003f5906 	br	9f90 <_malloc_r+0x50>
    a22c:	8109883a 	add	r4,r16,r4
    a230:	20800117 	ldw	r2,4(r4)
    a234:	80c00217 	ldw	r3,8(r16)
    a238:	81400317 	ldw	r5,12(r16)
    a23c:	10800054 	ori	r2,r2,1
    a240:	20800115 	stw	r2,4(r4)
    a244:	28c00215 	stw	r3,8(r5)
    a248:	19400315 	stw	r5,12(r3)
    a24c:	9009883a 	mov	r4,r18
    a250:	000ef900 	call	ef90 <__malloc_unlock>
    a254:	80c00204 	addi	r3,r16,8
    a258:	003f4d06 	br	9f90 <_malloc_r+0x50>
    a25c:	80800204 	addi	r2,r16,8
    a260:	14000317 	ldw	r16,12(r2)
    a264:	143f911e 	bne	r2,r16,a0ac <_malloc_r+0x16c>
    a268:	1a400084 	addi	r9,r3,2
    a26c:	003f7306 	br	a03c <_malloc_r+0xfc>
    a270:	88c00054 	ori	r3,r17,1
    a274:	8445883a 	add	r2,r16,r17
    a278:	80c00115 	stw	r3,4(r16)
    a27c:	003fdf06 	br	a1fc <_malloc_r+0x2bc>
    a280:	e4000217 	ldw	r16,8(fp)
    a284:	00bfff04 	movi	r2,-4
    a288:	80c00117 	ldw	r3,4(r16)
    a28c:	802d883a 	mov	r22,r16
    a290:	18aa703a 	and	r21,r3,r2
    a294:	ac401636 	bltu	r21,r17,a2f0 <_malloc_r+0x3b0>
    a298:	ac49c83a 	sub	r4,r21,r17
    a29c:	008003c4 	movi	r2,15
    a2a0:	1100130e 	bge	r2,r4,a2f0 <_malloc_r+0x3b0>
    a2a4:	88800054 	ori	r2,r17,1
    a2a8:	8447883a 	add	r3,r16,r17
    a2ac:	80800115 	stw	r2,4(r16)
    a2b0:	20800054 	ori	r2,r4,1
    a2b4:	18800115 	stw	r2,4(r3)
    a2b8:	e0c00215 	stw	r3,8(fp)
    a2bc:	9009883a 	mov	r4,r18
    a2c0:	000ef900 	call	ef90 <__malloc_unlock>
    a2c4:	80c00204 	addi	r3,r16,8
    a2c8:	003f3106 	br	9f90 <_malloc_r+0x50>
    a2cc:	39c00117 	ldw	r7,4(r7)
    a2d0:	573ffe04 	addi	fp,r10,-8
    a2d4:	003fa006 	br	a158 <_malloc_r+0x218>
    a2d8:	00801504 	movi	r2,84
    a2dc:	10c06736 	bltu	r2,r3,a47c <_malloc_r+0x53c>
    a2e0:	8804d33a 	srli	r2,r17,12
    a2e4:	11801b84 	addi	r6,r2,110
    a2e8:	300490fa 	slli	r2,r6,3
    a2ec:	003f4106 	br	9ff4 <_malloc_r+0xb4>
    a2f0:	d0a03617 	ldw	r2,-32552(gp)
    a2f4:	d0e00917 	ldw	r3,-32732(gp)
    a2f8:	053fffc4 	movi	r20,-1
    a2fc:	10800404 	addi	r2,r2,16
    a300:	88a7883a 	add	r19,r17,r2
    a304:	1d000326 	beq	r3,r20,a314 <_malloc_r+0x3d4>
    a308:	98c3ffc4 	addi	r3,r19,4095
    a30c:	00bc0004 	movi	r2,-4096
    a310:	18a6703a 	and	r19,r3,r2
    a314:	9009883a 	mov	r4,r18
    a318:	980b883a 	mov	r5,r19
    a31c:	000be9c0 	call	be9c <_sbrk_r>
    a320:	1009883a 	mov	r4,r2
    a324:	15000426 	beq	r2,r20,a338 <_malloc_r+0x3f8>
    a328:	854b883a 	add	r5,r16,r21
    a32c:	1029883a 	mov	r20,r2
    a330:	11405a2e 	bgeu	r2,r5,a49c <_malloc_r+0x55c>
    a334:	87000c26 	beq	r16,fp,a368 <_malloc_r+0x428>
    a338:	e4000217 	ldw	r16,8(fp)
    a33c:	80c00117 	ldw	r3,4(r16)
    a340:	00bfff04 	movi	r2,-4
    a344:	1884703a 	and	r2,r3,r2
    a348:	14400336 	bltu	r2,r17,a358 <_malloc_r+0x418>
    a34c:	1449c83a 	sub	r4,r2,r17
    a350:	008003c4 	movi	r2,15
    a354:	113fd316 	blt	r2,r4,a2a4 <_malloc_r+0x364>
    a358:	9009883a 	mov	r4,r18
    a35c:	000ef900 	call	ef90 <__malloc_unlock>
    a360:	0007883a 	mov	r3,zero
    a364:	003f0a06 	br	9f90 <_malloc_r+0x50>
    a368:	05c20234 	movhi	r23,2056
    a36c:	bdfdd704 	addi	r23,r23,-2212
    a370:	b8800017 	ldw	r2,0(r23)
    a374:	988d883a 	add	r6,r19,r2
    a378:	b9800015 	stw	r6,0(r23)
    a37c:	d0e00917 	ldw	r3,-32732(gp)
    a380:	00bfffc4 	movi	r2,-1
    a384:	18808e26 	beq	r3,r2,a5c0 <_malloc_r+0x680>
    a388:	2145c83a 	sub	r2,r4,r5
    a38c:	3085883a 	add	r2,r6,r2
    a390:	b8800015 	stw	r2,0(r23)
    a394:	20c001cc 	andi	r3,r4,7
    a398:	18005f1e 	bne	r3,zero,a518 <_malloc_r+0x5d8>
    a39c:	000b883a 	mov	r5,zero
    a3a0:	a4c5883a 	add	r2,r20,r19
    a3a4:	1083ffcc 	andi	r2,r2,4095
    a3a8:	00c40004 	movi	r3,4096
    a3ac:	1887c83a 	sub	r3,r3,r2
    a3b0:	28e7883a 	add	r19,r5,r3
    a3b4:	9009883a 	mov	r4,r18
    a3b8:	980b883a 	mov	r5,r19
    a3bc:	000be9c0 	call	be9c <_sbrk_r>
    a3c0:	1007883a 	mov	r3,r2
    a3c4:	00bfffc4 	movi	r2,-1
    a3c8:	18807a26 	beq	r3,r2,a5b4 <_malloc_r+0x674>
    a3cc:	1d05c83a 	sub	r2,r3,r20
    a3d0:	9885883a 	add	r2,r19,r2
    a3d4:	10c00054 	ori	r3,r2,1
    a3d8:	b8800017 	ldw	r2,0(r23)
    a3dc:	a021883a 	mov	r16,r20
    a3e0:	a0c00115 	stw	r3,4(r20)
    a3e4:	9885883a 	add	r2,r19,r2
    a3e8:	b8800015 	stw	r2,0(r23)
    a3ec:	e5000215 	stw	r20,8(fp)
    a3f0:	b7003626 	beq	r22,fp,a4cc <_malloc_r+0x58c>
    a3f4:	018003c4 	movi	r6,15
    a3f8:	35404b36 	bltu	r6,r21,a528 <_malloc_r+0x5e8>
    a3fc:	00800044 	movi	r2,1
    a400:	a0800115 	stw	r2,4(r20)
    a404:	003fcd06 	br	a33c <_malloc_r+0x3fc>
    a408:	2808d27a 	srli	r4,r5,9
    a40c:	2000371e 	bne	r4,zero,a4ec <_malloc_r+0x5ac>
    a410:	2808d0fa 	srli	r4,r5,3
    a414:	200690fa 	slli	r3,r4,3
    a418:	1ad1883a 	add	r8,r3,r11
    a41c:	41800217 	ldw	r6,8(r8)
    a420:	41805b26 	beq	r8,r6,a590 <_malloc_r+0x650>
    a424:	30800117 	ldw	r2,4(r6)
    a428:	00ffff04 	movi	r3,-4
    a42c:	10c4703a 	and	r2,r2,r3
    a430:	2880022e 	bgeu	r5,r2,a43c <_malloc_r+0x4fc>
    a434:	31800217 	ldw	r6,8(r6)
    a438:	41bffa1e 	bne	r8,r6,a424 <_malloc_r+0x4e4>
    a43c:	32000317 	ldw	r8,12(r6)
    a440:	39c00117 	ldw	r7,4(r7)
    a444:	82000315 	stw	r8,12(r16)
    a448:	81800215 	stw	r6,8(r16)
    a44c:	07020034 	movhi	fp,2048
    a450:	e702bc04 	addi	fp,fp,2800
    a454:	34000315 	stw	r16,12(r6)
    a458:	44000215 	stw	r16,8(r8)
    a45c:	003f3e06 	br	a158 <_malloc_r+0x218>
    a460:	63000044 	addi	r12,r12,1
    a464:	608000cc 	andi	r2,r12,3
    a468:	10005d26 	beq	r2,zero,a5e0 <_malloc_r+0x6a0>
    a46c:	18c00204 	addi	r3,r3,8
    a470:	003f5106 	br	a1b8 <_malloc_r+0x278>
    a474:	8089883a 	add	r4,r16,r2
    a478:	003f6d06 	br	a230 <_malloc_r+0x2f0>
    a47c:	00805504 	movi	r2,340
    a480:	10c02036 	bltu	r2,r3,a504 <_malloc_r+0x5c4>
    a484:	8804d3fa 	srli	r2,r17,15
    a488:	11801dc4 	addi	r6,r2,119
    a48c:	300490fa 	slli	r2,r6,3
    a490:	003ed806 	br	9ff4 <_malloc_r+0xb4>
    a494:	48c000c4 	addi	r3,r9,3
    a498:	003f3106 	br	a160 <_malloc_r+0x220>
    a49c:	05c20234 	movhi	r23,2056
    a4a0:	bdfdd704 	addi	r23,r23,-2212
    a4a4:	b8800017 	ldw	r2,0(r23)
    a4a8:	988d883a 	add	r6,r19,r2
    a4ac:	b9800015 	stw	r6,0(r23)
    a4b0:	293fb21e 	bne	r5,r4,a37c <_malloc_r+0x43c>
    a4b4:	2083ffcc 	andi	r2,r4,4095
    a4b8:	103fb01e 	bne	r2,zero,a37c <_malloc_r+0x43c>
    a4bc:	e4000217 	ldw	r16,8(fp)
    a4c0:	9d45883a 	add	r2,r19,r21
    a4c4:	10800054 	ori	r2,r2,1
    a4c8:	80800115 	stw	r2,4(r16)
    a4cc:	b8c00017 	ldw	r3,0(r23)
    a4d0:	d0a03717 	ldw	r2,-32548(gp)
    a4d4:	10c0012e 	bgeu	r2,r3,a4dc <_malloc_r+0x59c>
    a4d8:	d0e03715 	stw	r3,-32548(gp)
    a4dc:	d0a03817 	ldw	r2,-32544(gp)
    a4e0:	10ff962e 	bgeu	r2,r3,a33c <_malloc_r+0x3fc>
    a4e4:	d0e03815 	stw	r3,-32544(gp)
    a4e8:	003f9406 	br	a33c <_malloc_r+0x3fc>
    a4ec:	00800104 	movi	r2,4
    a4f0:	11001e36 	bltu	r2,r4,a56c <_malloc_r+0x62c>
    a4f4:	2804d1ba 	srli	r2,r5,6
    a4f8:	11000e04 	addi	r4,r2,56
    a4fc:	200690fa 	slli	r3,r4,3
    a500:	003fc506 	br	a418 <_malloc_r+0x4d8>
    a504:	00815504 	movi	r2,1364
    a508:	10c01d2e 	bgeu	r2,r3,a580 <_malloc_r+0x640>
    a50c:	01801f84 	movi	r6,126
    a510:	0080fc04 	movi	r2,1008
    a514:	003eb706 	br	9ff4 <_malloc_r+0xb4>
    a518:	00800204 	movi	r2,8
    a51c:	10cbc83a 	sub	r5,r2,r3
    a520:	2169883a 	add	r20,r4,r5
    a524:	003f9e06 	br	a3a0 <_malloc_r+0x460>
    a528:	00bffe04 	movi	r2,-8
    a52c:	a93ffd04 	addi	r4,r21,-12
    a530:	2088703a 	and	r4,r4,r2
    a534:	b10b883a 	add	r5,r22,r4
    a538:	00c00144 	movi	r3,5
    a53c:	28c00215 	stw	r3,8(r5)
    a540:	28c00115 	stw	r3,4(r5)
    a544:	b0800117 	ldw	r2,4(r22)
    a548:	1080004c 	andi	r2,r2,1
    a54c:	2084b03a 	or	r2,r4,r2
    a550:	b0800115 	stw	r2,4(r22)
    a554:	313fdd2e 	bgeu	r6,r4,a4cc <_malloc_r+0x58c>
    a558:	b1400204 	addi	r5,r22,8
    a55c:	9009883a 	mov	r4,r18
    a560:	00093b80 	call	93b8 <_free_r>
    a564:	e4000217 	ldw	r16,8(fp)
    a568:	003fd806 	br	a4cc <_malloc_r+0x58c>
    a56c:	00800504 	movi	r2,20
    a570:	11001536 	bltu	r2,r4,a5c8 <_malloc_r+0x688>
    a574:	210016c4 	addi	r4,r4,91
    a578:	200690fa 	slli	r3,r4,3
    a57c:	003fa606 	br	a418 <_malloc_r+0x4d8>
    a580:	8804d4ba 	srli	r2,r17,18
    a584:	11801f04 	addi	r6,r2,124
    a588:	300490fa 	slli	r2,r6,3
    a58c:	003e9906 	br	9ff4 <_malloc_r+0xb4>
    a590:	2009d0ba 	srai	r4,r4,2
    a594:	01420034 	movhi	r5,2048
    a598:	2942bc04 	addi	r5,r5,2800
    a59c:	00c00044 	movi	r3,1
    a5a0:	28800117 	ldw	r2,4(r5)
    a5a4:	1906983a 	sll	r3,r3,r4
    a5a8:	10c4b03a 	or	r2,r2,r3
    a5ac:	28800115 	stw	r2,4(r5)
    a5b0:	003fa306 	br	a440 <_malloc_r+0x500>
    a5b4:	0027883a 	mov	r19,zero
    a5b8:	00c00044 	movi	r3,1
    a5bc:	003f8606 	br	a3d8 <_malloc_r+0x498>
    a5c0:	d1200915 	stw	r4,-32732(gp)
    a5c4:	003f7306 	br	a394 <_malloc_r+0x454>
    a5c8:	00801504 	movi	r2,84
    a5cc:	11001936 	bltu	r2,r4,a634 <_malloc_r+0x6f4>
    a5d0:	2804d33a 	srli	r2,r5,12
    a5d4:	11001b84 	addi	r4,r2,110
    a5d8:	200690fa 	slli	r3,r4,3
    a5dc:	003f8e06 	br	a418 <_malloc_r+0x4d8>
    a5e0:	480b883a 	mov	r5,r9
    a5e4:	6807883a 	mov	r3,r13
    a5e8:	288000cc 	andi	r2,r5,3
    a5ec:	18fffe04 	addi	r3,r3,-8
    a5f0:	297fffc4 	addi	r5,r5,-1
    a5f4:	10001526 	beq	r2,zero,a64c <_malloc_r+0x70c>
    a5f8:	18800217 	ldw	r2,8(r3)
    a5fc:	10fffa26 	beq	r2,r3,a5e8 <_malloc_r+0x6a8>
    a600:	2109883a 	add	r4,r4,r4
    a604:	393f1e36 	bltu	r7,r4,a280 <_malloc_r+0x340>
    a608:	203f1d26 	beq	r4,zero,a280 <_malloc_r+0x340>
    a60c:	21c4703a 	and	r2,r4,r7
    a610:	10000226 	beq	r2,zero,a61c <_malloc_r+0x6dc>
    a614:	6013883a 	mov	r9,r12
    a618:	003ee106 	br	a1a0 <_malloc_r+0x260>
    a61c:	2109883a 	add	r4,r4,r4
    a620:	3904703a 	and	r2,r7,r4
    a624:	63000104 	addi	r12,r12,4
    a628:	103ffc26 	beq	r2,zero,a61c <_malloc_r+0x6dc>
    a62c:	6013883a 	mov	r9,r12
    a630:	003edb06 	br	a1a0 <_malloc_r+0x260>
    a634:	00805504 	movi	r2,340
    a638:	11000836 	bltu	r2,r4,a65c <_malloc_r+0x71c>
    a63c:	2804d3fa 	srli	r2,r5,15
    a640:	11001dc4 	addi	r4,r2,119
    a644:	200690fa 	slli	r3,r4,3
    a648:	003f7306 	br	a418 <_malloc_r+0x4d8>
    a64c:	0104303a 	nor	r2,zero,r4
    a650:	388e703a 	and	r7,r7,r2
    a654:	e1c00115 	stw	r7,4(fp)
    a658:	003fe906 	br	a600 <_malloc_r+0x6c0>
    a65c:	00815504 	movi	r2,1364
    a660:	1100032e 	bgeu	r2,r4,a670 <_malloc_r+0x730>
    a664:	01001f84 	movi	r4,126
    a668:	00c0fc04 	movi	r3,1008
    a66c:	003f6a06 	br	a418 <_malloc_r+0x4d8>
    a670:	2804d4ba 	srli	r2,r5,18
    a674:	11001f04 	addi	r4,r2,124
    a678:	200690fa 	slli	r3,r4,3
    a67c:	003f6606 	br	a418 <_malloc_r+0x4d8>

0000a680 <memchr>:
    a680:	008000c4 	movi	r2,3
    a684:	29403fcc 	andi	r5,r5,255
    a688:	2007883a 	mov	r3,r4
    a68c:	1180022e 	bgeu	r2,r6,a698 <memchr+0x18>
    a690:	2084703a 	and	r2,r4,r2
    a694:	10000b26 	beq	r2,zero,a6c4 <memchr+0x44>
    a698:	313fffc4 	addi	r4,r6,-1
    a69c:	3000051e 	bne	r6,zero,a6b4 <memchr+0x34>
    a6a0:	00002c06 	br	a754 <memchr+0xd4>
    a6a4:	213fffc4 	addi	r4,r4,-1
    a6a8:	00bfffc4 	movi	r2,-1
    a6ac:	18c00044 	addi	r3,r3,1
    a6b0:	20802826 	beq	r4,r2,a754 <memchr+0xd4>
    a6b4:	18800003 	ldbu	r2,0(r3)
    a6b8:	28bffa1e 	bne	r5,r2,a6a4 <memchr+0x24>
    a6bc:	1805883a 	mov	r2,r3
    a6c0:	f800283a 	ret
    a6c4:	0011883a 	mov	r8,zero
    a6c8:	0007883a 	mov	r3,zero
    a6cc:	01c00104 	movi	r7,4
    a6d0:	4004923a 	slli	r2,r8,8
    a6d4:	18c00044 	addi	r3,r3,1
    a6d8:	1151883a 	add	r8,r2,r5
    a6dc:	19fffc1e 	bne	r3,r7,a6d0 <memchr+0x50>
    a6e0:	02bfbff4 	movhi	r10,65279
    a6e4:	52bfbfc4 	addi	r10,r10,-257
    a6e8:	02602074 	movhi	r9,32897
    a6ec:	4a602004 	addi	r9,r9,-32640
    a6f0:	02c000c4 	movi	r11,3
    a6f4:	20800017 	ldw	r2,0(r4)
    a6f8:	31bfff04 	addi	r6,r6,-4
    a6fc:	200f883a 	mov	r7,r4
    a700:	1204f03a 	xor	r2,r2,r8
    a704:	1287883a 	add	r3,r2,r10
    a708:	1a46703a 	and	r3,r3,r9
    a70c:	0084303a 	nor	r2,zero,r2
    a710:	10c4703a 	and	r2,r2,r3
    a714:	10000b26 	beq	r2,zero,a744 <memchr+0xc4>
    a718:	20800003 	ldbu	r2,0(r4)
    a71c:	28800f26 	beq	r5,r2,a75c <memchr+0xdc>
    a720:	20800043 	ldbu	r2,1(r4)
    a724:	21c00044 	addi	r7,r4,1
    a728:	28800c26 	beq	r5,r2,a75c <memchr+0xdc>
    a72c:	20800083 	ldbu	r2,2(r4)
    a730:	21c00084 	addi	r7,r4,2
    a734:	28800926 	beq	r5,r2,a75c <memchr+0xdc>
    a738:	208000c3 	ldbu	r2,3(r4)
    a73c:	21c000c4 	addi	r7,r4,3
    a740:	28800626 	beq	r5,r2,a75c <memchr+0xdc>
    a744:	21000104 	addi	r4,r4,4
    a748:	59bfea36 	bltu	r11,r6,a6f4 <memchr+0x74>
    a74c:	2007883a 	mov	r3,r4
    a750:	003fd106 	br	a698 <memchr+0x18>
    a754:	0005883a 	mov	r2,zero
    a758:	f800283a 	ret
    a75c:	3805883a 	mov	r2,r7
    a760:	f800283a 	ret

0000a764 <memmove>:
    a764:	2807883a 	mov	r3,r5
    a768:	2011883a 	mov	r8,r4
    a76c:	29000c2e 	bgeu	r5,r4,a7a0 <memmove+0x3c>
    a770:	298f883a 	add	r7,r5,r6
    a774:	21c00a2e 	bgeu	r4,r7,a7a0 <memmove+0x3c>
    a778:	30000726 	beq	r6,zero,a798 <memmove+0x34>
    a77c:	2187883a 	add	r3,r4,r6
    a780:	198dc83a 	sub	r6,r3,r6
    a784:	39ffffc4 	addi	r7,r7,-1
    a788:	38800003 	ldbu	r2,0(r7)
    a78c:	18ffffc4 	addi	r3,r3,-1
    a790:	18800005 	stb	r2,0(r3)
    a794:	19bffb1e 	bne	r3,r6,a784 <memmove+0x20>
    a798:	2005883a 	mov	r2,r4
    a79c:	f800283a 	ret
    a7a0:	01c003c4 	movi	r7,15
    a7a4:	39800a36 	bltu	r7,r6,a7d0 <memmove+0x6c>
    a7a8:	303ffb26 	beq	r6,zero,a798 <memmove+0x34>
    a7ac:	400f883a 	mov	r7,r8
    a7b0:	320d883a 	add	r6,r6,r8
    a7b4:	28800003 	ldbu	r2,0(r5)
    a7b8:	29400044 	addi	r5,r5,1
    a7bc:	38800005 	stb	r2,0(r7)
    a7c0:	39c00044 	addi	r7,r7,1
    a7c4:	39bffb1e 	bne	r7,r6,a7b4 <memmove+0x50>
    a7c8:	2005883a 	mov	r2,r4
    a7cc:	f800283a 	ret
    a7d0:	1904b03a 	or	r2,r3,r4
    a7d4:	108000cc 	andi	r2,r2,3
    a7d8:	103ff31e 	bne	r2,zero,a7a8 <memmove+0x44>
    a7dc:	3811883a 	mov	r8,r7
    a7e0:	180b883a 	mov	r5,r3
    a7e4:	200f883a 	mov	r7,r4
    a7e8:	28c00017 	ldw	r3,0(r5)
    a7ec:	31bffc04 	addi	r6,r6,-16
    a7f0:	38c00015 	stw	r3,0(r7)
    a7f4:	28800117 	ldw	r2,4(r5)
    a7f8:	38800115 	stw	r2,4(r7)
    a7fc:	28c00217 	ldw	r3,8(r5)
    a800:	38c00215 	stw	r3,8(r7)
    a804:	28800317 	ldw	r2,12(r5)
    a808:	29400404 	addi	r5,r5,16
    a80c:	38800315 	stw	r2,12(r7)
    a810:	39c00404 	addi	r7,r7,16
    a814:	41bff436 	bltu	r8,r6,a7e8 <memmove+0x84>
    a818:	008000c4 	movi	r2,3
    a81c:	1180072e 	bgeu	r2,r6,a83c <memmove+0xd8>
    a820:	1007883a 	mov	r3,r2
    a824:	28800017 	ldw	r2,0(r5)
    a828:	31bfff04 	addi	r6,r6,-4
    a82c:	29400104 	addi	r5,r5,4
    a830:	38800015 	stw	r2,0(r7)
    a834:	39c00104 	addi	r7,r7,4
    a838:	19bffa36 	bltu	r3,r6,a824 <memmove+0xc0>
    a83c:	3811883a 	mov	r8,r7
    a840:	003fd906 	br	a7a8 <memmove+0x44>

0000a844 <_Bfree>:
    a844:	28000826 	beq	r5,zero,a868 <_Bfree+0x24>
    a848:	28800117 	ldw	r2,4(r5)
    a84c:	21001317 	ldw	r4,76(r4)
    a850:	1085883a 	add	r2,r2,r2
    a854:	1085883a 	add	r2,r2,r2
    a858:	1105883a 	add	r2,r2,r4
    a85c:	10c00017 	ldw	r3,0(r2)
    a860:	28c00015 	stw	r3,0(r5)
    a864:	11400015 	stw	r5,0(r2)
    a868:	f800283a 	ret

0000a86c <__hi0bits>:
    a86c:	20bfffec 	andhi	r2,r4,65535
    a870:	10001426 	beq	r2,zero,a8c4 <__hi0bits+0x58>
    a874:	0007883a 	mov	r3,zero
    a878:	20bfc02c 	andhi	r2,r4,65280
    a87c:	1000021e 	bne	r2,zero,a888 <__hi0bits+0x1c>
    a880:	2008923a 	slli	r4,r4,8
    a884:	18c00204 	addi	r3,r3,8
    a888:	20bc002c 	andhi	r2,r4,61440
    a88c:	1000021e 	bne	r2,zero,a898 <__hi0bits+0x2c>
    a890:	2008913a 	slli	r4,r4,4
    a894:	18c00104 	addi	r3,r3,4
    a898:	20b0002c 	andhi	r2,r4,49152
    a89c:	1000031e 	bne	r2,zero,a8ac <__hi0bits+0x40>
    a8a0:	2105883a 	add	r2,r4,r4
    a8a4:	18c00084 	addi	r3,r3,2
    a8a8:	1089883a 	add	r4,r2,r2
    a8ac:	20000316 	blt	r4,zero,a8bc <__hi0bits+0x50>
    a8b0:	2090002c 	andhi	r2,r4,16384
    a8b4:	10000626 	beq	r2,zero,a8d0 <__hi0bits+0x64>
    a8b8:	18c00044 	addi	r3,r3,1
    a8bc:	1805883a 	mov	r2,r3
    a8c0:	f800283a 	ret
    a8c4:	2008943a 	slli	r4,r4,16
    a8c8:	00c00404 	movi	r3,16
    a8cc:	003fea06 	br	a878 <__hi0bits+0xc>
    a8d0:	00c00804 	movi	r3,32
    a8d4:	1805883a 	mov	r2,r3
    a8d8:	f800283a 	ret

0000a8dc <__lo0bits>:
    a8dc:	20c00017 	ldw	r3,0(r4)
    a8e0:	188001cc 	andi	r2,r3,7
    a8e4:	10000a26 	beq	r2,zero,a910 <__lo0bits+0x34>
    a8e8:	1880004c 	andi	r2,r3,1
    a8ec:	1005003a 	cmpeq	r2,r2,zero
    a8f0:	10002126 	beq	r2,zero,a978 <__lo0bits+0x9c>
    a8f4:	1880008c 	andi	r2,r3,2
    a8f8:	1000251e 	bne	r2,zero,a990 <__lo0bits+0xb4>
    a8fc:	1804d0ba 	srli	r2,r3,2
    a900:	01400084 	movi	r5,2
    a904:	20800015 	stw	r2,0(r4)
    a908:	2805883a 	mov	r2,r5
    a90c:	f800283a 	ret
    a910:	18bfffcc 	andi	r2,r3,65535
    a914:	10001526 	beq	r2,zero,a96c <__lo0bits+0x90>
    a918:	000b883a 	mov	r5,zero
    a91c:	18803fcc 	andi	r2,r3,255
    a920:	1000021e 	bne	r2,zero,a92c <__lo0bits+0x50>
    a924:	1806d23a 	srli	r3,r3,8
    a928:	29400204 	addi	r5,r5,8
    a92c:	188003cc 	andi	r2,r3,15
    a930:	1000021e 	bne	r2,zero,a93c <__lo0bits+0x60>
    a934:	1806d13a 	srli	r3,r3,4
    a938:	29400104 	addi	r5,r5,4
    a93c:	188000cc 	andi	r2,r3,3
    a940:	1000021e 	bne	r2,zero,a94c <__lo0bits+0x70>
    a944:	1806d0ba 	srli	r3,r3,2
    a948:	29400084 	addi	r5,r5,2
    a94c:	1880004c 	andi	r2,r3,1
    a950:	1000031e 	bne	r2,zero,a960 <__lo0bits+0x84>
    a954:	1806d07a 	srli	r3,r3,1
    a958:	18000a26 	beq	r3,zero,a984 <__lo0bits+0xa8>
    a95c:	29400044 	addi	r5,r5,1
    a960:	2805883a 	mov	r2,r5
    a964:	20c00015 	stw	r3,0(r4)
    a968:	f800283a 	ret
    a96c:	1806d43a 	srli	r3,r3,16
    a970:	01400404 	movi	r5,16
    a974:	003fe906 	br	a91c <__lo0bits+0x40>
    a978:	000b883a 	mov	r5,zero
    a97c:	2805883a 	mov	r2,r5
    a980:	f800283a 	ret
    a984:	01400804 	movi	r5,32
    a988:	2805883a 	mov	r2,r5
    a98c:	f800283a 	ret
    a990:	1804d07a 	srli	r2,r3,1
    a994:	01400044 	movi	r5,1
    a998:	20800015 	stw	r2,0(r4)
    a99c:	003fda06 	br	a908 <__lo0bits+0x2c>

0000a9a0 <__mcmp>:
    a9a0:	20800417 	ldw	r2,16(r4)
    a9a4:	28c00417 	ldw	r3,16(r5)
    a9a8:	10cfc83a 	sub	r7,r2,r3
    a9ac:	38000c1e 	bne	r7,zero,a9e0 <__mcmp+0x40>
    a9b0:	18c5883a 	add	r2,r3,r3
    a9b4:	1085883a 	add	r2,r2,r2
    a9b8:	10c00504 	addi	r3,r2,20
    a9bc:	21000504 	addi	r4,r4,20
    a9c0:	28cb883a 	add	r5,r5,r3
    a9c4:	2085883a 	add	r2,r4,r2
    a9c8:	10bfff04 	addi	r2,r2,-4
    a9cc:	297fff04 	addi	r5,r5,-4
    a9d0:	11800017 	ldw	r6,0(r2)
    a9d4:	28c00017 	ldw	r3,0(r5)
    a9d8:	30c0031e 	bne	r6,r3,a9e8 <__mcmp+0x48>
    a9dc:	20bffa36 	bltu	r4,r2,a9c8 <__mcmp+0x28>
    a9e0:	3805883a 	mov	r2,r7
    a9e4:	f800283a 	ret
    a9e8:	30c00336 	bltu	r6,r3,a9f8 <__mcmp+0x58>
    a9ec:	01c00044 	movi	r7,1
    a9f0:	3805883a 	mov	r2,r7
    a9f4:	f800283a 	ret
    a9f8:	01ffffc4 	movi	r7,-1
    a9fc:	003ff806 	br	a9e0 <__mcmp+0x40>

0000aa00 <__ulp>:
    aa00:	295ffc2c 	andhi	r5,r5,32752
    aa04:	013f3034 	movhi	r4,64704
    aa08:	290b883a 	add	r5,r5,r4
    aa0c:	0145c83a 	sub	r2,zero,r5
    aa10:	1007d53a 	srai	r3,r2,20
    aa14:	000d883a 	mov	r6,zero
    aa18:	0140040e 	bge	zero,r5,aa2c <__ulp+0x2c>
    aa1c:	280f883a 	mov	r7,r5
    aa20:	3807883a 	mov	r3,r7
    aa24:	3005883a 	mov	r2,r6
    aa28:	f800283a 	ret
    aa2c:	008004c4 	movi	r2,19
    aa30:	193ffb04 	addi	r4,r3,-20
    aa34:	10c00c0e 	bge	r2,r3,aa68 <__ulp+0x68>
    aa38:	008007c4 	movi	r2,31
    aa3c:	1107c83a 	sub	r3,r2,r4
    aa40:	00800784 	movi	r2,30
    aa44:	01400044 	movi	r5,1
    aa48:	11000216 	blt	r2,r4,aa54 <__ulp+0x54>
    aa4c:	00800044 	movi	r2,1
    aa50:	10ca983a 	sll	r5,r2,r3
    aa54:	000f883a 	mov	r7,zero
    aa58:	280d883a 	mov	r6,r5
    aa5c:	3807883a 	mov	r3,r7
    aa60:	3005883a 	mov	r2,r6
    aa64:	f800283a 	ret
    aa68:	00800234 	movhi	r2,8
    aa6c:	10cfd83a 	sra	r7,r2,r3
    aa70:	000d883a 	mov	r6,zero
    aa74:	3005883a 	mov	r2,r6
    aa78:	3807883a 	mov	r3,r7
    aa7c:	f800283a 	ret

0000aa80 <__b2d>:
    aa80:	20800417 	ldw	r2,16(r4)
    aa84:	defff904 	addi	sp,sp,-28
    aa88:	dd000415 	stw	r20,16(sp)
    aa8c:	1085883a 	add	r2,r2,r2
    aa90:	25000504 	addi	r20,r4,20
    aa94:	1085883a 	add	r2,r2,r2
    aa98:	dc000015 	stw	r16,0(sp)
    aa9c:	a0a1883a 	add	r16,r20,r2
    aaa0:	dd400515 	stw	r21,20(sp)
    aaa4:	857fff17 	ldw	r21,-4(r16)
    aaa8:	dc400115 	stw	r17,4(sp)
    aaac:	dfc00615 	stw	ra,24(sp)
    aab0:	a809883a 	mov	r4,r21
    aab4:	2823883a 	mov	r17,r5
    aab8:	dcc00315 	stw	r19,12(sp)
    aabc:	dc800215 	stw	r18,8(sp)
    aac0:	000a86c0 	call	a86c <__hi0bits>
    aac4:	100b883a 	mov	r5,r2
    aac8:	00800804 	movi	r2,32
    aacc:	1145c83a 	sub	r2,r2,r5
    aad0:	88800015 	stw	r2,0(r17)
    aad4:	00800284 	movi	r2,10
    aad8:	80ffff04 	addi	r3,r16,-4
    aadc:	11401416 	blt	r2,r5,ab30 <__b2d+0xb0>
    aae0:	008002c4 	movi	r2,11
    aae4:	1149c83a 	sub	r4,r2,r5
    aae8:	a0c02736 	bltu	r20,r3,ab88 <__b2d+0x108>
    aaec:	000d883a 	mov	r6,zero
    aaf0:	28800544 	addi	r2,r5,21
    aaf4:	a906d83a 	srl	r3,r21,r4
    aaf8:	a884983a 	sll	r2,r21,r2
    aafc:	1ccffc34 	orhi	r19,r3,16368
    ab00:	11a4b03a 	or	r18,r2,r6
    ab04:	9005883a 	mov	r2,r18
    ab08:	9807883a 	mov	r3,r19
    ab0c:	dfc00617 	ldw	ra,24(sp)
    ab10:	dd400517 	ldw	r21,20(sp)
    ab14:	dd000417 	ldw	r20,16(sp)
    ab18:	dcc00317 	ldw	r19,12(sp)
    ab1c:	dc800217 	ldw	r18,8(sp)
    ab20:	dc400117 	ldw	r17,4(sp)
    ab24:	dc000017 	ldw	r16,0(sp)
    ab28:	dec00704 	addi	sp,sp,28
    ab2c:	f800283a 	ret
    ab30:	a0c00e36 	bltu	r20,r3,ab6c <__b2d+0xec>
    ab34:	293ffd44 	addi	r4,r5,-11
    ab38:	000d883a 	mov	r6,zero
    ab3c:	20000f26 	beq	r4,zero,ab7c <__b2d+0xfc>
    ab40:	00800804 	movi	r2,32
    ab44:	110bc83a 	sub	r5,r2,r4
    ab48:	a0c01236 	bltu	r20,r3,ab94 <__b2d+0x114>
    ab4c:	000f883a 	mov	r7,zero
    ab50:	a904983a 	sll	r2,r21,r4
    ab54:	3146d83a 	srl	r3,r6,r5
    ab58:	3108983a 	sll	r4,r6,r4
    ab5c:	108ffc34 	orhi	r2,r2,16368
    ab60:	18a6b03a 	or	r19,r3,r2
    ab64:	3924b03a 	or	r18,r7,r4
    ab68:	003fe606 	br	ab04 <__b2d+0x84>
    ab6c:	293ffd44 	addi	r4,r5,-11
    ab70:	81bffe17 	ldw	r6,-8(r16)
    ab74:	80fffe04 	addi	r3,r16,-8
    ab78:	203ff11e 	bne	r4,zero,ab40 <__b2d+0xc0>
    ab7c:	accffc34 	orhi	r19,r21,16368
    ab80:	3025883a 	mov	r18,r6
    ab84:	003fdf06 	br	ab04 <__b2d+0x84>
    ab88:	18bfff17 	ldw	r2,-4(r3)
    ab8c:	110cd83a 	srl	r6,r2,r4
    ab90:	003fd706 	br	aaf0 <__b2d+0x70>
    ab94:	18bfff17 	ldw	r2,-4(r3)
    ab98:	114ed83a 	srl	r7,r2,r5
    ab9c:	003fec06 	br	ab50 <__b2d+0xd0>

0000aba0 <__ratio>:
    aba0:	defff904 	addi	sp,sp,-28
    aba4:	dc400215 	stw	r17,8(sp)
    aba8:	2823883a 	mov	r17,r5
    abac:	d80b883a 	mov	r5,sp
    abb0:	dfc00615 	stw	ra,24(sp)
    abb4:	dd000515 	stw	r20,20(sp)
    abb8:	dcc00415 	stw	r19,16(sp)
    abbc:	dc800315 	stw	r18,12(sp)
    abc0:	2025883a 	mov	r18,r4
    abc4:	000aa800 	call	aa80 <__b2d>
    abc8:	8809883a 	mov	r4,r17
    abcc:	d9400104 	addi	r5,sp,4
    abd0:	1027883a 	mov	r19,r2
    abd4:	1829883a 	mov	r20,r3
    abd8:	000aa800 	call	aa80 <__b2d>
    abdc:	89000417 	ldw	r4,16(r17)
    abe0:	91c00417 	ldw	r7,16(r18)
    abe4:	d9800117 	ldw	r6,4(sp)
    abe8:	180b883a 	mov	r5,r3
    abec:	390fc83a 	sub	r7,r7,r4
    abf0:	1009883a 	mov	r4,r2
    abf4:	d8800017 	ldw	r2,0(sp)
    abf8:	380e917a 	slli	r7,r7,5
    abfc:	2011883a 	mov	r8,r4
    ac00:	1185c83a 	sub	r2,r2,r6
    ac04:	11c5883a 	add	r2,r2,r7
    ac08:	1006953a 	slli	r3,r2,20
    ac0c:	2813883a 	mov	r9,r5
    ac10:	00800d0e 	bge	zero,r2,ac48 <__ratio+0xa8>
    ac14:	1d29883a 	add	r20,r3,r20
    ac18:	a00b883a 	mov	r5,r20
    ac1c:	480f883a 	mov	r7,r9
    ac20:	9809883a 	mov	r4,r19
    ac24:	400d883a 	mov	r6,r8
    ac28:	000d9fc0 	call	d9fc <__divdf3>
    ac2c:	dfc00617 	ldw	ra,24(sp)
    ac30:	dd000517 	ldw	r20,20(sp)
    ac34:	dcc00417 	ldw	r19,16(sp)
    ac38:	dc800317 	ldw	r18,12(sp)
    ac3c:	dc400217 	ldw	r17,8(sp)
    ac40:	dec00704 	addi	sp,sp,28
    ac44:	f800283a 	ret
    ac48:	28d3c83a 	sub	r9,r5,r3
    ac4c:	003ff206 	br	ac18 <__ratio+0x78>

0000ac50 <_mprec_log10>:
    ac50:	defffe04 	addi	sp,sp,-8
    ac54:	008005c4 	movi	r2,23
    ac58:	dc000015 	stw	r16,0(sp)
    ac5c:	dfc00115 	stw	ra,4(sp)
    ac60:	2021883a 	mov	r16,r4
    ac64:	11000c16 	blt	r2,r4,ac98 <_mprec_log10+0x48>
    ac68:	200490fa 	slli	r2,r4,3
    ac6c:	00c20034 	movhi	r3,2048
    ac70:	18c05004 	addi	r3,r3,320
    ac74:	10c5883a 	add	r2,r2,r3
    ac78:	12400117 	ldw	r9,4(r2)
    ac7c:	12000017 	ldw	r8,0(r2)
    ac80:	4807883a 	mov	r3,r9
    ac84:	4005883a 	mov	r2,r8
    ac88:	dfc00117 	ldw	ra,4(sp)
    ac8c:	dc000017 	ldw	r16,0(sp)
    ac90:	dec00204 	addi	sp,sp,8
    ac94:	f800283a 	ret
    ac98:	0011883a 	mov	r8,zero
    ac9c:	024ffc34 	movhi	r9,16368
    aca0:	0005883a 	mov	r2,zero
    aca4:	00d00934 	movhi	r3,16420
    aca8:	480b883a 	mov	r5,r9
    acac:	4009883a 	mov	r4,r8
    acb0:	180f883a 	mov	r7,r3
    acb4:	100d883a 	mov	r6,r2
    acb8:	000d6380 	call	d638 <__muldf3>
    acbc:	843fffc4 	addi	r16,r16,-1
    acc0:	1011883a 	mov	r8,r2
    acc4:	1813883a 	mov	r9,r3
    acc8:	803ff51e 	bne	r16,zero,aca0 <_mprec_log10+0x50>
    accc:	4005883a 	mov	r2,r8
    acd0:	4807883a 	mov	r3,r9
    acd4:	dfc00117 	ldw	ra,4(sp)
    acd8:	dc000017 	ldw	r16,0(sp)
    acdc:	dec00204 	addi	sp,sp,8
    ace0:	f800283a 	ret

0000ace4 <__copybits>:
    ace4:	297fffc4 	addi	r5,r5,-1
    ace8:	30800417 	ldw	r2,16(r6)
    acec:	280bd17a 	srai	r5,r5,5
    acf0:	31800504 	addi	r6,r6,20
    acf4:	1085883a 	add	r2,r2,r2
    acf8:	294b883a 	add	r5,r5,r5
    acfc:	294b883a 	add	r5,r5,r5
    ad00:	1085883a 	add	r2,r2,r2
    ad04:	290b883a 	add	r5,r5,r4
    ad08:	3087883a 	add	r3,r6,r2
    ad0c:	29400104 	addi	r5,r5,4
    ad10:	30c0052e 	bgeu	r6,r3,ad28 <__copybits+0x44>
    ad14:	30800017 	ldw	r2,0(r6)
    ad18:	31800104 	addi	r6,r6,4
    ad1c:	20800015 	stw	r2,0(r4)
    ad20:	21000104 	addi	r4,r4,4
    ad24:	30fffb36 	bltu	r6,r3,ad14 <__copybits+0x30>
    ad28:	2140032e 	bgeu	r4,r5,ad38 <__copybits+0x54>
    ad2c:	20000015 	stw	zero,0(r4)
    ad30:	21000104 	addi	r4,r4,4
    ad34:	217ffd36 	bltu	r4,r5,ad2c <__copybits+0x48>
    ad38:	f800283a 	ret

0000ad3c <__any_on>:
    ad3c:	20800417 	ldw	r2,16(r4)
    ad40:	2807d17a 	srai	r3,r5,5
    ad44:	21000504 	addi	r4,r4,20
    ad48:	10c00d0e 	bge	r2,r3,ad80 <__any_on+0x44>
    ad4c:	1085883a 	add	r2,r2,r2
    ad50:	1085883a 	add	r2,r2,r2
    ad54:	208d883a 	add	r6,r4,r2
    ad58:	2180182e 	bgeu	r4,r6,adbc <__any_on+0x80>
    ad5c:	30bfff17 	ldw	r2,-4(r6)
    ad60:	30ffff04 	addi	r3,r6,-4
    ad64:	1000041e 	bne	r2,zero,ad78 <__any_on+0x3c>
    ad68:	20c0142e 	bgeu	r4,r3,adbc <__any_on+0x80>
    ad6c:	18ffff04 	addi	r3,r3,-4
    ad70:	18800017 	ldw	r2,0(r3)
    ad74:	103ffc26 	beq	r2,zero,ad68 <__any_on+0x2c>
    ad78:	00800044 	movi	r2,1
    ad7c:	f800283a 	ret
    ad80:	18800a0e 	bge	r3,r2,adac <__any_on+0x70>
    ad84:	294007cc 	andi	r5,r5,31
    ad88:	28000826 	beq	r5,zero,adac <__any_on+0x70>
    ad8c:	18c5883a 	add	r2,r3,r3
    ad90:	1085883a 	add	r2,r2,r2
    ad94:	208d883a 	add	r6,r4,r2
    ad98:	30c00017 	ldw	r3,0(r6)
    ad9c:	1944d83a 	srl	r2,r3,r5
    ada0:	1144983a 	sll	r2,r2,r5
    ada4:	18bff41e 	bne	r3,r2,ad78 <__any_on+0x3c>
    ada8:	003feb06 	br	ad58 <__any_on+0x1c>
    adac:	18c5883a 	add	r2,r3,r3
    adb0:	1085883a 	add	r2,r2,r2
    adb4:	208d883a 	add	r6,r4,r2
    adb8:	003fe706 	br	ad58 <__any_on+0x1c>
    adbc:	0005883a 	mov	r2,zero
    adc0:	f800283a 	ret

0000adc4 <_Balloc>:
    adc4:	20c01317 	ldw	r3,76(r4)
    adc8:	defffb04 	addi	sp,sp,-20
    adcc:	dcc00315 	stw	r19,12(sp)
    add0:	dc800215 	stw	r18,8(sp)
    add4:	dfc00415 	stw	ra,16(sp)
    add8:	2825883a 	mov	r18,r5
    addc:	dc400115 	stw	r17,4(sp)
    ade0:	dc000015 	stw	r16,0(sp)
    ade4:	2027883a 	mov	r19,r4
    ade8:	01800404 	movi	r6,16
    adec:	01400104 	movi	r5,4
    adf0:	18001726 	beq	r3,zero,ae50 <_Balloc+0x8c>
    adf4:	01400044 	movi	r5,1
    adf8:	9485883a 	add	r2,r18,r18
    adfc:	2ca2983a 	sll	r17,r5,r18
    ae00:	1085883a 	add	r2,r2,r2
    ae04:	10c7883a 	add	r3,r2,r3
    ae08:	1c000017 	ldw	r16,0(r3)
    ae0c:	8c4d883a 	add	r6,r17,r17
    ae10:	318d883a 	add	r6,r6,r6
    ae14:	9809883a 	mov	r4,r19
    ae18:	31800504 	addi	r6,r6,20
    ae1c:	80001226 	beq	r16,zero,ae68 <_Balloc+0xa4>
    ae20:	80800017 	ldw	r2,0(r16)
    ae24:	18800015 	stw	r2,0(r3)
    ae28:	80000415 	stw	zero,16(r16)
    ae2c:	80000315 	stw	zero,12(r16)
    ae30:	8005883a 	mov	r2,r16
    ae34:	dfc00417 	ldw	ra,16(sp)
    ae38:	dcc00317 	ldw	r19,12(sp)
    ae3c:	dc800217 	ldw	r18,8(sp)
    ae40:	dc400117 	ldw	r17,4(sp)
    ae44:	dc000017 	ldw	r16,0(sp)
    ae48:	dec00504 	addi	sp,sp,20
    ae4c:	f800283a 	ret
    ae50:	000c18c0 	call	c18c <_calloc_r>
    ae54:	1007883a 	mov	r3,r2
    ae58:	0021883a 	mov	r16,zero
    ae5c:	98801315 	stw	r2,76(r19)
    ae60:	103fe41e 	bne	r2,zero,adf4 <_Balloc+0x30>
    ae64:	003ff206 	br	ae30 <_Balloc+0x6c>
    ae68:	000c18c0 	call	c18c <_calloc_r>
    ae6c:	103ff026 	beq	r2,zero,ae30 <_Balloc+0x6c>
    ae70:	1021883a 	mov	r16,r2
    ae74:	14800115 	stw	r18,4(r2)
    ae78:	14400215 	stw	r17,8(r2)
    ae7c:	003fea06 	br	ae28 <_Balloc+0x64>

0000ae80 <__d2b>:
    ae80:	defff504 	addi	sp,sp,-44
    ae84:	dcc00515 	stw	r19,20(sp)
    ae88:	04c00044 	movi	r19,1
    ae8c:	dc000215 	stw	r16,8(sp)
    ae90:	2821883a 	mov	r16,r5
    ae94:	980b883a 	mov	r5,r19
    ae98:	ddc00915 	stw	r23,36(sp)
    ae9c:	dd800815 	stw	r22,32(sp)
    aea0:	dd400715 	stw	r21,28(sp)
    aea4:	dd000615 	stw	r20,24(sp)
    aea8:	dc800415 	stw	r18,16(sp)
    aeac:	dc400315 	stw	r17,12(sp)
    aeb0:	dfc00a15 	stw	ra,40(sp)
    aeb4:	3023883a 	mov	r17,r6
    aeb8:	382d883a 	mov	r22,r7
    aebc:	ddc00b17 	ldw	r23,44(sp)
    aec0:	000adc40 	call	adc4 <_Balloc>
    aec4:	1025883a 	mov	r18,r2
    aec8:	00a00034 	movhi	r2,32768
    aecc:	10bfffc4 	addi	r2,r2,-1
    aed0:	8888703a 	and	r4,r17,r2
    aed4:	202ad53a 	srli	r21,r4,20
    aed8:	00800434 	movhi	r2,16
    aedc:	10bfffc4 	addi	r2,r2,-1
    aee0:	8886703a 	and	r3,r17,r2
    aee4:	a829003a 	cmpeq	r20,r21,zero
    aee8:	800b883a 	mov	r5,r16
    aeec:	d8c00115 	stw	r3,4(sp)
    aef0:	94000504 	addi	r16,r18,20
    aef4:	a000021e 	bne	r20,zero,af00 <__d2b+0x80>
    aef8:	18c00434 	orhi	r3,r3,16
    aefc:	d8c00115 	stw	r3,4(sp)
    af00:	28002726 	beq	r5,zero,afa0 <__d2b+0x120>
    af04:	d809883a 	mov	r4,sp
    af08:	d9400015 	stw	r5,0(sp)
    af0c:	000a8dc0 	call	a8dc <__lo0bits>
    af10:	100d883a 	mov	r6,r2
    af14:	10003526 	beq	r2,zero,afec <__d2b+0x16c>
    af18:	d8c00117 	ldw	r3,4(sp)
    af1c:	00800804 	movi	r2,32
    af20:	1185c83a 	sub	r2,r2,r6
    af24:	d9000017 	ldw	r4,0(sp)
    af28:	1886983a 	sll	r3,r3,r2
    af2c:	1906b03a 	or	r3,r3,r4
    af30:	90c00515 	stw	r3,20(r18)
    af34:	d8c00117 	ldw	r3,4(sp)
    af38:	1986d83a 	srl	r3,r3,r6
    af3c:	d8c00115 	stw	r3,4(sp)
    af40:	180b003a 	cmpeq	r5,r3,zero
    af44:	00800084 	movi	r2,2
    af48:	114bc83a 	sub	r5,r2,r5
    af4c:	80c00115 	stw	r3,4(r16)
    af50:	91400415 	stw	r5,16(r18)
    af54:	a0001a1e 	bne	r20,zero,afc0 <__d2b+0x140>
    af58:	3545883a 	add	r2,r6,r21
    af5c:	10bef344 	addi	r2,r2,-1075
    af60:	00c00d44 	movi	r3,53
    af64:	b0800015 	stw	r2,0(r22)
    af68:	1987c83a 	sub	r3,r3,r6
    af6c:	b8c00015 	stw	r3,0(r23)
    af70:	9005883a 	mov	r2,r18
    af74:	dfc00a17 	ldw	ra,40(sp)
    af78:	ddc00917 	ldw	r23,36(sp)
    af7c:	dd800817 	ldw	r22,32(sp)
    af80:	dd400717 	ldw	r21,28(sp)
    af84:	dd000617 	ldw	r20,24(sp)
    af88:	dcc00517 	ldw	r19,20(sp)
    af8c:	dc800417 	ldw	r18,16(sp)
    af90:	dc400317 	ldw	r17,12(sp)
    af94:	dc000217 	ldw	r16,8(sp)
    af98:	dec00b04 	addi	sp,sp,44
    af9c:	f800283a 	ret
    afa0:	d9000104 	addi	r4,sp,4
    afa4:	000a8dc0 	call	a8dc <__lo0bits>
    afa8:	11800804 	addi	r6,r2,32
    afac:	d8800117 	ldw	r2,4(sp)
    afb0:	94c00415 	stw	r19,16(r18)
    afb4:	980b883a 	mov	r5,r19
    afb8:	90800515 	stw	r2,20(r18)
    afbc:	a03fe626 	beq	r20,zero,af58 <__d2b+0xd8>
    afc0:	2945883a 	add	r2,r5,r5
    afc4:	1085883a 	add	r2,r2,r2
    afc8:	1405883a 	add	r2,r2,r16
    afcc:	113fff17 	ldw	r4,-4(r2)
    afd0:	30fef384 	addi	r3,r6,-1074
    afd4:	2820917a 	slli	r16,r5,5
    afd8:	b0c00015 	stw	r3,0(r22)
    afdc:	000a86c0 	call	a86c <__hi0bits>
    afe0:	80a1c83a 	sub	r16,r16,r2
    afe4:	bc000015 	stw	r16,0(r23)
    afe8:	003fe106 	br	af70 <__d2b+0xf0>
    afec:	d8800017 	ldw	r2,0(sp)
    aff0:	90800515 	stw	r2,20(r18)
    aff4:	d8c00117 	ldw	r3,4(sp)
    aff8:	003fd106 	br	af40 <__d2b+0xc0>

0000affc <__mdiff>:
    affc:	defffb04 	addi	sp,sp,-20
    b000:	dc000015 	stw	r16,0(sp)
    b004:	2821883a 	mov	r16,r5
    b008:	dc800215 	stw	r18,8(sp)
    b00c:	300b883a 	mov	r5,r6
    b010:	2025883a 	mov	r18,r4
    b014:	8009883a 	mov	r4,r16
    b018:	dc400115 	stw	r17,4(sp)
    b01c:	dfc00415 	stw	ra,16(sp)
    b020:	dcc00315 	stw	r19,12(sp)
    b024:	3023883a 	mov	r17,r6
    b028:	000a9a00 	call	a9a0 <__mcmp>
    b02c:	10004226 	beq	r2,zero,b138 <__mdiff+0x13c>
    b030:	10005016 	blt	r2,zero,b174 <__mdiff+0x178>
    b034:	0027883a 	mov	r19,zero
    b038:	81400117 	ldw	r5,4(r16)
    b03c:	9009883a 	mov	r4,r18
    b040:	000adc40 	call	adc4 <_Balloc>
    b044:	1019883a 	mov	r12,r2
    b048:	82800417 	ldw	r10,16(r16)
    b04c:	88800417 	ldw	r2,16(r17)
    b050:	81800504 	addi	r6,r16,20
    b054:	5287883a 	add	r3,r10,r10
    b058:	1085883a 	add	r2,r2,r2
    b05c:	18c7883a 	add	r3,r3,r3
    b060:	1085883a 	add	r2,r2,r2
    b064:	8a000504 	addi	r8,r17,20
    b068:	64c00315 	stw	r19,12(r12)
    b06c:	30db883a 	add	r13,r6,r3
    b070:	4097883a 	add	r11,r8,r2
    b074:	61c00504 	addi	r7,r12,20
    b078:	0013883a 	mov	r9,zero
    b07c:	31000017 	ldw	r4,0(r6)
    b080:	41400017 	ldw	r5,0(r8)
    b084:	42000104 	addi	r8,r8,4
    b088:	20bfffcc 	andi	r2,r4,65535
    b08c:	28ffffcc 	andi	r3,r5,65535
    b090:	10c5c83a 	sub	r2,r2,r3
    b094:	1245883a 	add	r2,r2,r9
    b098:	2008d43a 	srli	r4,r4,16
    b09c:	280ad43a 	srli	r5,r5,16
    b0a0:	1007d43a 	srai	r3,r2,16
    b0a4:	3880000d 	sth	r2,0(r7)
    b0a8:	2149c83a 	sub	r4,r4,r5
    b0ac:	20c9883a 	add	r4,r4,r3
    b0b0:	3900008d 	sth	r4,2(r7)
    b0b4:	31800104 	addi	r6,r6,4
    b0b8:	39c00104 	addi	r7,r7,4
    b0bc:	2013d43a 	srai	r9,r4,16
    b0c0:	42ffee36 	bltu	r8,r11,b07c <__mdiff+0x80>
    b0c4:	33400c2e 	bgeu	r6,r13,b0f8 <__mdiff+0xfc>
    b0c8:	30800017 	ldw	r2,0(r6)
    b0cc:	31800104 	addi	r6,r6,4
    b0d0:	10ffffcc 	andi	r3,r2,65535
    b0d4:	1a47883a 	add	r3,r3,r9
    b0d8:	1004d43a 	srli	r2,r2,16
    b0dc:	1809d43a 	srai	r4,r3,16
    b0e0:	38c0000d 	sth	r3,0(r7)
    b0e4:	1105883a 	add	r2,r2,r4
    b0e8:	3880008d 	sth	r2,2(r7)
    b0ec:	1013d43a 	srai	r9,r2,16
    b0f0:	39c00104 	addi	r7,r7,4
    b0f4:	337ff436 	bltu	r6,r13,b0c8 <__mdiff+0xcc>
    b0f8:	38bfff17 	ldw	r2,-4(r7)
    b0fc:	38ffff04 	addi	r3,r7,-4
    b100:	1000041e 	bne	r2,zero,b114 <__mdiff+0x118>
    b104:	18ffff04 	addi	r3,r3,-4
    b108:	18800017 	ldw	r2,0(r3)
    b10c:	52bfffc4 	addi	r10,r10,-1
    b110:	103ffc26 	beq	r2,zero,b104 <__mdiff+0x108>
    b114:	6005883a 	mov	r2,r12
    b118:	62800415 	stw	r10,16(r12)
    b11c:	dfc00417 	ldw	ra,16(sp)
    b120:	dcc00317 	ldw	r19,12(sp)
    b124:	dc800217 	ldw	r18,8(sp)
    b128:	dc400117 	ldw	r17,4(sp)
    b12c:	dc000017 	ldw	r16,0(sp)
    b130:	dec00504 	addi	sp,sp,20
    b134:	f800283a 	ret
    b138:	9009883a 	mov	r4,r18
    b13c:	000b883a 	mov	r5,zero
    b140:	000adc40 	call	adc4 <_Balloc>
    b144:	1019883a 	mov	r12,r2
    b148:	00800044 	movi	r2,1
    b14c:	60800415 	stw	r2,16(r12)
    b150:	6005883a 	mov	r2,r12
    b154:	60000515 	stw	zero,20(r12)
    b158:	dfc00417 	ldw	ra,16(sp)
    b15c:	dcc00317 	ldw	r19,12(sp)
    b160:	dc800217 	ldw	r18,8(sp)
    b164:	dc400117 	ldw	r17,4(sp)
    b168:	dc000017 	ldw	r16,0(sp)
    b16c:	dec00504 	addi	sp,sp,20
    b170:	f800283a 	ret
    b174:	880d883a 	mov	r6,r17
    b178:	04c00044 	movi	r19,1
    b17c:	8023883a 	mov	r17,r16
    b180:	3021883a 	mov	r16,r6
    b184:	003fac06 	br	b038 <__mdiff+0x3c>

0000b188 <__lshift>:
    b188:	defff904 	addi	sp,sp,-28
    b18c:	28800417 	ldw	r2,16(r5)
    b190:	dc000015 	stw	r16,0(sp)
    b194:	3021d17a 	srai	r16,r6,5
    b198:	28c00217 	ldw	r3,8(r5)
    b19c:	10800044 	addi	r2,r2,1
    b1a0:	dc400115 	stw	r17,4(sp)
    b1a4:	80a3883a 	add	r17,r16,r2
    b1a8:	dd400515 	stw	r21,20(sp)
    b1ac:	dd000415 	stw	r20,16(sp)
    b1b0:	dc800215 	stw	r18,8(sp)
    b1b4:	dfc00615 	stw	ra,24(sp)
    b1b8:	2825883a 	mov	r18,r5
    b1bc:	dcc00315 	stw	r19,12(sp)
    b1c0:	3029883a 	mov	r20,r6
    b1c4:	202b883a 	mov	r21,r4
    b1c8:	29400117 	ldw	r5,4(r5)
    b1cc:	1c40030e 	bge	r3,r17,b1dc <__lshift+0x54>
    b1d0:	18c7883a 	add	r3,r3,r3
    b1d4:	29400044 	addi	r5,r5,1
    b1d8:	1c7ffd16 	blt	r3,r17,b1d0 <__lshift+0x48>
    b1dc:	a809883a 	mov	r4,r21
    b1e0:	000adc40 	call	adc4 <_Balloc>
    b1e4:	1027883a 	mov	r19,r2
    b1e8:	11400504 	addi	r5,r2,20
    b1ec:	0400090e 	bge	zero,r16,b214 <__lshift+0x8c>
    b1f0:	2805883a 	mov	r2,r5
    b1f4:	0007883a 	mov	r3,zero
    b1f8:	18c00044 	addi	r3,r3,1
    b1fc:	10000015 	stw	zero,0(r2)
    b200:	10800104 	addi	r2,r2,4
    b204:	80fffc1e 	bne	r16,r3,b1f8 <__lshift+0x70>
    b208:	8405883a 	add	r2,r16,r16
    b20c:	1085883a 	add	r2,r2,r2
    b210:	288b883a 	add	r5,r5,r2
    b214:	90800417 	ldw	r2,16(r18)
    b218:	91000504 	addi	r4,r18,20
    b21c:	a18007cc 	andi	r6,r20,31
    b220:	1085883a 	add	r2,r2,r2
    b224:	1085883a 	add	r2,r2,r2
    b228:	208f883a 	add	r7,r4,r2
    b22c:	30001e26 	beq	r6,zero,b2a8 <__lshift+0x120>
    b230:	00800804 	movi	r2,32
    b234:	1191c83a 	sub	r8,r2,r6
    b238:	0007883a 	mov	r3,zero
    b23c:	20800017 	ldw	r2,0(r4)
    b240:	1184983a 	sll	r2,r2,r6
    b244:	1884b03a 	or	r2,r3,r2
    b248:	28800015 	stw	r2,0(r5)
    b24c:	20c00017 	ldw	r3,0(r4)
    b250:	21000104 	addi	r4,r4,4
    b254:	29400104 	addi	r5,r5,4
    b258:	1a06d83a 	srl	r3,r3,r8
    b25c:	21fff736 	bltu	r4,r7,b23c <__lshift+0xb4>
    b260:	28c00015 	stw	r3,0(r5)
    b264:	18000126 	beq	r3,zero,b26c <__lshift+0xe4>
    b268:	8c400044 	addi	r17,r17,1
    b26c:	88bfffc4 	addi	r2,r17,-1
    b270:	98800415 	stw	r2,16(r19)
    b274:	a809883a 	mov	r4,r21
    b278:	900b883a 	mov	r5,r18
    b27c:	000a8440 	call	a844 <_Bfree>
    b280:	9805883a 	mov	r2,r19
    b284:	dfc00617 	ldw	ra,24(sp)
    b288:	dd400517 	ldw	r21,20(sp)
    b28c:	dd000417 	ldw	r20,16(sp)
    b290:	dcc00317 	ldw	r19,12(sp)
    b294:	dc800217 	ldw	r18,8(sp)
    b298:	dc400117 	ldw	r17,4(sp)
    b29c:	dc000017 	ldw	r16,0(sp)
    b2a0:	dec00704 	addi	sp,sp,28
    b2a4:	f800283a 	ret
    b2a8:	20800017 	ldw	r2,0(r4)
    b2ac:	21000104 	addi	r4,r4,4
    b2b0:	28800015 	stw	r2,0(r5)
    b2b4:	29400104 	addi	r5,r5,4
    b2b8:	21ffec2e 	bgeu	r4,r7,b26c <__lshift+0xe4>
    b2bc:	20800017 	ldw	r2,0(r4)
    b2c0:	21000104 	addi	r4,r4,4
    b2c4:	28800015 	stw	r2,0(r5)
    b2c8:	29400104 	addi	r5,r5,4
    b2cc:	21fff636 	bltu	r4,r7,b2a8 <__lshift+0x120>
    b2d0:	003fe606 	br	b26c <__lshift+0xe4>

0000b2d4 <__multiply>:
    b2d4:	defff904 	addi	sp,sp,-28
    b2d8:	dcc00315 	stw	r19,12(sp)
    b2dc:	dc800215 	stw	r18,8(sp)
    b2e0:	2cc00417 	ldw	r19,16(r5)
    b2e4:	34800417 	ldw	r18,16(r6)
    b2e8:	dd000415 	stw	r20,16(sp)
    b2ec:	dc400115 	stw	r17,4(sp)
    b2f0:	dfc00615 	stw	ra,24(sp)
    b2f4:	dd400515 	stw	r21,20(sp)
    b2f8:	dc000015 	stw	r16,0(sp)
    b2fc:	2823883a 	mov	r17,r5
    b300:	3029883a 	mov	r20,r6
    b304:	9c80040e 	bge	r19,r18,b318 <__multiply+0x44>
    b308:	9027883a 	mov	r19,r18
    b30c:	2c800417 	ldw	r18,16(r5)
    b310:	2829883a 	mov	r20,r5
    b314:	3023883a 	mov	r17,r6
    b318:	88800217 	ldw	r2,8(r17)
    b31c:	9ca1883a 	add	r16,r19,r18
    b320:	89400117 	ldw	r5,4(r17)
    b324:	1400010e 	bge	r2,r16,b32c <__multiply+0x58>
    b328:	29400044 	addi	r5,r5,1
    b32c:	000adc40 	call	adc4 <_Balloc>
    b330:	102b883a 	mov	r21,r2
    b334:	8405883a 	add	r2,r16,r16
    b338:	1085883a 	add	r2,r2,r2
    b33c:	a9000504 	addi	r4,r21,20
    b340:	209d883a 	add	r14,r4,r2
    b344:	2380042e 	bgeu	r4,r14,b358 <__multiply+0x84>
    b348:	2005883a 	mov	r2,r4
    b34c:	10000015 	stw	zero,0(r2)
    b350:	10800104 	addi	r2,r2,4
    b354:	13bffd36 	bltu	r2,r14,b34c <__multiply+0x78>
    b358:	9485883a 	add	r2,r18,r18
    b35c:	9cc7883a 	add	r3,r19,r19
    b360:	a1800504 	addi	r6,r20,20
    b364:	1085883a 	add	r2,r2,r2
    b368:	8b400504 	addi	r13,r17,20
    b36c:	18c7883a 	add	r3,r3,r3
    b370:	309f883a 	add	r15,r6,r2
    b374:	68d7883a 	add	r11,r13,r3
    b378:	33c03b2e 	bgeu	r6,r15,b468 <__multiply+0x194>
    b37c:	2019883a 	mov	r12,r4
    b380:	30800017 	ldw	r2,0(r6)
    b384:	127fffcc 	andi	r9,r2,65535
    b388:	48001826 	beq	r9,zero,b3ec <__multiply+0x118>
    b38c:	6811883a 	mov	r8,r13
    b390:	600f883a 	mov	r7,r12
    b394:	0015883a 	mov	r10,zero
    b398:	40c00017 	ldw	r3,0(r8)
    b39c:	39400017 	ldw	r5,0(r7)
    b3a0:	42000104 	addi	r8,r8,4
    b3a4:	193fffcc 	andi	r4,r3,65535
    b3a8:	4909383a 	mul	r4,r9,r4
    b3ac:	1806d43a 	srli	r3,r3,16
    b3b0:	28bfffcc 	andi	r2,r5,65535
    b3b4:	5085883a 	add	r2,r10,r2
    b3b8:	2089883a 	add	r4,r4,r2
    b3bc:	48c7383a 	mul	r3,r9,r3
    b3c0:	280ad43a 	srli	r5,r5,16
    b3c4:	2004d43a 	srli	r2,r4,16
    b3c8:	3900000d 	sth	r4,0(r7)
    b3cc:	1947883a 	add	r3,r3,r5
    b3d0:	10c5883a 	add	r2,r2,r3
    b3d4:	3880008d 	sth	r2,2(r7)
    b3d8:	1014d43a 	srli	r10,r2,16
    b3dc:	39c00104 	addi	r7,r7,4
    b3e0:	42ffed36 	bltu	r8,r11,b398 <__multiply+0xc4>
    b3e4:	3a800015 	stw	r10,0(r7)
    b3e8:	30800017 	ldw	r2,0(r6)
    b3ec:	1012d43a 	srli	r9,r2,16
    b3f0:	48001926 	beq	r9,zero,b458 <__multiply+0x184>
    b3f4:	60800017 	ldw	r2,0(r12)
    b3f8:	6811883a 	mov	r8,r13
    b3fc:	600f883a 	mov	r7,r12
    b400:	0015883a 	mov	r10,zero
    b404:	100b883a 	mov	r5,r2
    b408:	41000017 	ldw	r4,0(r8)
    b40c:	2806d43a 	srli	r3,r5,16
    b410:	3880000d 	sth	r2,0(r7)
    b414:	20bfffcc 	andi	r2,r4,65535
    b418:	4885383a 	mul	r2,r9,r2
    b41c:	50c7883a 	add	r3,r10,r3
    b420:	2008d43a 	srli	r4,r4,16
    b424:	10c5883a 	add	r2,r2,r3
    b428:	3880008d 	sth	r2,2(r7)
    b42c:	39c00104 	addi	r7,r7,4
    b430:	39400017 	ldw	r5,0(r7)
    b434:	4909383a 	mul	r4,r9,r4
    b438:	1004d43a 	srli	r2,r2,16
    b43c:	28ffffcc 	andi	r3,r5,65535
    b440:	20c9883a 	add	r4,r4,r3
    b444:	1105883a 	add	r2,r2,r4
    b448:	42000104 	addi	r8,r8,4
    b44c:	1014d43a 	srli	r10,r2,16
    b450:	42ffed36 	bltu	r8,r11,b408 <__multiply+0x134>
    b454:	38800015 	stw	r2,0(r7)
    b458:	31800104 	addi	r6,r6,4
    b45c:	33c0022e 	bgeu	r6,r15,b468 <__multiply+0x194>
    b460:	63000104 	addi	r12,r12,4
    b464:	003fc606 	br	b380 <__multiply+0xac>
    b468:	0400090e 	bge	zero,r16,b490 <__multiply+0x1bc>
    b46c:	70bfff17 	ldw	r2,-4(r14)
    b470:	70ffff04 	addi	r3,r14,-4
    b474:	10000326 	beq	r2,zero,b484 <__multiply+0x1b0>
    b478:	00000506 	br	b490 <__multiply+0x1bc>
    b47c:	18800017 	ldw	r2,0(r3)
    b480:	1000031e 	bne	r2,zero,b490 <__multiply+0x1bc>
    b484:	843fffc4 	addi	r16,r16,-1
    b488:	18ffff04 	addi	r3,r3,-4
    b48c:	803ffb1e 	bne	r16,zero,b47c <__multiply+0x1a8>
    b490:	a805883a 	mov	r2,r21
    b494:	ac000415 	stw	r16,16(r21)
    b498:	dfc00617 	ldw	ra,24(sp)
    b49c:	dd400517 	ldw	r21,20(sp)
    b4a0:	dd000417 	ldw	r20,16(sp)
    b4a4:	dcc00317 	ldw	r19,12(sp)
    b4a8:	dc800217 	ldw	r18,8(sp)
    b4ac:	dc400117 	ldw	r17,4(sp)
    b4b0:	dc000017 	ldw	r16,0(sp)
    b4b4:	dec00704 	addi	sp,sp,28
    b4b8:	f800283a 	ret

0000b4bc <__i2b>:
    b4bc:	defffd04 	addi	sp,sp,-12
    b4c0:	dc000015 	stw	r16,0(sp)
    b4c4:	04000044 	movi	r16,1
    b4c8:	dc800115 	stw	r18,4(sp)
    b4cc:	2825883a 	mov	r18,r5
    b4d0:	800b883a 	mov	r5,r16
    b4d4:	dfc00215 	stw	ra,8(sp)
    b4d8:	000adc40 	call	adc4 <_Balloc>
    b4dc:	14000415 	stw	r16,16(r2)
    b4e0:	14800515 	stw	r18,20(r2)
    b4e4:	dfc00217 	ldw	ra,8(sp)
    b4e8:	dc800117 	ldw	r18,4(sp)
    b4ec:	dc000017 	ldw	r16,0(sp)
    b4f0:	dec00304 	addi	sp,sp,12
    b4f4:	f800283a 	ret

0000b4f8 <__multadd>:
    b4f8:	defffa04 	addi	sp,sp,-24
    b4fc:	dc800215 	stw	r18,8(sp)
    b500:	2c800417 	ldw	r18,16(r5)
    b504:	dd000415 	stw	r20,16(sp)
    b508:	dcc00315 	stw	r19,12(sp)
    b50c:	dc000015 	stw	r16,0(sp)
    b510:	dfc00515 	stw	ra,20(sp)
    b514:	3821883a 	mov	r16,r7
    b518:	dc400115 	stw	r17,4(sp)
    b51c:	2827883a 	mov	r19,r5
    b520:	2029883a 	mov	r20,r4
    b524:	2a000504 	addi	r8,r5,20
    b528:	000f883a 	mov	r7,zero
    b52c:	40800017 	ldw	r2,0(r8)
    b530:	39c00044 	addi	r7,r7,1
    b534:	10ffffcc 	andi	r3,r2,65535
    b538:	1987383a 	mul	r3,r3,r6
    b53c:	1004d43a 	srli	r2,r2,16
    b540:	1c07883a 	add	r3,r3,r16
    b544:	180ad43a 	srli	r5,r3,16
    b548:	1185383a 	mul	r2,r2,r6
    b54c:	18ffffcc 	andi	r3,r3,65535
    b550:	1145883a 	add	r2,r2,r5
    b554:	1008943a 	slli	r4,r2,16
    b558:	1020d43a 	srli	r16,r2,16
    b55c:	20c9883a 	add	r4,r4,r3
    b560:	41000015 	stw	r4,0(r8)
    b564:	42000104 	addi	r8,r8,4
    b568:	3cbff016 	blt	r7,r18,b52c <__multadd+0x34>
    b56c:	80000826 	beq	r16,zero,b590 <__multadd+0x98>
    b570:	98800217 	ldw	r2,8(r19)
    b574:	90800f0e 	bge	r18,r2,b5b4 <__multadd+0xbc>
    b578:	9485883a 	add	r2,r18,r18
    b57c:	1085883a 	add	r2,r2,r2
    b580:	14c5883a 	add	r2,r2,r19
    b584:	90c00044 	addi	r3,r18,1
    b588:	14000515 	stw	r16,20(r2)
    b58c:	98c00415 	stw	r3,16(r19)
    b590:	9805883a 	mov	r2,r19
    b594:	dfc00517 	ldw	ra,20(sp)
    b598:	dd000417 	ldw	r20,16(sp)
    b59c:	dcc00317 	ldw	r19,12(sp)
    b5a0:	dc800217 	ldw	r18,8(sp)
    b5a4:	dc400117 	ldw	r17,4(sp)
    b5a8:	dc000017 	ldw	r16,0(sp)
    b5ac:	dec00604 	addi	sp,sp,24
    b5b0:	f800283a 	ret
    b5b4:	99400117 	ldw	r5,4(r19)
    b5b8:	a009883a 	mov	r4,r20
    b5bc:	29400044 	addi	r5,r5,1
    b5c0:	000adc40 	call	adc4 <_Balloc>
    b5c4:	99800417 	ldw	r6,16(r19)
    b5c8:	99400304 	addi	r5,r19,12
    b5cc:	11000304 	addi	r4,r2,12
    b5d0:	318d883a 	add	r6,r6,r6
    b5d4:	318d883a 	add	r6,r6,r6
    b5d8:	31800204 	addi	r6,r6,8
    b5dc:	1023883a 	mov	r17,r2
    b5e0:	00052940 	call	5294 <memcpy>
    b5e4:	980b883a 	mov	r5,r19
    b5e8:	a009883a 	mov	r4,r20
    b5ec:	000a8440 	call	a844 <_Bfree>
    b5f0:	8827883a 	mov	r19,r17
    b5f4:	003fe006 	br	b578 <__multadd+0x80>

0000b5f8 <__pow5mult>:
    b5f8:	defffa04 	addi	sp,sp,-24
    b5fc:	308000cc 	andi	r2,r6,3
    b600:	dd000415 	stw	r20,16(sp)
    b604:	dcc00315 	stw	r19,12(sp)
    b608:	dc000015 	stw	r16,0(sp)
    b60c:	dfc00515 	stw	ra,20(sp)
    b610:	dc800215 	stw	r18,8(sp)
    b614:	dc400115 	stw	r17,4(sp)
    b618:	3021883a 	mov	r16,r6
    b61c:	2027883a 	mov	r19,r4
    b620:	2829883a 	mov	r20,r5
    b624:	10002b1e 	bne	r2,zero,b6d4 <__pow5mult+0xdc>
    b628:	8025d0ba 	srai	r18,r16,2
    b62c:	90001b26 	beq	r18,zero,b69c <__pow5mult+0xa4>
    b630:	9c001217 	ldw	r16,72(r19)
    b634:	8000081e 	bne	r16,zero,b658 <__pow5mult+0x60>
    b638:	00003006 	br	b6fc <__pow5mult+0x104>
    b63c:	800b883a 	mov	r5,r16
    b640:	800d883a 	mov	r6,r16
    b644:	9809883a 	mov	r4,r19
    b648:	90001426 	beq	r18,zero,b69c <__pow5mult+0xa4>
    b64c:	80800017 	ldw	r2,0(r16)
    b650:	10001b26 	beq	r2,zero,b6c0 <__pow5mult+0xc8>
    b654:	1021883a 	mov	r16,r2
    b658:	9080004c 	andi	r2,r18,1
    b65c:	1005003a 	cmpeq	r2,r2,zero
    b660:	9025d07a 	srai	r18,r18,1
    b664:	800d883a 	mov	r6,r16
    b668:	9809883a 	mov	r4,r19
    b66c:	a00b883a 	mov	r5,r20
    b670:	103ff21e 	bne	r2,zero,b63c <__pow5mult+0x44>
    b674:	000b2d40 	call	b2d4 <__multiply>
    b678:	a00b883a 	mov	r5,r20
    b67c:	9809883a 	mov	r4,r19
    b680:	1023883a 	mov	r17,r2
    b684:	000a8440 	call	a844 <_Bfree>
    b688:	8829883a 	mov	r20,r17
    b68c:	800b883a 	mov	r5,r16
    b690:	800d883a 	mov	r6,r16
    b694:	9809883a 	mov	r4,r19
    b698:	903fec1e 	bne	r18,zero,b64c <__pow5mult+0x54>
    b69c:	a005883a 	mov	r2,r20
    b6a0:	dfc00517 	ldw	ra,20(sp)
    b6a4:	dd000417 	ldw	r20,16(sp)
    b6a8:	dcc00317 	ldw	r19,12(sp)
    b6ac:	dc800217 	ldw	r18,8(sp)
    b6b0:	dc400117 	ldw	r17,4(sp)
    b6b4:	dc000017 	ldw	r16,0(sp)
    b6b8:	dec00604 	addi	sp,sp,24
    b6bc:	f800283a 	ret
    b6c0:	000b2d40 	call	b2d4 <__multiply>
    b6c4:	80800015 	stw	r2,0(r16)
    b6c8:	1021883a 	mov	r16,r2
    b6cc:	10000015 	stw	zero,0(r2)
    b6d0:	003fe106 	br	b658 <__pow5mult+0x60>
    b6d4:	1085883a 	add	r2,r2,r2
    b6d8:	00c20034 	movhi	r3,2048
    b6dc:	18c09604 	addi	r3,r3,600
    b6e0:	1085883a 	add	r2,r2,r2
    b6e4:	10c5883a 	add	r2,r2,r3
    b6e8:	11bfff17 	ldw	r6,-4(r2)
    b6ec:	000f883a 	mov	r7,zero
    b6f0:	000b4f80 	call	b4f8 <__multadd>
    b6f4:	1029883a 	mov	r20,r2
    b6f8:	003fcb06 	br	b628 <__pow5mult+0x30>
    b6fc:	9809883a 	mov	r4,r19
    b700:	01409c44 	movi	r5,625
    b704:	000b4bc0 	call	b4bc <__i2b>
    b708:	98801215 	stw	r2,72(r19)
    b70c:	1021883a 	mov	r16,r2
    b710:	10000015 	stw	zero,0(r2)
    b714:	003fd006 	br	b658 <__pow5mult+0x60>

0000b718 <__s2b>:
    b718:	defff904 	addi	sp,sp,-28
    b71c:	dcc00315 	stw	r19,12(sp)
    b720:	dc800215 	stw	r18,8(sp)
    b724:	2827883a 	mov	r19,r5
    b728:	2025883a 	mov	r18,r4
    b72c:	01400244 	movi	r5,9
    b730:	39000204 	addi	r4,r7,8
    b734:	dd000415 	stw	r20,16(sp)
    b738:	dc400115 	stw	r17,4(sp)
    b73c:	dfc00615 	stw	ra,24(sp)
    b740:	dd400515 	stw	r21,20(sp)
    b744:	dc000015 	stw	r16,0(sp)
    b748:	3829883a 	mov	r20,r7
    b74c:	3023883a 	mov	r17,r6
    b750:	000e2dc0 	call	e2dc <__divsi3>
    b754:	00c00044 	movi	r3,1
    b758:	1880350e 	bge	r3,r2,b830 <__s2b+0x118>
    b75c:	000b883a 	mov	r5,zero
    b760:	18c7883a 	add	r3,r3,r3
    b764:	29400044 	addi	r5,r5,1
    b768:	18bffd16 	blt	r3,r2,b760 <__s2b+0x48>
    b76c:	9009883a 	mov	r4,r18
    b770:	000adc40 	call	adc4 <_Balloc>
    b774:	1011883a 	mov	r8,r2
    b778:	d8800717 	ldw	r2,28(sp)
    b77c:	00c00044 	movi	r3,1
    b780:	01800244 	movi	r6,9
    b784:	40800515 	stw	r2,20(r8)
    b788:	40c00415 	stw	r3,16(r8)
    b78c:	3440260e 	bge	r6,r17,b828 <__s2b+0x110>
    b790:	3021883a 	mov	r16,r6
    b794:	99ab883a 	add	r21,r19,r6
    b798:	9c05883a 	add	r2,r19,r16
    b79c:	11c00007 	ldb	r7,0(r2)
    b7a0:	400b883a 	mov	r5,r8
    b7a4:	9009883a 	mov	r4,r18
    b7a8:	39fff404 	addi	r7,r7,-48
    b7ac:	01800284 	movi	r6,10
    b7b0:	000b4f80 	call	b4f8 <__multadd>
    b7b4:	84000044 	addi	r16,r16,1
    b7b8:	1011883a 	mov	r8,r2
    b7bc:	8c3ff61e 	bne	r17,r16,b798 <__s2b+0x80>
    b7c0:	ac45883a 	add	r2,r21,r17
    b7c4:	117ffe04 	addi	r5,r2,-8
    b7c8:	880d883a 	mov	r6,r17
    b7cc:	35000c0e 	bge	r6,r20,b800 <__s2b+0xe8>
    b7d0:	a185c83a 	sub	r2,r20,r6
    b7d4:	2821883a 	mov	r16,r5
    b7d8:	28a3883a 	add	r17,r5,r2
    b7dc:	81c00007 	ldb	r7,0(r16)
    b7e0:	400b883a 	mov	r5,r8
    b7e4:	9009883a 	mov	r4,r18
    b7e8:	39fff404 	addi	r7,r7,-48
    b7ec:	01800284 	movi	r6,10
    b7f0:	000b4f80 	call	b4f8 <__multadd>
    b7f4:	84000044 	addi	r16,r16,1
    b7f8:	1011883a 	mov	r8,r2
    b7fc:	847ff71e 	bne	r16,r17,b7dc <__s2b+0xc4>
    b800:	4005883a 	mov	r2,r8
    b804:	dfc00617 	ldw	ra,24(sp)
    b808:	dd400517 	ldw	r21,20(sp)
    b80c:	dd000417 	ldw	r20,16(sp)
    b810:	dcc00317 	ldw	r19,12(sp)
    b814:	dc800217 	ldw	r18,8(sp)
    b818:	dc400117 	ldw	r17,4(sp)
    b81c:	dc000017 	ldw	r16,0(sp)
    b820:	dec00704 	addi	sp,sp,28
    b824:	f800283a 	ret
    b828:	99400284 	addi	r5,r19,10
    b82c:	003fe706 	br	b7cc <__s2b+0xb4>
    b830:	000b883a 	mov	r5,zero
    b834:	003fcd06 	br	b76c <__s2b+0x54>

0000b838 <_realloc_r>:
    b838:	defff404 	addi	sp,sp,-48
    b83c:	dd800815 	stw	r22,32(sp)
    b840:	dc800415 	stw	r18,16(sp)
    b844:	dc400315 	stw	r17,12(sp)
    b848:	dfc00b15 	stw	ra,44(sp)
    b84c:	df000a15 	stw	fp,40(sp)
    b850:	ddc00915 	stw	r23,36(sp)
    b854:	dd400715 	stw	r21,28(sp)
    b858:	dd000615 	stw	r20,24(sp)
    b85c:	dcc00515 	stw	r19,20(sp)
    b860:	dc000215 	stw	r16,8(sp)
    b864:	2825883a 	mov	r18,r5
    b868:	3023883a 	mov	r17,r6
    b86c:	202d883a 	mov	r22,r4
    b870:	2800c926 	beq	r5,zero,bb98 <_realloc_r+0x360>
    b874:	000ef700 	call	ef70 <__malloc_lock>
    b878:	943ffe04 	addi	r16,r18,-8
    b87c:	88c002c4 	addi	r3,r17,11
    b880:	00800584 	movi	r2,22
    b884:	82000117 	ldw	r8,4(r16)
    b888:	10c01b2e 	bgeu	r2,r3,b8f8 <_realloc_r+0xc0>
    b88c:	00bffe04 	movi	r2,-8
    b890:	188e703a 	and	r7,r3,r2
    b894:	3839883a 	mov	fp,r7
    b898:	38001a16 	blt	r7,zero,b904 <_realloc_r+0xcc>
    b89c:	e4401936 	bltu	fp,r17,b904 <_realloc_r+0xcc>
    b8a0:	013fff04 	movi	r4,-4
    b8a4:	4126703a 	and	r19,r8,r4
    b8a8:	99c02616 	blt	r19,r7,b944 <_realloc_r+0x10c>
    b8ac:	802b883a 	mov	r21,r16
    b8b0:	9829883a 	mov	r20,r19
    b8b4:	84000204 	addi	r16,r16,8
    b8b8:	a80f883a 	mov	r7,r21
    b8bc:	a70dc83a 	sub	r6,r20,fp
    b8c0:	008003c4 	movi	r2,15
    b8c4:	1180c136 	bltu	r2,r6,bbcc <_realloc_r+0x394>
    b8c8:	38800117 	ldw	r2,4(r7)
    b8cc:	a549883a 	add	r4,r20,r21
    b8d0:	1080004c 	andi	r2,r2,1
    b8d4:	a084b03a 	or	r2,r20,r2
    b8d8:	38800115 	stw	r2,4(r7)
    b8dc:	20c00117 	ldw	r3,4(r4)
    b8e0:	18c00054 	ori	r3,r3,1
    b8e4:	20c00115 	stw	r3,4(r4)
    b8e8:	b009883a 	mov	r4,r22
    b8ec:	000ef900 	call	ef90 <__malloc_unlock>
    b8f0:	8023883a 	mov	r17,r16
    b8f4:	00000606 	br	b910 <_realloc_r+0xd8>
    b8f8:	01c00404 	movi	r7,16
    b8fc:	3839883a 	mov	fp,r7
    b900:	e47fe72e 	bgeu	fp,r17,b8a0 <_realloc_r+0x68>
    b904:	00800304 	movi	r2,12
    b908:	0023883a 	mov	r17,zero
    b90c:	b0800015 	stw	r2,0(r22)
    b910:	8805883a 	mov	r2,r17
    b914:	dfc00b17 	ldw	ra,44(sp)
    b918:	df000a17 	ldw	fp,40(sp)
    b91c:	ddc00917 	ldw	r23,36(sp)
    b920:	dd800817 	ldw	r22,32(sp)
    b924:	dd400717 	ldw	r21,28(sp)
    b928:	dd000617 	ldw	r20,24(sp)
    b92c:	dcc00517 	ldw	r19,20(sp)
    b930:	dc800417 	ldw	r18,16(sp)
    b934:	dc400317 	ldw	r17,12(sp)
    b938:	dc000217 	ldw	r16,8(sp)
    b93c:	dec00c04 	addi	sp,sp,48
    b940:	f800283a 	ret
    b944:	00820034 	movhi	r2,2048
    b948:	1082bc04 	addi	r2,r2,2800
    b94c:	12400217 	ldw	r9,8(r2)
    b950:	84cd883a 	add	r6,r16,r19
    b954:	802b883a 	mov	r21,r16
    b958:	3240b926 	beq	r6,r9,bc40 <_realloc_r+0x408>
    b95c:	31400117 	ldw	r5,4(r6)
    b960:	00bfff84 	movi	r2,-2
    b964:	2884703a 	and	r2,r5,r2
    b968:	1185883a 	add	r2,r2,r6
    b96c:	10c00117 	ldw	r3,4(r2)
    b970:	18c0004c 	andi	r3,r3,1
    b974:	1807003a 	cmpeq	r3,r3,zero
    b978:	1800a326 	beq	r3,zero,bc08 <_realloc_r+0x3d0>
    b97c:	2908703a 	and	r4,r5,r4
    b980:	9929883a 	add	r20,r19,r4
    b984:	a1c0a30e 	bge	r20,r7,bc14 <_realloc_r+0x3dc>
    b988:	4080004c 	andi	r2,r8,1
    b98c:	1000551e 	bne	r2,zero,bae4 <_realloc_r+0x2ac>
    b990:	80800017 	ldw	r2,0(r16)
    b994:	80afc83a 	sub	r23,r16,r2
    b998:	b8c00117 	ldw	r3,4(r23)
    b99c:	00bfff04 	movi	r2,-4
    b9a0:	1884703a 	and	r2,r3,r2
    b9a4:	30002e26 	beq	r6,zero,ba60 <_realloc_r+0x228>
    b9a8:	3240b926 	beq	r6,r9,bc90 <_realloc_r+0x458>
    b9ac:	98a9883a 	add	r20,r19,r2
    b9b0:	2509883a 	add	r4,r4,r20
    b9b4:	d9000015 	stw	r4,0(sp)
    b9b8:	21c02a16 	blt	r4,r7,ba64 <_realloc_r+0x22c>
    b9bc:	30800317 	ldw	r2,12(r6)
    b9c0:	30c00217 	ldw	r3,8(r6)
    b9c4:	01400904 	movi	r5,36
    b9c8:	99bfff04 	addi	r6,r19,-4
    b9cc:	18800315 	stw	r2,12(r3)
    b9d0:	10c00215 	stw	r3,8(r2)
    b9d4:	b9000317 	ldw	r4,12(r23)
    b9d8:	b8800217 	ldw	r2,8(r23)
    b9dc:	b82b883a 	mov	r21,r23
    b9e0:	bc000204 	addi	r16,r23,8
    b9e4:	20800215 	stw	r2,8(r4)
    b9e8:	11000315 	stw	r4,12(r2)
    b9ec:	2980e436 	bltu	r5,r6,bd80 <_realloc_r+0x548>
    b9f0:	008004c4 	movi	r2,19
    b9f4:	9009883a 	mov	r4,r18
    b9f8:	8011883a 	mov	r8,r16
    b9fc:	11800f2e 	bgeu	r2,r6,ba3c <_realloc_r+0x204>
    ba00:	90800017 	ldw	r2,0(r18)
    ba04:	ba000404 	addi	r8,r23,16
    ba08:	91000204 	addi	r4,r18,8
    ba0c:	b8800215 	stw	r2,8(r23)
    ba10:	90c00117 	ldw	r3,4(r18)
    ba14:	008006c4 	movi	r2,27
    ba18:	b8c00315 	stw	r3,12(r23)
    ba1c:	1180072e 	bgeu	r2,r6,ba3c <_realloc_r+0x204>
    ba20:	90c00217 	ldw	r3,8(r18)
    ba24:	ba000604 	addi	r8,r23,24
    ba28:	91000404 	addi	r4,r18,16
    ba2c:	b8c00415 	stw	r3,16(r23)
    ba30:	90800317 	ldw	r2,12(r18)
    ba34:	b8800515 	stw	r2,20(r23)
    ba38:	3140e726 	beq	r6,r5,bdd8 <_realloc_r+0x5a0>
    ba3c:	20800017 	ldw	r2,0(r4)
    ba40:	dd000017 	ldw	r20,0(sp)
    ba44:	b80f883a 	mov	r7,r23
    ba48:	40800015 	stw	r2,0(r8)
    ba4c:	20c00117 	ldw	r3,4(r4)
    ba50:	40c00115 	stw	r3,4(r8)
    ba54:	20800217 	ldw	r2,8(r4)
    ba58:	40800215 	stw	r2,8(r8)
    ba5c:	003f9706 	br	b8bc <_realloc_r+0x84>
    ba60:	98a9883a 	add	r20,r19,r2
    ba64:	a1c01f16 	blt	r20,r7,bae4 <_realloc_r+0x2ac>
    ba68:	b8c00317 	ldw	r3,12(r23)
    ba6c:	b8800217 	ldw	r2,8(r23)
    ba70:	99bfff04 	addi	r6,r19,-4
    ba74:	01400904 	movi	r5,36
    ba78:	b82b883a 	mov	r21,r23
    ba7c:	18800215 	stw	r2,8(r3)
    ba80:	10c00315 	stw	r3,12(r2)
    ba84:	bc000204 	addi	r16,r23,8
    ba88:	2980c336 	bltu	r5,r6,bd98 <_realloc_r+0x560>
    ba8c:	008004c4 	movi	r2,19
    ba90:	9009883a 	mov	r4,r18
    ba94:	8011883a 	mov	r8,r16
    ba98:	11800f2e 	bgeu	r2,r6,bad8 <_realloc_r+0x2a0>
    ba9c:	90800017 	ldw	r2,0(r18)
    baa0:	ba000404 	addi	r8,r23,16
    baa4:	91000204 	addi	r4,r18,8
    baa8:	b8800215 	stw	r2,8(r23)
    baac:	90c00117 	ldw	r3,4(r18)
    bab0:	008006c4 	movi	r2,27
    bab4:	b8c00315 	stw	r3,12(r23)
    bab8:	1180072e 	bgeu	r2,r6,bad8 <_realloc_r+0x2a0>
    babc:	90c00217 	ldw	r3,8(r18)
    bac0:	ba000604 	addi	r8,r23,24
    bac4:	91000404 	addi	r4,r18,16
    bac8:	b8c00415 	stw	r3,16(r23)
    bacc:	90800317 	ldw	r2,12(r18)
    bad0:	b8800515 	stw	r2,20(r23)
    bad4:	3140c726 	beq	r6,r5,bdf4 <_realloc_r+0x5bc>
    bad8:	20800017 	ldw	r2,0(r4)
    badc:	b80f883a 	mov	r7,r23
    bae0:	003fd906 	br	ba48 <_realloc_r+0x210>
    bae4:	880b883a 	mov	r5,r17
    bae8:	b009883a 	mov	r4,r22
    baec:	0009f400 	call	9f40 <_malloc_r>
    baf0:	1023883a 	mov	r17,r2
    baf4:	10002526 	beq	r2,zero,bb8c <_realloc_r+0x354>
    baf8:	80800117 	ldw	r2,4(r16)
    bafc:	00ffff84 	movi	r3,-2
    bb00:	893ffe04 	addi	r4,r17,-8
    bb04:	10c4703a 	and	r2,r2,r3
    bb08:	8085883a 	add	r2,r16,r2
    bb0c:	20809526 	beq	r4,r2,bd64 <_realloc_r+0x52c>
    bb10:	99bfff04 	addi	r6,r19,-4
    bb14:	01c00904 	movi	r7,36
    bb18:	39804536 	bltu	r7,r6,bc30 <_realloc_r+0x3f8>
    bb1c:	008004c4 	movi	r2,19
    bb20:	9009883a 	mov	r4,r18
    bb24:	880b883a 	mov	r5,r17
    bb28:	11800f2e 	bgeu	r2,r6,bb68 <_realloc_r+0x330>
    bb2c:	90800017 	ldw	r2,0(r18)
    bb30:	89400204 	addi	r5,r17,8
    bb34:	91000204 	addi	r4,r18,8
    bb38:	88800015 	stw	r2,0(r17)
    bb3c:	90c00117 	ldw	r3,4(r18)
    bb40:	008006c4 	movi	r2,27
    bb44:	88c00115 	stw	r3,4(r17)
    bb48:	1180072e 	bgeu	r2,r6,bb68 <_realloc_r+0x330>
    bb4c:	90c00217 	ldw	r3,8(r18)
    bb50:	89400404 	addi	r5,r17,16
    bb54:	91000404 	addi	r4,r18,16
    bb58:	88c00215 	stw	r3,8(r17)
    bb5c:	90800317 	ldw	r2,12(r18)
    bb60:	88800315 	stw	r2,12(r17)
    bb64:	31c09126 	beq	r6,r7,bdac <_realloc_r+0x574>
    bb68:	20800017 	ldw	r2,0(r4)
    bb6c:	28800015 	stw	r2,0(r5)
    bb70:	20c00117 	ldw	r3,4(r4)
    bb74:	28c00115 	stw	r3,4(r5)
    bb78:	20800217 	ldw	r2,8(r4)
    bb7c:	28800215 	stw	r2,8(r5)
    bb80:	900b883a 	mov	r5,r18
    bb84:	b009883a 	mov	r4,r22
    bb88:	00093b80 	call	93b8 <_free_r>
    bb8c:	b009883a 	mov	r4,r22
    bb90:	000ef900 	call	ef90 <__malloc_unlock>
    bb94:	003f5e06 	br	b910 <_realloc_r+0xd8>
    bb98:	300b883a 	mov	r5,r6
    bb9c:	dfc00b17 	ldw	ra,44(sp)
    bba0:	df000a17 	ldw	fp,40(sp)
    bba4:	ddc00917 	ldw	r23,36(sp)
    bba8:	dd800817 	ldw	r22,32(sp)
    bbac:	dd400717 	ldw	r21,28(sp)
    bbb0:	dd000617 	ldw	r20,24(sp)
    bbb4:	dcc00517 	ldw	r19,20(sp)
    bbb8:	dc800417 	ldw	r18,16(sp)
    bbbc:	dc400317 	ldw	r17,12(sp)
    bbc0:	dc000217 	ldw	r16,8(sp)
    bbc4:	dec00c04 	addi	sp,sp,48
    bbc8:	0009f401 	jmpi	9f40 <_malloc_r>
    bbcc:	38800117 	ldw	r2,4(r7)
    bbd0:	e54b883a 	add	r5,fp,r21
    bbd4:	31000054 	ori	r4,r6,1
    bbd8:	1080004c 	andi	r2,r2,1
    bbdc:	1704b03a 	or	r2,r2,fp
    bbe0:	38800115 	stw	r2,4(r7)
    bbe4:	29000115 	stw	r4,4(r5)
    bbe8:	2987883a 	add	r3,r5,r6
    bbec:	18800117 	ldw	r2,4(r3)
    bbf0:	29400204 	addi	r5,r5,8
    bbf4:	b009883a 	mov	r4,r22
    bbf8:	10800054 	ori	r2,r2,1
    bbfc:	18800115 	stw	r2,4(r3)
    bc00:	00093b80 	call	93b8 <_free_r>
    bc04:	003f3806 	br	b8e8 <_realloc_r+0xb0>
    bc08:	000d883a 	mov	r6,zero
    bc0c:	0009883a 	mov	r4,zero
    bc10:	003f5d06 	br	b988 <_realloc_r+0x150>
    bc14:	30c00217 	ldw	r3,8(r6)
    bc18:	30800317 	ldw	r2,12(r6)
    bc1c:	800f883a 	mov	r7,r16
    bc20:	84000204 	addi	r16,r16,8
    bc24:	10c00215 	stw	r3,8(r2)
    bc28:	18800315 	stw	r2,12(r3)
    bc2c:	003f2306 	br	b8bc <_realloc_r+0x84>
    bc30:	8809883a 	mov	r4,r17
    bc34:	900b883a 	mov	r5,r18
    bc38:	000a7640 	call	a764 <memmove>
    bc3c:	003fd006 	br	bb80 <_realloc_r+0x348>
    bc40:	30800117 	ldw	r2,4(r6)
    bc44:	e0c00404 	addi	r3,fp,16
    bc48:	1108703a 	and	r4,r2,r4
    bc4c:	9905883a 	add	r2,r19,r4
    bc50:	10ff4d16 	blt	r2,r3,b988 <_realloc_r+0x150>
    bc54:	1705c83a 	sub	r2,r2,fp
    bc58:	870b883a 	add	r5,r16,fp
    bc5c:	10800054 	ori	r2,r2,1
    bc60:	28800115 	stw	r2,4(r5)
    bc64:	80c00117 	ldw	r3,4(r16)
    bc68:	00820034 	movhi	r2,2048
    bc6c:	1082bc04 	addi	r2,r2,2800
    bc70:	b009883a 	mov	r4,r22
    bc74:	18c0004c 	andi	r3,r3,1
    bc78:	e0c6b03a 	or	r3,fp,r3
    bc7c:	11400215 	stw	r5,8(r2)
    bc80:	80c00115 	stw	r3,4(r16)
    bc84:	000ef900 	call	ef90 <__malloc_unlock>
    bc88:	84400204 	addi	r17,r16,8
    bc8c:	003f2006 	br	b910 <_realloc_r+0xd8>
    bc90:	98a9883a 	add	r20,r19,r2
    bc94:	2509883a 	add	r4,r4,r20
    bc98:	e0800404 	addi	r2,fp,16
    bc9c:	d9000115 	stw	r4,4(sp)
    bca0:	20bf7016 	blt	r4,r2,ba64 <_realloc_r+0x22c>
    bca4:	b8c00317 	ldw	r3,12(r23)
    bca8:	b8800217 	ldw	r2,8(r23)
    bcac:	99bfff04 	addi	r6,r19,-4
    bcb0:	01400904 	movi	r5,36
    bcb4:	18800215 	stw	r2,8(r3)
    bcb8:	10c00315 	stw	r3,12(r2)
    bcbc:	bc400204 	addi	r17,r23,8
    bcc0:	29804136 	bltu	r5,r6,bdc8 <_realloc_r+0x590>
    bcc4:	008004c4 	movi	r2,19
    bcc8:	9009883a 	mov	r4,r18
    bccc:	880f883a 	mov	r7,r17
    bcd0:	11800f2e 	bgeu	r2,r6,bd10 <_realloc_r+0x4d8>
    bcd4:	90800017 	ldw	r2,0(r18)
    bcd8:	b9c00404 	addi	r7,r23,16
    bcdc:	91000204 	addi	r4,r18,8
    bce0:	b8800215 	stw	r2,8(r23)
    bce4:	90c00117 	ldw	r3,4(r18)
    bce8:	008006c4 	movi	r2,27
    bcec:	b8c00315 	stw	r3,12(r23)
    bcf0:	1180072e 	bgeu	r2,r6,bd10 <_realloc_r+0x4d8>
    bcf4:	90c00217 	ldw	r3,8(r18)
    bcf8:	b9c00604 	addi	r7,r23,24
    bcfc:	91000404 	addi	r4,r18,16
    bd00:	b8c00415 	stw	r3,16(r23)
    bd04:	90800317 	ldw	r2,12(r18)
    bd08:	b8800515 	stw	r2,20(r23)
    bd0c:	31404026 	beq	r6,r5,be10 <_realloc_r+0x5d8>
    bd10:	20800017 	ldw	r2,0(r4)
    bd14:	38800015 	stw	r2,0(r7)
    bd18:	20c00117 	ldw	r3,4(r4)
    bd1c:	38c00115 	stw	r3,4(r7)
    bd20:	20800217 	ldw	r2,8(r4)
    bd24:	38800215 	stw	r2,8(r7)
    bd28:	d8c00117 	ldw	r3,4(sp)
    bd2c:	bf0b883a 	add	r5,r23,fp
    bd30:	b009883a 	mov	r4,r22
    bd34:	1f05c83a 	sub	r2,r3,fp
    bd38:	10800054 	ori	r2,r2,1
    bd3c:	28800115 	stw	r2,4(r5)
    bd40:	b8c00117 	ldw	r3,4(r23)
    bd44:	00820034 	movhi	r2,2048
    bd48:	1082bc04 	addi	r2,r2,2800
    bd4c:	11400215 	stw	r5,8(r2)
    bd50:	18c0004c 	andi	r3,r3,1
    bd54:	e0c6b03a 	or	r3,fp,r3
    bd58:	b8c00115 	stw	r3,4(r23)
    bd5c:	000ef900 	call	ef90 <__malloc_unlock>
    bd60:	003eeb06 	br	b910 <_realloc_r+0xd8>
    bd64:	20800117 	ldw	r2,4(r4)
    bd68:	00ffff04 	movi	r3,-4
    bd6c:	800f883a 	mov	r7,r16
    bd70:	10c4703a 	and	r2,r2,r3
    bd74:	98a9883a 	add	r20,r19,r2
    bd78:	84000204 	addi	r16,r16,8
    bd7c:	003ecf06 	br	b8bc <_realloc_r+0x84>
    bd80:	900b883a 	mov	r5,r18
    bd84:	8009883a 	mov	r4,r16
    bd88:	000a7640 	call	a764 <memmove>
    bd8c:	dd000017 	ldw	r20,0(sp)
    bd90:	b80f883a 	mov	r7,r23
    bd94:	003ec906 	br	b8bc <_realloc_r+0x84>
    bd98:	900b883a 	mov	r5,r18
    bd9c:	8009883a 	mov	r4,r16
    bda0:	000a7640 	call	a764 <memmove>
    bda4:	b80f883a 	mov	r7,r23
    bda8:	003ec406 	br	b8bc <_realloc_r+0x84>
    bdac:	90c00417 	ldw	r3,16(r18)
    bdb0:	89400604 	addi	r5,r17,24
    bdb4:	91000604 	addi	r4,r18,24
    bdb8:	88c00415 	stw	r3,16(r17)
    bdbc:	90800517 	ldw	r2,20(r18)
    bdc0:	88800515 	stw	r2,20(r17)
    bdc4:	003f6806 	br	bb68 <_realloc_r+0x330>
    bdc8:	900b883a 	mov	r5,r18
    bdcc:	8809883a 	mov	r4,r17
    bdd0:	000a7640 	call	a764 <memmove>
    bdd4:	003fd406 	br	bd28 <_realloc_r+0x4f0>
    bdd8:	90c00417 	ldw	r3,16(r18)
    bddc:	91000604 	addi	r4,r18,24
    bde0:	ba000804 	addi	r8,r23,32
    bde4:	b8c00615 	stw	r3,24(r23)
    bde8:	90800517 	ldw	r2,20(r18)
    bdec:	b8800715 	stw	r2,28(r23)
    bdf0:	003f1206 	br	ba3c <_realloc_r+0x204>
    bdf4:	90c00417 	ldw	r3,16(r18)
    bdf8:	91000604 	addi	r4,r18,24
    bdfc:	ba000804 	addi	r8,r23,32
    be00:	b8c00615 	stw	r3,24(r23)
    be04:	90800517 	ldw	r2,20(r18)
    be08:	b8800715 	stw	r2,28(r23)
    be0c:	003f3206 	br	bad8 <_realloc_r+0x2a0>
    be10:	90c00417 	ldw	r3,16(r18)
    be14:	91000604 	addi	r4,r18,24
    be18:	b9c00804 	addi	r7,r23,32
    be1c:	b8c00615 	stw	r3,24(r23)
    be20:	90800517 	ldw	r2,20(r18)
    be24:	b8800715 	stw	r2,28(r23)
    be28:	003fb906 	br	bd10 <_realloc_r+0x4d8>

0000be2c <__isinfd>:
    be2c:	200d883a 	mov	r6,r4
    be30:	0109c83a 	sub	r4,zero,r4
    be34:	2188b03a 	or	r4,r4,r6
    be38:	2008d7fa 	srli	r4,r4,31
    be3c:	00a00034 	movhi	r2,32768
    be40:	10bfffc4 	addi	r2,r2,-1
    be44:	1144703a 	and	r2,r2,r5
    be48:	2088b03a 	or	r4,r4,r2
    be4c:	009ffc34 	movhi	r2,32752
    be50:	1105c83a 	sub	r2,r2,r4
    be54:	0087c83a 	sub	r3,zero,r2
    be58:	10c4b03a 	or	r2,r2,r3
    be5c:	1004d7fa 	srli	r2,r2,31
    be60:	00c00044 	movi	r3,1
    be64:	1885c83a 	sub	r2,r3,r2
    be68:	f800283a 	ret

0000be6c <__isnand>:
    be6c:	200d883a 	mov	r6,r4
    be70:	0109c83a 	sub	r4,zero,r4
    be74:	2188b03a 	or	r4,r4,r6
    be78:	2008d7fa 	srli	r4,r4,31
    be7c:	00a00034 	movhi	r2,32768
    be80:	10bfffc4 	addi	r2,r2,-1
    be84:	1144703a 	and	r2,r2,r5
    be88:	2088b03a 	or	r4,r4,r2
    be8c:	009ffc34 	movhi	r2,32752
    be90:	1105c83a 	sub	r2,r2,r4
    be94:	1004d7fa 	srli	r2,r2,31
    be98:	f800283a 	ret

0000be9c <_sbrk_r>:
    be9c:	defffd04 	addi	sp,sp,-12
    bea0:	dc000015 	stw	r16,0(sp)
    bea4:	04020034 	movhi	r16,2048
    bea8:	84095d04 	addi	r16,r16,9588
    beac:	dc400115 	stw	r17,4(sp)
    beb0:	80000015 	stw	zero,0(r16)
    beb4:	2023883a 	mov	r17,r4
    beb8:	2809883a 	mov	r4,r5
    bebc:	dfc00215 	stw	ra,8(sp)
    bec0:	000f1900 	call	f190 <sbrk>
    bec4:	1007883a 	mov	r3,r2
    bec8:	00bfffc4 	movi	r2,-1
    becc:	18800626 	beq	r3,r2,bee8 <_sbrk_r+0x4c>
    bed0:	1805883a 	mov	r2,r3
    bed4:	dfc00217 	ldw	ra,8(sp)
    bed8:	dc400117 	ldw	r17,4(sp)
    bedc:	dc000017 	ldw	r16,0(sp)
    bee0:	dec00304 	addi	sp,sp,12
    bee4:	f800283a 	ret
    bee8:	80800017 	ldw	r2,0(r16)
    beec:	103ff826 	beq	r2,zero,bed0 <_sbrk_r+0x34>
    bef0:	88800015 	stw	r2,0(r17)
    bef4:	1805883a 	mov	r2,r3
    bef8:	dfc00217 	ldw	ra,8(sp)
    befc:	dc400117 	ldw	r17,4(sp)
    bf00:	dc000017 	ldw	r16,0(sp)
    bf04:	dec00304 	addi	sp,sp,12
    bf08:	f800283a 	ret

0000bf0c <__sclose>:
    bf0c:	2940038f 	ldh	r5,14(r5)
    bf10:	000c2401 	jmpi	c240 <_close_r>

0000bf14 <__sseek>:
    bf14:	defffe04 	addi	sp,sp,-8
    bf18:	dc000015 	stw	r16,0(sp)
    bf1c:	2821883a 	mov	r16,r5
    bf20:	2940038f 	ldh	r5,14(r5)
    bf24:	dfc00115 	stw	ra,4(sp)
    bf28:	000c4b80 	call	c4b8 <_lseek_r>
    bf2c:	1007883a 	mov	r3,r2
    bf30:	00bfffc4 	movi	r2,-1
    bf34:	18800926 	beq	r3,r2,bf5c <__sseek+0x48>
    bf38:	8080030b 	ldhu	r2,12(r16)
    bf3c:	80c01415 	stw	r3,80(r16)
    bf40:	10840014 	ori	r2,r2,4096
    bf44:	8080030d 	sth	r2,12(r16)
    bf48:	1805883a 	mov	r2,r3
    bf4c:	dfc00117 	ldw	ra,4(sp)
    bf50:	dc000017 	ldw	r16,0(sp)
    bf54:	dec00204 	addi	sp,sp,8
    bf58:	f800283a 	ret
    bf5c:	8080030b 	ldhu	r2,12(r16)
    bf60:	10bbffcc 	andi	r2,r2,61439
    bf64:	8080030d 	sth	r2,12(r16)
    bf68:	1805883a 	mov	r2,r3
    bf6c:	dfc00117 	ldw	ra,4(sp)
    bf70:	dc000017 	ldw	r16,0(sp)
    bf74:	dec00204 	addi	sp,sp,8
    bf78:	f800283a 	ret

0000bf7c <__swrite>:
    bf7c:	2880030b 	ldhu	r2,12(r5)
    bf80:	defffb04 	addi	sp,sp,-20
    bf84:	dcc00315 	stw	r19,12(sp)
    bf88:	1080400c 	andi	r2,r2,256
    bf8c:	dc800215 	stw	r18,8(sp)
    bf90:	dc400115 	stw	r17,4(sp)
    bf94:	dc000015 	stw	r16,0(sp)
    bf98:	3027883a 	mov	r19,r6
    bf9c:	3825883a 	mov	r18,r7
    bfa0:	dfc00415 	stw	ra,16(sp)
    bfa4:	2821883a 	mov	r16,r5
    bfa8:	000d883a 	mov	r6,zero
    bfac:	01c00084 	movi	r7,2
    bfb0:	2023883a 	mov	r17,r4
    bfb4:	10000226 	beq	r2,zero,bfc0 <__swrite+0x44>
    bfb8:	2940038f 	ldh	r5,14(r5)
    bfbc:	000c4b80 	call	c4b8 <_lseek_r>
    bfc0:	8080030b 	ldhu	r2,12(r16)
    bfc4:	8140038f 	ldh	r5,14(r16)
    bfc8:	8809883a 	mov	r4,r17
    bfcc:	10bbffcc 	andi	r2,r2,61439
    bfd0:	980d883a 	mov	r6,r19
    bfd4:	900f883a 	mov	r7,r18
    bfd8:	8080030d 	sth	r2,12(r16)
    bfdc:	dfc00417 	ldw	ra,16(sp)
    bfe0:	dcc00317 	ldw	r19,12(sp)
    bfe4:	dc800217 	ldw	r18,8(sp)
    bfe8:	dc400117 	ldw	r17,4(sp)
    bfec:	dc000017 	ldw	r16,0(sp)
    bff0:	dec00504 	addi	sp,sp,20
    bff4:	000c1141 	jmpi	c114 <_write_r>

0000bff8 <__sread>:
    bff8:	defffe04 	addi	sp,sp,-8
    bffc:	dc000015 	stw	r16,0(sp)
    c000:	2821883a 	mov	r16,r5
    c004:	2940038f 	ldh	r5,14(r5)
    c008:	dfc00115 	stw	ra,4(sp)
    c00c:	000c5300 	call	c530 <_read_r>
    c010:	1007883a 	mov	r3,r2
    c014:	10000816 	blt	r2,zero,c038 <__sread+0x40>
    c018:	80801417 	ldw	r2,80(r16)
    c01c:	10c5883a 	add	r2,r2,r3
    c020:	80801415 	stw	r2,80(r16)
    c024:	1805883a 	mov	r2,r3
    c028:	dfc00117 	ldw	ra,4(sp)
    c02c:	dc000017 	ldw	r16,0(sp)
    c030:	dec00204 	addi	sp,sp,8
    c034:	f800283a 	ret
    c038:	8080030b 	ldhu	r2,12(r16)
    c03c:	10bbffcc 	andi	r2,r2,61439
    c040:	8080030d 	sth	r2,12(r16)
    c044:	1805883a 	mov	r2,r3
    c048:	dfc00117 	ldw	ra,4(sp)
    c04c:	dc000017 	ldw	r16,0(sp)
    c050:	dec00204 	addi	sp,sp,8
    c054:	f800283a 	ret

0000c058 <strcmp>:
    c058:	2144b03a 	or	r2,r4,r5
    c05c:	108000cc 	andi	r2,r2,3
    c060:	10001d1e 	bne	r2,zero,c0d8 <strcmp+0x80>
    c064:	200f883a 	mov	r7,r4
    c068:	28800017 	ldw	r2,0(r5)
    c06c:	21000017 	ldw	r4,0(r4)
    c070:	280d883a 	mov	r6,r5
    c074:	2080161e 	bne	r4,r2,c0d0 <strcmp+0x78>
    c078:	023fbff4 	movhi	r8,65279
    c07c:	423fbfc4 	addi	r8,r8,-257
    c080:	2207883a 	add	r3,r4,r8
    c084:	01602074 	movhi	r5,32897
    c088:	29602004 	addi	r5,r5,-32640
    c08c:	1946703a 	and	r3,r3,r5
    c090:	0104303a 	nor	r2,zero,r4
    c094:	10c4703a 	and	r2,r2,r3
    c098:	10001c1e 	bne	r2,zero,c10c <strcmp+0xb4>
    c09c:	4013883a 	mov	r9,r8
    c0a0:	2811883a 	mov	r8,r5
    c0a4:	00000106 	br	c0ac <strcmp+0x54>
    c0a8:	1800181e 	bne	r3,zero,c10c <strcmp+0xb4>
    c0ac:	39c00104 	addi	r7,r7,4
    c0b0:	39000017 	ldw	r4,0(r7)
    c0b4:	31800104 	addi	r6,r6,4
    c0b8:	31400017 	ldw	r5,0(r6)
    c0bc:	2245883a 	add	r2,r4,r9
    c0c0:	1204703a 	and	r2,r2,r8
    c0c4:	0106303a 	nor	r3,zero,r4
    c0c8:	1886703a 	and	r3,r3,r2
    c0cc:	217ff626 	beq	r4,r5,c0a8 <strcmp+0x50>
    c0d0:	3809883a 	mov	r4,r7
    c0d4:	300b883a 	mov	r5,r6
    c0d8:	20c00007 	ldb	r3,0(r4)
    c0dc:	1800051e 	bne	r3,zero,c0f4 <strcmp+0x9c>
    c0e0:	00000606 	br	c0fc <strcmp+0xa4>
    c0e4:	21000044 	addi	r4,r4,1
    c0e8:	20c00007 	ldb	r3,0(r4)
    c0ec:	29400044 	addi	r5,r5,1
    c0f0:	18000226 	beq	r3,zero,c0fc <strcmp+0xa4>
    c0f4:	28800007 	ldb	r2,0(r5)
    c0f8:	18bffa26 	beq	r3,r2,c0e4 <strcmp+0x8c>
    c0fc:	20c00003 	ldbu	r3,0(r4)
    c100:	28800003 	ldbu	r2,0(r5)
    c104:	1885c83a 	sub	r2,r3,r2
    c108:	f800283a 	ret
    c10c:	0005883a 	mov	r2,zero
    c110:	f800283a 	ret

0000c114 <_write_r>:
    c114:	defffd04 	addi	sp,sp,-12
    c118:	dc000015 	stw	r16,0(sp)
    c11c:	04020034 	movhi	r16,2048
    c120:	84095d04 	addi	r16,r16,9588
    c124:	dc400115 	stw	r17,4(sp)
    c128:	80000015 	stw	zero,0(r16)
    c12c:	2023883a 	mov	r17,r4
    c130:	2809883a 	mov	r4,r5
    c134:	300b883a 	mov	r5,r6
    c138:	380d883a 	mov	r6,r7
    c13c:	dfc00215 	stw	ra,8(sp)
    c140:	000f27c0 	call	f27c <write>
    c144:	1007883a 	mov	r3,r2
    c148:	00bfffc4 	movi	r2,-1
    c14c:	18800626 	beq	r3,r2,c168 <_write_r+0x54>
    c150:	1805883a 	mov	r2,r3
    c154:	dfc00217 	ldw	ra,8(sp)
    c158:	dc400117 	ldw	r17,4(sp)
    c15c:	dc000017 	ldw	r16,0(sp)
    c160:	dec00304 	addi	sp,sp,12
    c164:	f800283a 	ret
    c168:	80800017 	ldw	r2,0(r16)
    c16c:	103ff826 	beq	r2,zero,c150 <_write_r+0x3c>
    c170:	88800015 	stw	r2,0(r17)
    c174:	1805883a 	mov	r2,r3
    c178:	dfc00217 	ldw	ra,8(sp)
    c17c:	dc400117 	ldw	r17,4(sp)
    c180:	dc000017 	ldw	r16,0(sp)
    c184:	dec00304 	addi	sp,sp,12
    c188:	f800283a 	ret

0000c18c <_calloc_r>:
    c18c:	298b383a 	mul	r5,r5,r6
    c190:	defffe04 	addi	sp,sp,-8
    c194:	dc000015 	stw	r16,0(sp)
    c198:	dfc00115 	stw	ra,4(sp)
    c19c:	0009f400 	call	9f40 <_malloc_r>
    c1a0:	1021883a 	mov	r16,r2
    c1a4:	01c00904 	movi	r7,36
    c1a8:	10000d26 	beq	r2,zero,c1e0 <_calloc_r+0x54>
    c1ac:	10ffff17 	ldw	r3,-4(r2)
    c1b0:	1009883a 	mov	r4,r2
    c1b4:	00bfff04 	movi	r2,-4
    c1b8:	1886703a 	and	r3,r3,r2
    c1bc:	1887883a 	add	r3,r3,r2
    c1c0:	180d883a 	mov	r6,r3
    c1c4:	000b883a 	mov	r5,zero
    c1c8:	38c01736 	bltu	r7,r3,c228 <_calloc_r+0x9c>
    c1cc:	008004c4 	movi	r2,19
    c1d0:	10c00836 	bltu	r2,r3,c1f4 <_calloc_r+0x68>
    c1d4:	20000215 	stw	zero,8(r4)
    c1d8:	20000015 	stw	zero,0(r4)
    c1dc:	20000115 	stw	zero,4(r4)
    c1e0:	8005883a 	mov	r2,r16
    c1e4:	dfc00117 	ldw	ra,4(sp)
    c1e8:	dc000017 	ldw	r16,0(sp)
    c1ec:	dec00204 	addi	sp,sp,8
    c1f0:	f800283a 	ret
    c1f4:	008006c4 	movi	r2,27
    c1f8:	80000015 	stw	zero,0(r16)
    c1fc:	80000115 	stw	zero,4(r16)
    c200:	81000204 	addi	r4,r16,8
    c204:	10fff32e 	bgeu	r2,r3,c1d4 <_calloc_r+0x48>
    c208:	80000215 	stw	zero,8(r16)
    c20c:	80000315 	stw	zero,12(r16)
    c210:	81000404 	addi	r4,r16,16
    c214:	19ffef1e 	bne	r3,r7,c1d4 <_calloc_r+0x48>
    c218:	81000604 	addi	r4,r16,24
    c21c:	80000415 	stw	zero,16(r16)
    c220:	80000515 	stw	zero,20(r16)
    c224:	003feb06 	br	c1d4 <_calloc_r+0x48>
    c228:	00053340 	call	5334 <memset>
    c22c:	8005883a 	mov	r2,r16
    c230:	dfc00117 	ldw	ra,4(sp)
    c234:	dc000017 	ldw	r16,0(sp)
    c238:	dec00204 	addi	sp,sp,8
    c23c:	f800283a 	ret

0000c240 <_close_r>:
    c240:	defffd04 	addi	sp,sp,-12
    c244:	dc000015 	stw	r16,0(sp)
    c248:	04020034 	movhi	r16,2048
    c24c:	84095d04 	addi	r16,r16,9588
    c250:	dc400115 	stw	r17,4(sp)
    c254:	80000015 	stw	zero,0(r16)
    c258:	2023883a 	mov	r17,r4
    c25c:	2809883a 	mov	r4,r5
    c260:	dfc00215 	stw	ra,8(sp)
    c264:	000e9d80 	call	e9d8 <close>
    c268:	1007883a 	mov	r3,r2
    c26c:	00bfffc4 	movi	r2,-1
    c270:	18800626 	beq	r3,r2,c28c <_close_r+0x4c>
    c274:	1805883a 	mov	r2,r3
    c278:	dfc00217 	ldw	ra,8(sp)
    c27c:	dc400117 	ldw	r17,4(sp)
    c280:	dc000017 	ldw	r16,0(sp)
    c284:	dec00304 	addi	sp,sp,12
    c288:	f800283a 	ret
    c28c:	80800017 	ldw	r2,0(r16)
    c290:	103ff826 	beq	r2,zero,c274 <_close_r+0x34>
    c294:	88800015 	stw	r2,0(r17)
    c298:	1805883a 	mov	r2,r3
    c29c:	dfc00217 	ldw	ra,8(sp)
    c2a0:	dc400117 	ldw	r17,4(sp)
    c2a4:	dc000017 	ldw	r16,0(sp)
    c2a8:	dec00304 	addi	sp,sp,12
    c2ac:	f800283a 	ret

0000c2b0 <_fclose_r>:
    c2b0:	defffc04 	addi	sp,sp,-16
    c2b4:	dc400115 	stw	r17,4(sp)
    c2b8:	dc000015 	stw	r16,0(sp)
    c2bc:	dfc00315 	stw	ra,12(sp)
    c2c0:	dc800215 	stw	r18,8(sp)
    c2c4:	2821883a 	mov	r16,r5
    c2c8:	2023883a 	mov	r17,r4
    c2cc:	28002926 	beq	r5,zero,c374 <_fclose_r+0xc4>
    c2d0:	00090240 	call	9024 <__sfp_lock_acquire>
    c2d4:	88000226 	beq	r17,zero,c2e0 <_fclose_r+0x30>
    c2d8:	88800e17 	ldw	r2,56(r17)
    c2dc:	10002d26 	beq	r2,zero,c394 <_fclose_r+0xe4>
    c2e0:	8080030f 	ldh	r2,12(r16)
    c2e4:	10002226 	beq	r2,zero,c370 <_fclose_r+0xc0>
    c2e8:	8809883a 	mov	r4,r17
    c2ec:	800b883a 	mov	r5,r16
    c2f0:	0008d9c0 	call	8d9c <_fflush_r>
    c2f4:	1025883a 	mov	r18,r2
    c2f8:	80800b17 	ldw	r2,44(r16)
    c2fc:	10000426 	beq	r2,zero,c310 <_fclose_r+0x60>
    c300:	81400717 	ldw	r5,28(r16)
    c304:	8809883a 	mov	r4,r17
    c308:	103ee83a 	callr	r2
    c30c:	10002a16 	blt	r2,zero,c3b8 <_fclose_r+0x108>
    c310:	8080030b 	ldhu	r2,12(r16)
    c314:	1080200c 	andi	r2,r2,128
    c318:	1000231e 	bne	r2,zero,c3a8 <_fclose_r+0xf8>
    c31c:	81400c17 	ldw	r5,48(r16)
    c320:	28000526 	beq	r5,zero,c338 <_fclose_r+0x88>
    c324:	80801004 	addi	r2,r16,64
    c328:	28800226 	beq	r5,r2,c334 <_fclose_r+0x84>
    c32c:	8809883a 	mov	r4,r17
    c330:	00093b80 	call	93b8 <_free_r>
    c334:	80000c15 	stw	zero,48(r16)
    c338:	81401117 	ldw	r5,68(r16)
    c33c:	28000326 	beq	r5,zero,c34c <_fclose_r+0x9c>
    c340:	8809883a 	mov	r4,r17
    c344:	00093b80 	call	93b8 <_free_r>
    c348:	80001115 	stw	zero,68(r16)
    c34c:	8000030d 	sth	zero,12(r16)
    c350:	00090280 	call	9028 <__sfp_lock_release>
    c354:	9005883a 	mov	r2,r18
    c358:	dfc00317 	ldw	ra,12(sp)
    c35c:	dc800217 	ldw	r18,8(sp)
    c360:	dc400117 	ldw	r17,4(sp)
    c364:	dc000017 	ldw	r16,0(sp)
    c368:	dec00404 	addi	sp,sp,16
    c36c:	f800283a 	ret
    c370:	00090280 	call	9028 <__sfp_lock_release>
    c374:	0025883a 	mov	r18,zero
    c378:	9005883a 	mov	r2,r18
    c37c:	dfc00317 	ldw	ra,12(sp)
    c380:	dc800217 	ldw	r18,8(sp)
    c384:	dc400117 	ldw	r17,4(sp)
    c388:	dc000017 	ldw	r16,0(sp)
    c38c:	dec00404 	addi	sp,sp,16
    c390:	f800283a 	ret
    c394:	8809883a 	mov	r4,r17
    c398:	00090340 	call	9034 <__sinit>
    c39c:	8080030f 	ldh	r2,12(r16)
    c3a0:	103fd11e 	bne	r2,zero,c2e8 <_fclose_r+0x38>
    c3a4:	003ff206 	br	c370 <_fclose_r+0xc0>
    c3a8:	81400417 	ldw	r5,16(r16)
    c3ac:	8809883a 	mov	r4,r17
    c3b0:	00093b80 	call	93b8 <_free_r>
    c3b4:	003fd906 	br	c31c <_fclose_r+0x6c>
    c3b8:	04bfffc4 	movi	r18,-1
    c3bc:	003fd406 	br	c310 <_fclose_r+0x60>

0000c3c0 <fclose>:
    c3c0:	00820034 	movhi	r2,2048
    c3c4:	10892804 	addi	r2,r2,9376
    c3c8:	200b883a 	mov	r5,r4
    c3cc:	11000017 	ldw	r4,0(r2)
    c3d0:	000c2b01 	jmpi	c2b0 <_fclose_r>

0000c3d4 <_fstat_r>:
    c3d4:	defffd04 	addi	sp,sp,-12
    c3d8:	dc000015 	stw	r16,0(sp)
    c3dc:	04020034 	movhi	r16,2048
    c3e0:	84095d04 	addi	r16,r16,9588
    c3e4:	dc400115 	stw	r17,4(sp)
    c3e8:	80000015 	stw	zero,0(r16)
    c3ec:	2023883a 	mov	r17,r4
    c3f0:	2809883a 	mov	r4,r5
    c3f4:	300b883a 	mov	r5,r6
    c3f8:	dfc00215 	stw	ra,8(sp)
    c3fc:	000eb600 	call	eb60 <fstat>
    c400:	1007883a 	mov	r3,r2
    c404:	00bfffc4 	movi	r2,-1
    c408:	18800626 	beq	r3,r2,c424 <_fstat_r+0x50>
    c40c:	1805883a 	mov	r2,r3
    c410:	dfc00217 	ldw	ra,8(sp)
    c414:	dc400117 	ldw	r17,4(sp)
    c418:	dc000017 	ldw	r16,0(sp)
    c41c:	dec00304 	addi	sp,sp,12
    c420:	f800283a 	ret
    c424:	80800017 	ldw	r2,0(r16)
    c428:	103ff826 	beq	r2,zero,c40c <_fstat_r+0x38>
    c42c:	88800015 	stw	r2,0(r17)
    c430:	1805883a 	mov	r2,r3
    c434:	dfc00217 	ldw	ra,8(sp)
    c438:	dc400117 	ldw	r17,4(sp)
    c43c:	dc000017 	ldw	r16,0(sp)
    c440:	dec00304 	addi	sp,sp,12
    c444:	f800283a 	ret

0000c448 <_isatty_r>:
    c448:	defffd04 	addi	sp,sp,-12
    c44c:	dc000015 	stw	r16,0(sp)
    c450:	04020034 	movhi	r16,2048
    c454:	84095d04 	addi	r16,r16,9588
    c458:	dc400115 	stw	r17,4(sp)
    c45c:	80000015 	stw	zero,0(r16)
    c460:	2023883a 	mov	r17,r4
    c464:	2809883a 	mov	r4,r5
    c468:	dfc00215 	stw	ra,8(sp)
    c46c:	000ec940 	call	ec94 <isatty>
    c470:	1007883a 	mov	r3,r2
    c474:	00bfffc4 	movi	r2,-1
    c478:	18800626 	beq	r3,r2,c494 <_isatty_r+0x4c>
    c47c:	1805883a 	mov	r2,r3
    c480:	dfc00217 	ldw	ra,8(sp)
    c484:	dc400117 	ldw	r17,4(sp)
    c488:	dc000017 	ldw	r16,0(sp)
    c48c:	dec00304 	addi	sp,sp,12
    c490:	f800283a 	ret
    c494:	80800017 	ldw	r2,0(r16)
    c498:	103ff826 	beq	r2,zero,c47c <_isatty_r+0x34>
    c49c:	88800015 	stw	r2,0(r17)
    c4a0:	1805883a 	mov	r2,r3
    c4a4:	dfc00217 	ldw	ra,8(sp)
    c4a8:	dc400117 	ldw	r17,4(sp)
    c4ac:	dc000017 	ldw	r16,0(sp)
    c4b0:	dec00304 	addi	sp,sp,12
    c4b4:	f800283a 	ret

0000c4b8 <_lseek_r>:
    c4b8:	defffd04 	addi	sp,sp,-12
    c4bc:	dc000015 	stw	r16,0(sp)
    c4c0:	04020034 	movhi	r16,2048
    c4c4:	84095d04 	addi	r16,r16,9588
    c4c8:	dc400115 	stw	r17,4(sp)
    c4cc:	80000015 	stw	zero,0(r16)
    c4d0:	2023883a 	mov	r17,r4
    c4d4:	2809883a 	mov	r4,r5
    c4d8:	300b883a 	mov	r5,r6
    c4dc:	380d883a 	mov	r6,r7
    c4e0:	dfc00215 	stw	ra,8(sp)
    c4e4:	000edb40 	call	edb4 <lseek>
    c4e8:	1007883a 	mov	r3,r2
    c4ec:	00bfffc4 	movi	r2,-1
    c4f0:	18800626 	beq	r3,r2,c50c <_lseek_r+0x54>
    c4f4:	1805883a 	mov	r2,r3
    c4f8:	dfc00217 	ldw	ra,8(sp)
    c4fc:	dc400117 	ldw	r17,4(sp)
    c500:	dc000017 	ldw	r16,0(sp)
    c504:	dec00304 	addi	sp,sp,12
    c508:	f800283a 	ret
    c50c:	80800017 	ldw	r2,0(r16)
    c510:	103ff826 	beq	r2,zero,c4f4 <_lseek_r+0x3c>
    c514:	88800015 	stw	r2,0(r17)
    c518:	1805883a 	mov	r2,r3
    c51c:	dfc00217 	ldw	ra,8(sp)
    c520:	dc400117 	ldw	r17,4(sp)
    c524:	dc000017 	ldw	r16,0(sp)
    c528:	dec00304 	addi	sp,sp,12
    c52c:	f800283a 	ret

0000c530 <_read_r>:
    c530:	defffd04 	addi	sp,sp,-12
    c534:	dc000015 	stw	r16,0(sp)
    c538:	04020034 	movhi	r16,2048
    c53c:	84095d04 	addi	r16,r16,9588
    c540:	dc400115 	stw	r17,4(sp)
    c544:	80000015 	stw	zero,0(r16)
    c548:	2023883a 	mov	r17,r4
    c54c:	2809883a 	mov	r4,r5
    c550:	300b883a 	mov	r5,r6
    c554:	380d883a 	mov	r6,r7
    c558:	dfc00215 	stw	ra,8(sp)
    c55c:	000efb00 	call	efb0 <read>
    c560:	1007883a 	mov	r3,r2
    c564:	00bfffc4 	movi	r2,-1
    c568:	18800626 	beq	r3,r2,c584 <_read_r+0x54>
    c56c:	1805883a 	mov	r2,r3
    c570:	dfc00217 	ldw	ra,8(sp)
    c574:	dc400117 	ldw	r17,4(sp)
    c578:	dc000017 	ldw	r16,0(sp)
    c57c:	dec00304 	addi	sp,sp,12
    c580:	f800283a 	ret
    c584:	80800017 	ldw	r2,0(r16)
    c588:	103ff826 	beq	r2,zero,c56c <_read_r+0x3c>
    c58c:	88800015 	stw	r2,0(r17)
    c590:	1805883a 	mov	r2,r3
    c594:	dfc00217 	ldw	ra,8(sp)
    c598:	dc400117 	ldw	r17,4(sp)
    c59c:	dc000017 	ldw	r16,0(sp)
    c5a0:	dec00304 	addi	sp,sp,12
    c5a4:	f800283a 	ret

0000c5a8 <__udivdi3>:
    c5a8:	defff004 	addi	sp,sp,-64
    c5ac:	2005883a 	mov	r2,r4
    c5b0:	3011883a 	mov	r8,r6
    c5b4:	df000e15 	stw	fp,56(sp)
    c5b8:	dd000a15 	stw	r20,40(sp)
    c5bc:	dc000615 	stw	r16,24(sp)
    c5c0:	dfc00f15 	stw	ra,60(sp)
    c5c4:	ddc00d15 	stw	r23,52(sp)
    c5c8:	dd800c15 	stw	r22,48(sp)
    c5cc:	dd400b15 	stw	r21,44(sp)
    c5d0:	dcc00915 	stw	r19,36(sp)
    c5d4:	dc800815 	stw	r18,32(sp)
    c5d8:	dc400715 	stw	r17,28(sp)
    c5dc:	4021883a 	mov	r16,r8
    c5e0:	1039883a 	mov	fp,r2
    c5e4:	2829883a 	mov	r20,r5
    c5e8:	38003b1e 	bne	r7,zero,c6d8 <__udivdi3+0x130>
    c5ec:	2a005c36 	bltu	r5,r8,c760 <__udivdi3+0x1b8>
    c5f0:	4000a626 	beq	r8,zero,c88c <__udivdi3+0x2e4>
    c5f4:	00bfffd4 	movui	r2,65535
    c5f8:	14009e36 	bltu	r2,r16,c874 <__udivdi3+0x2cc>
    c5fc:	00803fc4 	movi	r2,255
    c600:	14013d36 	bltu	r2,r16,caf8 <__udivdi3+0x550>
    c604:	000b883a 	mov	r5,zero
    c608:	0005883a 	mov	r2,zero
    c60c:	8084d83a 	srl	r2,r16,r2
    c610:	01020034 	movhi	r4,2048
    c614:	21009e04 	addi	r4,r4,632
    c618:	01800804 	movi	r6,32
    c61c:	1105883a 	add	r2,r2,r4
    c620:	10c00003 	ldbu	r3,0(r2)
    c624:	28c7883a 	add	r3,r5,r3
    c628:	30edc83a 	sub	r22,r6,r3
    c62c:	b000ee1e 	bne	r22,zero,c9e8 <__udivdi3+0x440>
    c630:	802ad43a 	srli	r21,r16,16
    c634:	00800044 	movi	r2,1
    c638:	a423c83a 	sub	r17,r20,r16
    c63c:	85ffffcc 	andi	r23,r16,65535
    c640:	d8800315 	stw	r2,12(sp)
    c644:	8809883a 	mov	r4,r17
    c648:	a80b883a 	mov	r5,r21
    c64c:	000e39c0 	call	e39c <__udivsi3>
    c650:	8809883a 	mov	r4,r17
    c654:	a80b883a 	mov	r5,r21
    c658:	102d883a 	mov	r22,r2
    c65c:	000e3a40 	call	e3a4 <__umodsi3>
    c660:	1004943a 	slli	r2,r2,16
    c664:	e006d43a 	srli	r3,fp,16
    c668:	bda3383a 	mul	r17,r23,r22
    c66c:	10c4b03a 	or	r2,r2,r3
    c670:	1440042e 	bgeu	r2,r17,c684 <__udivdi3+0xdc>
    c674:	1405883a 	add	r2,r2,r16
    c678:	b5bfffc4 	addi	r22,r22,-1
    c67c:	14000136 	bltu	r2,r16,c684 <__udivdi3+0xdc>
    c680:	14413d36 	bltu	r2,r17,cb78 <__udivdi3+0x5d0>
    c684:	1463c83a 	sub	r17,r2,r17
    c688:	8809883a 	mov	r4,r17
    c68c:	a80b883a 	mov	r5,r21
    c690:	000e39c0 	call	e39c <__udivsi3>
    c694:	8809883a 	mov	r4,r17
    c698:	a80b883a 	mov	r5,r21
    c69c:	1029883a 	mov	r20,r2
    c6a0:	000e3a40 	call	e3a4 <__umodsi3>
    c6a4:	1004943a 	slli	r2,r2,16
    c6a8:	bd09383a 	mul	r4,r23,r20
    c6ac:	e0ffffcc 	andi	r3,fp,65535
    c6b0:	10c4b03a 	or	r2,r2,r3
    c6b4:	1100042e 	bgeu	r2,r4,c6c8 <__udivdi3+0x120>
    c6b8:	8085883a 	add	r2,r16,r2
    c6bc:	a53fffc4 	addi	r20,r20,-1
    c6c0:	14000136 	bltu	r2,r16,c6c8 <__udivdi3+0x120>
    c6c4:	11012036 	bltu	r2,r4,cb48 <__udivdi3+0x5a0>
    c6c8:	b004943a 	slli	r2,r22,16
    c6cc:	d9000317 	ldw	r4,12(sp)
    c6d0:	a084b03a 	or	r2,r20,r2
    c6d4:	00001506 	br	c72c <__udivdi3+0x184>
    c6d8:	380d883a 	mov	r6,r7
    c6dc:	29c06236 	bltu	r5,r7,c868 <__udivdi3+0x2c0>
    c6e0:	00bfffd4 	movui	r2,65535
    c6e4:	11c05a36 	bltu	r2,r7,c850 <__udivdi3+0x2a8>
    c6e8:	00803fc4 	movi	r2,255
    c6ec:	11c0fc36 	bltu	r2,r7,cae0 <__udivdi3+0x538>
    c6f0:	000b883a 	mov	r5,zero
    c6f4:	0005883a 	mov	r2,zero
    c6f8:	3084d83a 	srl	r2,r6,r2
    c6fc:	01020034 	movhi	r4,2048
    c700:	21009e04 	addi	r4,r4,632
    c704:	01c00804 	movi	r7,32
    c708:	1105883a 	add	r2,r2,r4
    c70c:	10c00003 	ldbu	r3,0(r2)
    c710:	28c7883a 	add	r3,r5,r3
    c714:	38efc83a 	sub	r23,r7,r3
    c718:	b800691e 	bne	r23,zero,c8c0 <__udivdi3+0x318>
    c71c:	35000136 	bltu	r6,r20,c724 <__udivdi3+0x17c>
    c720:	e4005136 	bltu	fp,r16,c868 <__udivdi3+0x2c0>
    c724:	00800044 	movi	r2,1
    c728:	0009883a 	mov	r4,zero
    c72c:	2007883a 	mov	r3,r4
    c730:	dfc00f17 	ldw	ra,60(sp)
    c734:	df000e17 	ldw	fp,56(sp)
    c738:	ddc00d17 	ldw	r23,52(sp)
    c73c:	dd800c17 	ldw	r22,48(sp)
    c740:	dd400b17 	ldw	r21,44(sp)
    c744:	dd000a17 	ldw	r20,40(sp)
    c748:	dcc00917 	ldw	r19,36(sp)
    c74c:	dc800817 	ldw	r18,32(sp)
    c750:	dc400717 	ldw	r17,28(sp)
    c754:	dc000617 	ldw	r16,24(sp)
    c758:	dec01004 	addi	sp,sp,64
    c75c:	f800283a 	ret
    c760:	00bfffd4 	movui	r2,65535
    c764:	12005036 	bltu	r2,r8,c8a8 <__udivdi3+0x300>
    c768:	00803fc4 	movi	r2,255
    c76c:	1200e836 	bltu	r2,r8,cb10 <__udivdi3+0x568>
    c770:	000b883a 	mov	r5,zero
    c774:	0005883a 	mov	r2,zero
    c778:	8084d83a 	srl	r2,r16,r2
    c77c:	01020034 	movhi	r4,2048
    c780:	21009e04 	addi	r4,r4,632
    c784:	01800804 	movi	r6,32
    c788:	1105883a 	add	r2,r2,r4
    c78c:	10c00003 	ldbu	r3,0(r2)
    c790:	28c7883a 	add	r3,r5,r3
    c794:	30cbc83a 	sub	r5,r6,r3
    c798:	28000626 	beq	r5,zero,c7b4 <__udivdi3+0x20c>
    c79c:	3145c83a 	sub	r2,r6,r5
    c7a0:	e084d83a 	srl	r2,fp,r2
    c7a4:	a146983a 	sll	r3,r20,r5
    c7a8:	e178983a 	sll	fp,fp,r5
    c7ac:	8160983a 	sll	r16,r16,r5
    c7b0:	18a8b03a 	or	r20,r3,r2
    c7b4:	802ad43a 	srli	r21,r16,16
    c7b8:	a009883a 	mov	r4,r20
    c7bc:	85ffffcc 	andi	r23,r16,65535
    c7c0:	a80b883a 	mov	r5,r21
    c7c4:	000e39c0 	call	e39c <__udivsi3>
    c7c8:	a009883a 	mov	r4,r20
    c7cc:	a80b883a 	mov	r5,r21
    c7d0:	102d883a 	mov	r22,r2
    c7d4:	000e3a40 	call	e3a4 <__umodsi3>
    c7d8:	1004943a 	slli	r2,r2,16
    c7dc:	e006d43a 	srli	r3,fp,16
    c7e0:	bda3383a 	mul	r17,r23,r22
    c7e4:	10c4b03a 	or	r2,r2,r3
    c7e8:	1440042e 	bgeu	r2,r17,c7fc <__udivdi3+0x254>
    c7ec:	1405883a 	add	r2,r2,r16
    c7f0:	b5bfffc4 	addi	r22,r22,-1
    c7f4:	14000136 	bltu	r2,r16,c7fc <__udivdi3+0x254>
    c7f8:	1440d536 	bltu	r2,r17,cb50 <__udivdi3+0x5a8>
    c7fc:	1463c83a 	sub	r17,r2,r17
    c800:	8809883a 	mov	r4,r17
    c804:	a80b883a 	mov	r5,r21
    c808:	000e39c0 	call	e39c <__udivsi3>
    c80c:	8809883a 	mov	r4,r17
    c810:	a80b883a 	mov	r5,r21
    c814:	1029883a 	mov	r20,r2
    c818:	000e3a40 	call	e3a4 <__umodsi3>
    c81c:	1004943a 	slli	r2,r2,16
    c820:	bd09383a 	mul	r4,r23,r20
    c824:	e0ffffcc 	andi	r3,fp,65535
    c828:	10c4b03a 	or	r2,r2,r3
    c82c:	1100042e 	bgeu	r2,r4,c840 <__udivdi3+0x298>
    c830:	8085883a 	add	r2,r16,r2
    c834:	a53fffc4 	addi	r20,r20,-1
    c838:	14000136 	bltu	r2,r16,c840 <__udivdi3+0x298>
    c83c:	1100c736 	bltu	r2,r4,cb5c <__udivdi3+0x5b4>
    c840:	b004943a 	slli	r2,r22,16
    c844:	0009883a 	mov	r4,zero
    c848:	a084b03a 	or	r2,r20,r2
    c84c:	003fb706 	br	c72c <__udivdi3+0x184>
    c850:	00804034 	movhi	r2,256
    c854:	10bfffc4 	addi	r2,r2,-1
    c858:	11c0a436 	bltu	r2,r7,caec <__udivdi3+0x544>
    c85c:	01400404 	movi	r5,16
    c860:	2805883a 	mov	r2,r5
    c864:	003fa406 	br	c6f8 <__udivdi3+0x150>
    c868:	0005883a 	mov	r2,zero
    c86c:	0009883a 	mov	r4,zero
    c870:	003fae06 	br	c72c <__udivdi3+0x184>
    c874:	00804034 	movhi	r2,256
    c878:	10bfffc4 	addi	r2,r2,-1
    c87c:	1400a136 	bltu	r2,r16,cb04 <__udivdi3+0x55c>
    c880:	01400404 	movi	r5,16
    c884:	2805883a 	mov	r2,r5
    c888:	003f6006 	br	c60c <__udivdi3+0x64>
    c88c:	01000044 	movi	r4,1
    c890:	000b883a 	mov	r5,zero
    c894:	000e39c0 	call	e39c <__udivsi3>
    c898:	1021883a 	mov	r16,r2
    c89c:	00bfffd4 	movui	r2,65535
    c8a0:	143ff436 	bltu	r2,r16,c874 <__udivdi3+0x2cc>
    c8a4:	003f5506 	br	c5fc <__udivdi3+0x54>
    c8a8:	00804034 	movhi	r2,256
    c8ac:	10bfffc4 	addi	r2,r2,-1
    c8b0:	12009a36 	bltu	r2,r8,cb1c <__udivdi3+0x574>
    c8b4:	01400404 	movi	r5,16
    c8b8:	2805883a 	mov	r2,r5
    c8bc:	003fae06 	br	c778 <__udivdi3+0x1d0>
    c8c0:	3dc5c83a 	sub	r2,r7,r23
    c8c4:	35c8983a 	sll	r4,r6,r23
    c8c8:	8086d83a 	srl	r3,r16,r2
    c8cc:	a0a2d83a 	srl	r17,r20,r2
    c8d0:	e084d83a 	srl	r2,fp,r2
    c8d4:	20eab03a 	or	r21,r4,r3
    c8d8:	a82cd43a 	srli	r22,r21,16
    c8dc:	a5c6983a 	sll	r3,r20,r23
    c8e0:	8809883a 	mov	r4,r17
    c8e4:	b00b883a 	mov	r5,r22
    c8e8:	1886b03a 	or	r3,r3,r2
    c8ec:	d8c00215 	stw	r3,8(sp)
    c8f0:	000e39c0 	call	e39c <__udivsi3>
    c8f4:	8809883a 	mov	r4,r17
    c8f8:	b00b883a 	mov	r5,r22
    c8fc:	1029883a 	mov	r20,r2
    c900:	000e3a40 	call	e3a4 <__umodsi3>
    c904:	a8ffffcc 	andi	r3,r21,65535
    c908:	d8c00515 	stw	r3,20(sp)
    c90c:	d9000217 	ldw	r4,8(sp)
    c910:	d9400517 	ldw	r5,20(sp)
    c914:	1004943a 	slli	r2,r2,16
    c918:	2006d43a 	srli	r3,r4,16
    c91c:	85e0983a 	sll	r16,r16,r23
    c920:	2d23383a 	mul	r17,r5,r20
    c924:	10c4b03a 	or	r2,r2,r3
    c928:	dc000015 	stw	r16,0(sp)
    c92c:	1440032e 	bgeu	r2,r17,c93c <__udivdi3+0x394>
    c930:	1545883a 	add	r2,r2,r21
    c934:	a53fffc4 	addi	r20,r20,-1
    c938:	15407f2e 	bgeu	r2,r21,cb38 <__udivdi3+0x590>
    c93c:	1463c83a 	sub	r17,r2,r17
    c940:	8809883a 	mov	r4,r17
    c944:	b00b883a 	mov	r5,r22
    c948:	000e39c0 	call	e39c <__udivsi3>
    c94c:	8809883a 	mov	r4,r17
    c950:	b00b883a 	mov	r5,r22
    c954:	1021883a 	mov	r16,r2
    c958:	000e3a40 	call	e3a4 <__umodsi3>
    c95c:	d8c00517 	ldw	r3,20(sp)
    c960:	d9000217 	ldw	r4,8(sp)
    c964:	1004943a 	slli	r2,r2,16
    c968:	1c0f383a 	mul	r7,r3,r16
    c96c:	20ffffcc 	andi	r3,r4,65535
    c970:	10e2b03a 	or	r17,r2,r3
    c974:	89c0032e 	bgeu	r17,r7,c984 <__udivdi3+0x3dc>
    c978:	8d63883a 	add	r17,r17,r21
    c97c:	843fffc4 	addi	r16,r16,-1
    c980:	8d40692e 	bgeu	r17,r21,cb28 <__udivdi3+0x580>
    c984:	a008943a 	slli	r4,r20,16
    c988:	d9400017 	ldw	r5,0(sp)
    c98c:	89e3c83a 	sub	r17,r17,r7
    c990:	8110b03a 	or	r8,r16,r4
    c994:	280cd43a 	srli	r6,r5,16
    c998:	28ffffcc 	andi	r3,r5,65535
    c99c:	40bfffcc 	andi	r2,r8,65535
    c9a0:	400ad43a 	srli	r5,r8,16
    c9a4:	10d3383a 	mul	r9,r2,r3
    c9a8:	1185383a 	mul	r2,r2,r6
    c9ac:	28c7383a 	mul	r3,r5,r3
    c9b0:	4808d43a 	srli	r4,r9,16
    c9b4:	298b383a 	mul	r5,r5,r6
    c9b8:	10c5883a 	add	r2,r2,r3
    c9bc:	2089883a 	add	r4,r4,r2
    c9c0:	20c0022e 	bgeu	r4,r3,c9cc <__udivdi3+0x424>
    c9c4:	00800074 	movhi	r2,1
    c9c8:	288b883a 	add	r5,r5,r2
    c9cc:	2004d43a 	srli	r2,r4,16
    c9d0:	288b883a 	add	r5,r5,r2
    c9d4:	89403f36 	bltu	r17,r5,cad4 <__udivdi3+0x52c>
    c9d8:	89403926 	beq	r17,r5,cac0 <__udivdi3+0x518>
    c9dc:	4005883a 	mov	r2,r8
    c9e0:	0009883a 	mov	r4,zero
    c9e4:	003f5106 	br	c72c <__udivdi3+0x184>
    c9e8:	85a0983a 	sll	r16,r16,r22
    c9ec:	3585c83a 	sub	r2,r6,r22
    c9f0:	a0a2d83a 	srl	r17,r20,r2
    c9f4:	802ad43a 	srli	r21,r16,16
    c9f8:	e084d83a 	srl	r2,fp,r2
    c9fc:	a586983a 	sll	r3,r20,r22
    ca00:	8809883a 	mov	r4,r17
    ca04:	a80b883a 	mov	r5,r21
    ca08:	1886b03a 	or	r3,r3,r2
    ca0c:	d8c00115 	stw	r3,4(sp)
    ca10:	000e39c0 	call	e39c <__udivsi3>
    ca14:	8809883a 	mov	r4,r17
    ca18:	a80b883a 	mov	r5,r21
    ca1c:	d8800415 	stw	r2,16(sp)
    ca20:	000e3a40 	call	e3a4 <__umodsi3>
    ca24:	d9000117 	ldw	r4,4(sp)
    ca28:	d9400417 	ldw	r5,16(sp)
    ca2c:	1004943a 	slli	r2,r2,16
    ca30:	85ffffcc 	andi	r23,r16,65535
    ca34:	2006d43a 	srli	r3,r4,16
    ca38:	b963383a 	mul	r17,r23,r5
    ca3c:	10c4b03a 	or	r2,r2,r3
    ca40:	1440042e 	bgeu	r2,r17,ca54 <__udivdi3+0x4ac>
    ca44:	297fffc4 	addi	r5,r5,-1
    ca48:	1405883a 	add	r2,r2,r16
    ca4c:	d9400415 	stw	r5,16(sp)
    ca50:	1400442e 	bgeu	r2,r16,cb64 <__udivdi3+0x5bc>
    ca54:	1463c83a 	sub	r17,r2,r17
    ca58:	8809883a 	mov	r4,r17
    ca5c:	a80b883a 	mov	r5,r21
    ca60:	000e39c0 	call	e39c <__udivsi3>
    ca64:	8809883a 	mov	r4,r17
    ca68:	a80b883a 	mov	r5,r21
    ca6c:	1029883a 	mov	r20,r2
    ca70:	000e3a40 	call	e3a4 <__umodsi3>
    ca74:	d9400117 	ldw	r5,4(sp)
    ca78:	1004943a 	slli	r2,r2,16
    ca7c:	bd09383a 	mul	r4,r23,r20
    ca80:	28ffffcc 	andi	r3,r5,65535
    ca84:	10c6b03a 	or	r3,r2,r3
    ca88:	1900062e 	bgeu	r3,r4,caa4 <__udivdi3+0x4fc>
    ca8c:	1c07883a 	add	r3,r3,r16
    ca90:	a53fffc4 	addi	r20,r20,-1
    ca94:	1c000336 	bltu	r3,r16,caa4 <__udivdi3+0x4fc>
    ca98:	1900022e 	bgeu	r3,r4,caa4 <__udivdi3+0x4fc>
    ca9c:	a53fffc4 	addi	r20,r20,-1
    caa0:	1c07883a 	add	r3,r3,r16
    caa4:	d9400417 	ldw	r5,16(sp)
    caa8:	e5b8983a 	sll	fp,fp,r22
    caac:	1923c83a 	sub	r17,r3,r4
    cab0:	2804943a 	slli	r2,r5,16
    cab4:	a0a8b03a 	or	r20,r20,r2
    cab8:	dd000315 	stw	r20,12(sp)
    cabc:	003ee106 	br	c644 <__udivdi3+0x9c>
    cac0:	2004943a 	slli	r2,r4,16
    cac4:	e5c8983a 	sll	r4,fp,r23
    cac8:	48ffffcc 	andi	r3,r9,65535
    cacc:	10c5883a 	add	r2,r2,r3
    cad0:	20bfc22e 	bgeu	r4,r2,c9dc <__udivdi3+0x434>
    cad4:	40bfffc4 	addi	r2,r8,-1
    cad8:	0009883a 	mov	r4,zero
    cadc:	003f1306 	br	c72c <__udivdi3+0x184>
    cae0:	01400204 	movi	r5,8
    cae4:	2805883a 	mov	r2,r5
    cae8:	003f0306 	br	c6f8 <__udivdi3+0x150>
    caec:	01400604 	movi	r5,24
    caf0:	2805883a 	mov	r2,r5
    caf4:	003f0006 	br	c6f8 <__udivdi3+0x150>
    caf8:	01400204 	movi	r5,8
    cafc:	2805883a 	mov	r2,r5
    cb00:	003ec206 	br	c60c <__udivdi3+0x64>
    cb04:	01400604 	movi	r5,24
    cb08:	2805883a 	mov	r2,r5
    cb0c:	003ebf06 	br	c60c <__udivdi3+0x64>
    cb10:	01400204 	movi	r5,8
    cb14:	2805883a 	mov	r2,r5
    cb18:	003f1706 	br	c778 <__udivdi3+0x1d0>
    cb1c:	01400604 	movi	r5,24
    cb20:	2805883a 	mov	r2,r5
    cb24:	003f1406 	br	c778 <__udivdi3+0x1d0>
    cb28:	89ff962e 	bgeu	r17,r7,c984 <__udivdi3+0x3dc>
    cb2c:	8d63883a 	add	r17,r17,r21
    cb30:	843fffc4 	addi	r16,r16,-1
    cb34:	003f9306 	br	c984 <__udivdi3+0x3dc>
    cb38:	147f802e 	bgeu	r2,r17,c93c <__udivdi3+0x394>
    cb3c:	a53fffc4 	addi	r20,r20,-1
    cb40:	1545883a 	add	r2,r2,r21
    cb44:	003f7d06 	br	c93c <__udivdi3+0x394>
    cb48:	a53fffc4 	addi	r20,r20,-1
    cb4c:	003ede06 	br	c6c8 <__udivdi3+0x120>
    cb50:	b5bfffc4 	addi	r22,r22,-1
    cb54:	1405883a 	add	r2,r2,r16
    cb58:	003f2806 	br	c7fc <__udivdi3+0x254>
    cb5c:	a53fffc4 	addi	r20,r20,-1
    cb60:	003f3706 	br	c840 <__udivdi3+0x298>
    cb64:	147fbb2e 	bgeu	r2,r17,ca54 <__udivdi3+0x4ac>
    cb68:	297fffc4 	addi	r5,r5,-1
    cb6c:	1405883a 	add	r2,r2,r16
    cb70:	d9400415 	stw	r5,16(sp)
    cb74:	003fb706 	br	ca54 <__udivdi3+0x4ac>
    cb78:	b5bfffc4 	addi	r22,r22,-1
    cb7c:	1405883a 	add	r2,r2,r16
    cb80:	003ec006 	br	c684 <__udivdi3+0xdc>

0000cb84 <__umoddi3>:
    cb84:	defff104 	addi	sp,sp,-60
    cb88:	dd800b15 	stw	r22,44(sp)
    cb8c:	dd000915 	stw	r20,36(sp)
    cb90:	dc000515 	stw	r16,20(sp)
    cb94:	dfc00e15 	stw	ra,56(sp)
    cb98:	df000d15 	stw	fp,52(sp)
    cb9c:	ddc00c15 	stw	r23,48(sp)
    cba0:	dd400a15 	stw	r21,40(sp)
    cba4:	dcc00815 	stw	r19,32(sp)
    cba8:	dc800715 	stw	r18,28(sp)
    cbac:	dc400615 	stw	r17,24(sp)
    cbb0:	3021883a 	mov	r16,r6
    cbb4:	202d883a 	mov	r22,r4
    cbb8:	2829883a 	mov	r20,r5
    cbbc:	38002b1e 	bne	r7,zero,cc6c <__umoddi3+0xe8>
    cbc0:	29805036 	bltu	r5,r6,cd04 <__umoddi3+0x180>
    cbc4:	30008a26 	beq	r6,zero,cdf0 <__umoddi3+0x26c>
    cbc8:	00bfffd4 	movui	r2,65535
    cbcc:	14008236 	bltu	r2,r16,cdd8 <__umoddi3+0x254>
    cbd0:	00803fc4 	movi	r2,255
    cbd4:	14013636 	bltu	r2,r16,d0b0 <__umoddi3+0x52c>
    cbd8:	000b883a 	mov	r5,zero
    cbdc:	0005883a 	mov	r2,zero
    cbe0:	8084d83a 	srl	r2,r16,r2
    cbe4:	01020034 	movhi	r4,2048
    cbe8:	21009e04 	addi	r4,r4,632
    cbec:	01800804 	movi	r6,32
    cbf0:	1105883a 	add	r2,r2,r4
    cbf4:	10c00003 	ldbu	r3,0(r2)
    cbf8:	28c7883a 	add	r3,r5,r3
    cbfc:	30efc83a 	sub	r23,r6,r3
    cc00:	b800941e 	bne	r23,zero,ce54 <__umoddi3+0x2d0>
    cc04:	802ad43a 	srli	r21,r16,16
    cc08:	a423c83a 	sub	r17,r20,r16
    cc0c:	0039883a 	mov	fp,zero
    cc10:	853fffcc 	andi	r20,r16,65535
    cc14:	8809883a 	mov	r4,r17
    cc18:	a80b883a 	mov	r5,r21
    cc1c:	000e39c0 	call	e39c <__udivsi3>
    cc20:	8809883a 	mov	r4,r17
    cc24:	a80b883a 	mov	r5,r21
    cc28:	a0a3383a 	mul	r17,r20,r2
    cc2c:	000e3a40 	call	e3a4 <__umodsi3>
    cc30:	1004943a 	slli	r2,r2,16
    cc34:	b006d43a 	srli	r3,r22,16
    cc38:	10c4b03a 	or	r2,r2,r3
    cc3c:	1440032e 	bgeu	r2,r17,cc4c <__umoddi3+0xc8>
    cc40:	1405883a 	add	r2,r2,r16
    cc44:	14000136 	bltu	r2,r16,cc4c <__umoddi3+0xc8>
    cc48:	14413536 	bltu	r2,r17,d120 <__umoddi3+0x59c>
    cc4c:	1463c83a 	sub	r17,r2,r17
    cc50:	8809883a 	mov	r4,r17
    cc54:	a80b883a 	mov	r5,r21
    cc58:	000e39c0 	call	e39c <__udivsi3>
    cc5c:	8809883a 	mov	r4,r17
    cc60:	a0a3383a 	mul	r17,r20,r2
    cc64:	a80b883a 	mov	r5,r21
    cc68:	00004d06 	br	cda0 <__umoddi3+0x21c>
    cc6c:	380d883a 	mov	r6,r7
    cc70:	29c0102e 	bgeu	r5,r7,ccb4 <__umoddi3+0x130>
    cc74:	2011883a 	mov	r8,r4
    cc78:	2813883a 	mov	r9,r5
    cc7c:	4005883a 	mov	r2,r8
    cc80:	4807883a 	mov	r3,r9
    cc84:	dfc00e17 	ldw	ra,56(sp)
    cc88:	df000d17 	ldw	fp,52(sp)
    cc8c:	ddc00c17 	ldw	r23,48(sp)
    cc90:	dd800b17 	ldw	r22,44(sp)
    cc94:	dd400a17 	ldw	r21,40(sp)
    cc98:	dd000917 	ldw	r20,36(sp)
    cc9c:	dcc00817 	ldw	r19,32(sp)
    cca0:	dc800717 	ldw	r18,28(sp)
    cca4:	dc400617 	ldw	r17,24(sp)
    cca8:	dc000517 	ldw	r16,20(sp)
    ccac:	dec00f04 	addi	sp,sp,60
    ccb0:	f800283a 	ret
    ccb4:	00bfffd4 	movui	r2,65535
    ccb8:	11c05a36 	bltu	r2,r7,ce24 <__umoddi3+0x2a0>
    ccbc:	00803fc4 	movi	r2,255
    ccc0:	11c0fe36 	bltu	r2,r7,d0bc <__umoddi3+0x538>
    ccc4:	000b883a 	mov	r5,zero
    ccc8:	0005883a 	mov	r2,zero
    cccc:	3084d83a 	srl	r2,r6,r2
    ccd0:	01020034 	movhi	r4,2048
    ccd4:	21009e04 	addi	r4,r4,632
    ccd8:	01c00804 	movi	r7,32
    ccdc:	1105883a 	add	r2,r2,r4
    cce0:	10c00003 	ldbu	r3,0(r2)
    cce4:	28c7883a 	add	r3,r5,r3
    cce8:	38ebc83a 	sub	r21,r7,r3
    ccec:	a800851e 	bne	r21,zero,cf04 <__umoddi3+0x380>
    ccf0:	35005236 	bltu	r6,r20,ce3c <__umoddi3+0x2b8>
    ccf4:	b400512e 	bgeu	r22,r16,ce3c <__umoddi3+0x2b8>
    ccf8:	b011883a 	mov	r8,r22
    ccfc:	a013883a 	mov	r9,r20
    cd00:	003fde06 	br	cc7c <__umoddi3+0xf8>
    cd04:	00bfffd4 	movui	r2,65535
    cd08:	11804036 	bltu	r2,r6,ce0c <__umoddi3+0x288>
    cd0c:	00803fc4 	movi	r2,255
    cd10:	1180ed36 	bltu	r2,r6,d0c8 <__umoddi3+0x544>
    cd14:	000b883a 	mov	r5,zero
    cd18:	0005883a 	mov	r2,zero
    cd1c:	8084d83a 	srl	r2,r16,r2
    cd20:	01020034 	movhi	r4,2048
    cd24:	21009e04 	addi	r4,r4,632
    cd28:	01800804 	movi	r6,32
    cd2c:	1105883a 	add	r2,r2,r4
    cd30:	10c00003 	ldbu	r3,0(r2)
    cd34:	28c7883a 	add	r3,r5,r3
    cd38:	30c7c83a 	sub	r3,r6,r3
    cd3c:	1800bf1e 	bne	r3,zero,d03c <__umoddi3+0x4b8>
    cd40:	0039883a 	mov	fp,zero
    cd44:	802ad43a 	srli	r21,r16,16
    cd48:	a009883a 	mov	r4,r20
    cd4c:	85ffffcc 	andi	r23,r16,65535
    cd50:	a80b883a 	mov	r5,r21
    cd54:	000e39c0 	call	e39c <__udivsi3>
    cd58:	a009883a 	mov	r4,r20
    cd5c:	a80b883a 	mov	r5,r21
    cd60:	b8a3383a 	mul	r17,r23,r2
    cd64:	000e3a40 	call	e3a4 <__umodsi3>
    cd68:	1004943a 	slli	r2,r2,16
    cd6c:	b006d43a 	srli	r3,r22,16
    cd70:	10c4b03a 	or	r2,r2,r3
    cd74:	1440032e 	bgeu	r2,r17,cd84 <__umoddi3+0x200>
    cd78:	1405883a 	add	r2,r2,r16
    cd7c:	14000136 	bltu	r2,r16,cd84 <__umoddi3+0x200>
    cd80:	1440e536 	bltu	r2,r17,d118 <__umoddi3+0x594>
    cd84:	1463c83a 	sub	r17,r2,r17
    cd88:	8809883a 	mov	r4,r17
    cd8c:	a80b883a 	mov	r5,r21
    cd90:	000e39c0 	call	e39c <__udivsi3>
    cd94:	8809883a 	mov	r4,r17
    cd98:	b8a3383a 	mul	r17,r23,r2
    cd9c:	a80b883a 	mov	r5,r21
    cda0:	000e3a40 	call	e3a4 <__umodsi3>
    cda4:	1004943a 	slli	r2,r2,16
    cda8:	b0ffffcc 	andi	r3,r22,65535
    cdac:	10c4b03a 	or	r2,r2,r3
    cdb0:	1440042e 	bgeu	r2,r17,cdc4 <__umoddi3+0x240>
    cdb4:	1405883a 	add	r2,r2,r16
    cdb8:	14000236 	bltu	r2,r16,cdc4 <__umoddi3+0x240>
    cdbc:	1440012e 	bgeu	r2,r17,cdc4 <__umoddi3+0x240>
    cdc0:	1405883a 	add	r2,r2,r16
    cdc4:	1445c83a 	sub	r2,r2,r17
    cdc8:	1724d83a 	srl	r18,r2,fp
    cdcc:	0013883a 	mov	r9,zero
    cdd0:	9011883a 	mov	r8,r18
    cdd4:	003fa906 	br	cc7c <__umoddi3+0xf8>
    cdd8:	00804034 	movhi	r2,256
    cddc:	10bfffc4 	addi	r2,r2,-1
    cde0:	1400b036 	bltu	r2,r16,d0a4 <__umoddi3+0x520>
    cde4:	01400404 	movi	r5,16
    cde8:	2805883a 	mov	r2,r5
    cdec:	003f7c06 	br	cbe0 <__umoddi3+0x5c>
    cdf0:	01000044 	movi	r4,1
    cdf4:	000b883a 	mov	r5,zero
    cdf8:	000e39c0 	call	e39c <__udivsi3>
    cdfc:	1021883a 	mov	r16,r2
    ce00:	00bfffd4 	movui	r2,65535
    ce04:	143ff436 	bltu	r2,r16,cdd8 <__umoddi3+0x254>
    ce08:	003f7106 	br	cbd0 <__umoddi3+0x4c>
    ce0c:	00804034 	movhi	r2,256
    ce10:	10bfffc4 	addi	r2,r2,-1
    ce14:	1180af36 	bltu	r2,r6,d0d4 <__umoddi3+0x550>
    ce18:	01400404 	movi	r5,16
    ce1c:	2805883a 	mov	r2,r5
    ce20:	003fbe06 	br	cd1c <__umoddi3+0x198>
    ce24:	00804034 	movhi	r2,256
    ce28:	10bfffc4 	addi	r2,r2,-1
    ce2c:	11c0ac36 	bltu	r2,r7,d0e0 <__umoddi3+0x55c>
    ce30:	01400404 	movi	r5,16
    ce34:	2805883a 	mov	r2,r5
    ce38:	003fa406 	br	cccc <__umoddi3+0x148>
    ce3c:	b409c83a 	sub	r4,r22,r16
    ce40:	b105803a 	cmpltu	r2,r22,r4
    ce44:	a187c83a 	sub	r3,r20,r6
    ce48:	18a9c83a 	sub	r20,r3,r2
    ce4c:	202d883a 	mov	r22,r4
    ce50:	003fa906 	br	ccf8 <__umoddi3+0x174>
    ce54:	85e0983a 	sll	r16,r16,r23
    ce58:	35c5c83a 	sub	r2,r6,r23
    ce5c:	a0a2d83a 	srl	r17,r20,r2
    ce60:	802ad43a 	srli	r21,r16,16
    ce64:	b084d83a 	srl	r2,r22,r2
    ce68:	a5c6983a 	sll	r3,r20,r23
    ce6c:	8809883a 	mov	r4,r17
    ce70:	a80b883a 	mov	r5,r21
    ce74:	1886b03a 	or	r3,r3,r2
    ce78:	d8c00115 	stw	r3,4(sp)
    ce7c:	853fffcc 	andi	r20,r16,65535
    ce80:	000e39c0 	call	e39c <__udivsi3>
    ce84:	8809883a 	mov	r4,r17
    ce88:	a80b883a 	mov	r5,r21
    ce8c:	a0a3383a 	mul	r17,r20,r2
    ce90:	000e3a40 	call	e3a4 <__umodsi3>
    ce94:	d9000117 	ldw	r4,4(sp)
    ce98:	1004943a 	slli	r2,r2,16
    ce9c:	b839883a 	mov	fp,r23
    cea0:	2006d43a 	srli	r3,r4,16
    cea4:	10c4b03a 	or	r2,r2,r3
    cea8:	1440022e 	bgeu	r2,r17,ceb4 <__umoddi3+0x330>
    ceac:	1405883a 	add	r2,r2,r16
    ceb0:	1400962e 	bgeu	r2,r16,d10c <__umoddi3+0x588>
    ceb4:	1463c83a 	sub	r17,r2,r17
    ceb8:	8809883a 	mov	r4,r17
    cebc:	a80b883a 	mov	r5,r21
    cec0:	000e39c0 	call	e39c <__udivsi3>
    cec4:	8809883a 	mov	r4,r17
    cec8:	a80b883a 	mov	r5,r21
    cecc:	a0a3383a 	mul	r17,r20,r2
    ced0:	000e3a40 	call	e3a4 <__umodsi3>
    ced4:	d9400117 	ldw	r5,4(sp)
    ced8:	1004943a 	slli	r2,r2,16
    cedc:	28ffffcc 	andi	r3,r5,65535
    cee0:	10c4b03a 	or	r2,r2,r3
    cee4:	1440042e 	bgeu	r2,r17,cef8 <__umoddi3+0x374>
    cee8:	1405883a 	add	r2,r2,r16
    ceec:	14000236 	bltu	r2,r16,cef8 <__umoddi3+0x374>
    cef0:	1440012e 	bgeu	r2,r17,cef8 <__umoddi3+0x374>
    cef4:	1405883a 	add	r2,r2,r16
    cef8:	b5ec983a 	sll	r22,r22,r23
    cefc:	1463c83a 	sub	r17,r2,r17
    cf00:	003f4406 	br	cc14 <__umoddi3+0x90>
    cf04:	3d4fc83a 	sub	r7,r7,r21
    cf08:	3546983a 	sll	r3,r6,r21
    cf0c:	81c4d83a 	srl	r2,r16,r7
    cf10:	a1e2d83a 	srl	r17,r20,r7
    cf14:	a54c983a 	sll	r6,r20,r21
    cf18:	18aeb03a 	or	r23,r3,r2
    cf1c:	b828d43a 	srli	r20,r23,16
    cf20:	b1c4d83a 	srl	r2,r22,r7
    cf24:	8809883a 	mov	r4,r17
    cf28:	a00b883a 	mov	r5,r20
    cf2c:	308cb03a 	or	r6,r6,r2
    cf30:	d9c00315 	stw	r7,12(sp)
    cf34:	d9800215 	stw	r6,8(sp)
    cf38:	000e39c0 	call	e39c <__udivsi3>
    cf3c:	8809883a 	mov	r4,r17
    cf40:	a00b883a 	mov	r5,r20
    cf44:	1039883a 	mov	fp,r2
    cf48:	000e3a40 	call	e3a4 <__umodsi3>
    cf4c:	b8ffffcc 	andi	r3,r23,65535
    cf50:	d8c00415 	stw	r3,16(sp)
    cf54:	d9000217 	ldw	r4,8(sp)
    cf58:	d9400417 	ldw	r5,16(sp)
    cf5c:	1004943a 	slli	r2,r2,16
    cf60:	2006d43a 	srli	r3,r4,16
    cf64:	8560983a 	sll	r16,r16,r21
    cf68:	2f23383a 	mul	r17,r5,fp
    cf6c:	10c4b03a 	or	r2,r2,r3
    cf70:	dc000015 	stw	r16,0(sp)
    cf74:	b56c983a 	sll	r22,r22,r21
    cf78:	1440032e 	bgeu	r2,r17,cf88 <__umoddi3+0x404>
    cf7c:	15c5883a 	add	r2,r2,r23
    cf80:	e73fffc4 	addi	fp,fp,-1
    cf84:	15c05d2e 	bgeu	r2,r23,d0fc <__umoddi3+0x578>
    cf88:	1463c83a 	sub	r17,r2,r17
    cf8c:	8809883a 	mov	r4,r17
    cf90:	a00b883a 	mov	r5,r20
    cf94:	000e39c0 	call	e39c <__udivsi3>
    cf98:	8809883a 	mov	r4,r17
    cf9c:	a00b883a 	mov	r5,r20
    cfa0:	1021883a 	mov	r16,r2
    cfa4:	000e3a40 	call	e3a4 <__umodsi3>
    cfa8:	d8c00417 	ldw	r3,16(sp)
    cfac:	d9000217 	ldw	r4,8(sp)
    cfb0:	1004943a 	slli	r2,r2,16
    cfb4:	1c23383a 	mul	r17,r3,r16
    cfb8:	20ffffcc 	andi	r3,r4,65535
    cfbc:	10ceb03a 	or	r7,r2,r3
    cfc0:	3c40032e 	bgeu	r7,r17,cfd0 <__umoddi3+0x44c>
    cfc4:	3dcf883a 	add	r7,r7,r23
    cfc8:	843fffc4 	addi	r16,r16,-1
    cfcc:	3dc0472e 	bgeu	r7,r23,d0ec <__umoddi3+0x568>
    cfd0:	e004943a 	slli	r2,fp,16
    cfd4:	d9400017 	ldw	r5,0(sp)
    cfd8:	3c4fc83a 	sub	r7,r7,r17
    cfdc:	8084b03a 	or	r2,r16,r2
    cfe0:	28ffffcc 	andi	r3,r5,65535
    cfe4:	280cd43a 	srli	r6,r5,16
    cfe8:	100ad43a 	srli	r5,r2,16
    cfec:	10bfffcc 	andi	r2,r2,65535
    cff0:	10d1383a 	mul	r8,r2,r3
    cff4:	28c7383a 	mul	r3,r5,r3
    cff8:	1185383a 	mul	r2,r2,r6
    cffc:	4008d43a 	srli	r4,r8,16
    d000:	298b383a 	mul	r5,r5,r6
    d004:	10c5883a 	add	r2,r2,r3
    d008:	2089883a 	add	r4,r4,r2
    d00c:	20c0022e 	bgeu	r4,r3,d018 <__umoddi3+0x494>
    d010:	00800074 	movhi	r2,1
    d014:	288b883a 	add	r5,r5,r2
    d018:	2004d43a 	srli	r2,r4,16
    d01c:	2008943a 	slli	r4,r4,16
    d020:	40ffffcc 	andi	r3,r8,65535
    d024:	288b883a 	add	r5,r5,r2
    d028:	20c9883a 	add	r4,r4,r3
    d02c:	39400b36 	bltu	r7,r5,d05c <__umoddi3+0x4d8>
    d030:	39403d26 	beq	r7,r5,d128 <__umoddi3+0x5a4>
    d034:	394bc83a 	sub	r5,r7,r5
    d038:	00000f06 	br	d078 <__umoddi3+0x4f4>
    d03c:	30c5c83a 	sub	r2,r6,r3
    d040:	1839883a 	mov	fp,r3
    d044:	b084d83a 	srl	r2,r22,r2
    d048:	a0c6983a 	sll	r3,r20,r3
    d04c:	8720983a 	sll	r16,r16,fp
    d050:	b72c983a 	sll	r22,r22,fp
    d054:	18a8b03a 	or	r20,r3,r2
    d058:	003f3a06 	br	cd44 <__umoddi3+0x1c0>
    d05c:	d8c00017 	ldw	r3,0(sp)
    d060:	20c5c83a 	sub	r2,r4,r3
    d064:	2089803a 	cmpltu	r4,r4,r2
    d068:	2dc7c83a 	sub	r3,r5,r23
    d06c:	1907c83a 	sub	r3,r3,r4
    d070:	38cbc83a 	sub	r5,r7,r3
    d074:	1009883a 	mov	r4,r2
    d078:	b105c83a 	sub	r2,r22,r4
    d07c:	b087803a 	cmpltu	r3,r22,r2
    d080:	28c7c83a 	sub	r3,r5,r3
    d084:	d9400317 	ldw	r5,12(sp)
    d088:	1544d83a 	srl	r2,r2,r21
    d08c:	1948983a 	sll	r4,r3,r5
    d090:	1d46d83a 	srl	r3,r3,r21
    d094:	20a4b03a 	or	r18,r4,r2
    d098:	9011883a 	mov	r8,r18
    d09c:	1813883a 	mov	r9,r3
    d0a0:	003ef606 	br	cc7c <__umoddi3+0xf8>
    d0a4:	01400604 	movi	r5,24
    d0a8:	2805883a 	mov	r2,r5
    d0ac:	003ecc06 	br	cbe0 <__umoddi3+0x5c>
    d0b0:	01400204 	movi	r5,8
    d0b4:	2805883a 	mov	r2,r5
    d0b8:	003ec906 	br	cbe0 <__umoddi3+0x5c>
    d0bc:	01400204 	movi	r5,8
    d0c0:	2805883a 	mov	r2,r5
    d0c4:	003f0106 	br	cccc <__umoddi3+0x148>
    d0c8:	01400204 	movi	r5,8
    d0cc:	2805883a 	mov	r2,r5
    d0d0:	003f1206 	br	cd1c <__umoddi3+0x198>
    d0d4:	01400604 	movi	r5,24
    d0d8:	2805883a 	mov	r2,r5
    d0dc:	003f0f06 	br	cd1c <__umoddi3+0x198>
    d0e0:	01400604 	movi	r5,24
    d0e4:	2805883a 	mov	r2,r5
    d0e8:	003ef806 	br	cccc <__umoddi3+0x148>
    d0ec:	3c7fb82e 	bgeu	r7,r17,cfd0 <__umoddi3+0x44c>
    d0f0:	843fffc4 	addi	r16,r16,-1
    d0f4:	3dcf883a 	add	r7,r7,r23
    d0f8:	003fb506 	br	cfd0 <__umoddi3+0x44c>
    d0fc:	147fa22e 	bgeu	r2,r17,cf88 <__umoddi3+0x404>
    d100:	e73fffc4 	addi	fp,fp,-1
    d104:	15c5883a 	add	r2,r2,r23
    d108:	003f9f06 	br	cf88 <__umoddi3+0x404>
    d10c:	147f692e 	bgeu	r2,r17,ceb4 <__umoddi3+0x330>
    d110:	1405883a 	add	r2,r2,r16
    d114:	003f6706 	br	ceb4 <__umoddi3+0x330>
    d118:	1405883a 	add	r2,r2,r16
    d11c:	003f1906 	br	cd84 <__umoddi3+0x200>
    d120:	1405883a 	add	r2,r2,r16
    d124:	003ec906 	br	cc4c <__umoddi3+0xc8>
    d128:	b13fcc36 	bltu	r22,r4,d05c <__umoddi3+0x4d8>
    d12c:	000b883a 	mov	r5,zero
    d130:	003fd106 	br	d078 <__umoddi3+0x4f4>

0000d134 <_fpadd_parts>:
    d134:	defff804 	addi	sp,sp,-32
    d138:	dcc00315 	stw	r19,12(sp)
    d13c:	2027883a 	mov	r19,r4
    d140:	21000017 	ldw	r4,0(r4)
    d144:	00c00044 	movi	r3,1
    d148:	dd400515 	stw	r21,20(sp)
    d14c:	dd000415 	stw	r20,16(sp)
    d150:	ddc00715 	stw	r23,28(sp)
    d154:	dd800615 	stw	r22,24(sp)
    d158:	dc800215 	stw	r18,8(sp)
    d15c:	dc400115 	stw	r17,4(sp)
    d160:	dc000015 	stw	r16,0(sp)
    d164:	282b883a 	mov	r21,r5
    d168:	3029883a 	mov	r20,r6
    d16c:	1900632e 	bgeu	r3,r4,d2fc <_fpadd_parts+0x1c8>
    d170:	28800017 	ldw	r2,0(r5)
    d174:	1880812e 	bgeu	r3,r2,d37c <_fpadd_parts+0x248>
    d178:	00c00104 	movi	r3,4
    d17c:	20c0dc26 	beq	r4,r3,d4f0 <_fpadd_parts+0x3bc>
    d180:	10c07e26 	beq	r2,r3,d37c <_fpadd_parts+0x248>
    d184:	00c00084 	movi	r3,2
    d188:	10c06726 	beq	r2,r3,d328 <_fpadd_parts+0x1f4>
    d18c:	20c07b26 	beq	r4,r3,d37c <_fpadd_parts+0x248>
    d190:	9dc00217 	ldw	r23,8(r19)
    d194:	28c00217 	ldw	r3,8(r5)
    d198:	9c400317 	ldw	r17,12(r19)
    d19c:	2bc00317 	ldw	r15,12(r5)
    d1a0:	b8cdc83a 	sub	r6,r23,r3
    d1a4:	9c800417 	ldw	r18,16(r19)
    d1a8:	2c000417 	ldw	r16,16(r5)
    d1ac:	3009883a 	mov	r4,r6
    d1b0:	30009716 	blt	r6,zero,d410 <_fpadd_parts+0x2dc>
    d1b4:	00800fc4 	movi	r2,63
    d1b8:	11806b16 	blt	r2,r6,d368 <_fpadd_parts+0x234>
    d1bc:	0100a40e 	bge	zero,r4,d450 <_fpadd_parts+0x31c>
    d1c0:	35bff804 	addi	r22,r6,-32
    d1c4:	b000bc16 	blt	r22,zero,d4b8 <_fpadd_parts+0x384>
    d1c8:	8596d83a 	srl	r11,r16,r22
    d1cc:	0019883a 	mov	r12,zero
    d1d0:	0013883a 	mov	r9,zero
    d1d4:	01000044 	movi	r4,1
    d1d8:	0015883a 	mov	r10,zero
    d1dc:	b000be16 	blt	r22,zero,d4d8 <_fpadd_parts+0x3a4>
    d1e0:	2590983a 	sll	r8,r4,r22
    d1e4:	000f883a 	mov	r7,zero
    d1e8:	00bfffc4 	movi	r2,-1
    d1ec:	3889883a 	add	r4,r7,r2
    d1f0:	408b883a 	add	r5,r8,r2
    d1f4:	21cd803a 	cmpltu	r6,r4,r7
    d1f8:	314b883a 	add	r5,r6,r5
    d1fc:	7904703a 	and	r2,r15,r4
    d200:	8146703a 	and	r3,r16,r5
    d204:	10c4b03a 	or	r2,r2,r3
    d208:	10000226 	beq	r2,zero,d214 <_fpadd_parts+0xe0>
    d20c:	02400044 	movi	r9,1
    d210:	0015883a 	mov	r10,zero
    d214:	5a5eb03a 	or	r15,r11,r9
    d218:	62a0b03a 	or	r16,r12,r10
    d21c:	99400117 	ldw	r5,4(r19)
    d220:	a8800117 	ldw	r2,4(r21)
    d224:	28806e26 	beq	r5,r2,d3e0 <_fpadd_parts+0x2ac>
    d228:	28006626 	beq	r5,zero,d3c4 <_fpadd_parts+0x290>
    d22c:	7c45c83a 	sub	r2,r15,r17
    d230:	7889803a 	cmpltu	r4,r15,r2
    d234:	8487c83a 	sub	r3,r16,r18
    d238:	1909c83a 	sub	r4,r3,r4
    d23c:	100d883a 	mov	r6,r2
    d240:	200f883a 	mov	r7,r4
    d244:	38007716 	blt	r7,zero,d424 <_fpadd_parts+0x2f0>
    d248:	a5c00215 	stw	r23,8(r20)
    d24c:	a1c00415 	stw	r7,16(r20)
    d250:	a0000115 	stw	zero,4(r20)
    d254:	a1800315 	stw	r6,12(r20)
    d258:	a2000317 	ldw	r8,12(r20)
    d25c:	a2400417 	ldw	r9,16(r20)
    d260:	00bfffc4 	movi	r2,-1
    d264:	408b883a 	add	r5,r8,r2
    d268:	2a09803a 	cmpltu	r4,r5,r8
    d26c:	488d883a 	add	r6,r9,r2
    d270:	01c40034 	movhi	r7,4096
    d274:	39ffffc4 	addi	r7,r7,-1
    d278:	218d883a 	add	r6,r4,r6
    d27c:	39801736 	bltu	r7,r6,d2dc <_fpadd_parts+0x1a8>
    d280:	31c06526 	beq	r6,r7,d418 <_fpadd_parts+0x2e4>
    d284:	a3000217 	ldw	r12,8(r20)
    d288:	4209883a 	add	r4,r8,r8
    d28c:	00bfffc4 	movi	r2,-1
    d290:	220f803a 	cmpltu	r7,r4,r8
    d294:	4a4b883a 	add	r5,r9,r9
    d298:	394f883a 	add	r7,r7,r5
    d29c:	2095883a 	add	r10,r4,r2
    d2a0:	3897883a 	add	r11,r7,r2
    d2a4:	510d803a 	cmpltu	r6,r10,r4
    d2a8:	6099883a 	add	r12,r12,r2
    d2ac:	32d7883a 	add	r11,r6,r11
    d2b0:	00840034 	movhi	r2,4096
    d2b4:	10bfffc4 	addi	r2,r2,-1
    d2b8:	2011883a 	mov	r8,r4
    d2bc:	3813883a 	mov	r9,r7
    d2c0:	a1000315 	stw	r4,12(r20)
    d2c4:	a1c00415 	stw	r7,16(r20)
    d2c8:	a3000215 	stw	r12,8(r20)
    d2cc:	12c00336 	bltu	r2,r11,d2dc <_fpadd_parts+0x1a8>
    d2d0:	58bfed1e 	bne	r11,r2,d288 <_fpadd_parts+0x154>
    d2d4:	00bfff84 	movi	r2,-2
    d2d8:	12bfeb2e 	bgeu	r2,r10,d288 <_fpadd_parts+0x154>
    d2dc:	a2800417 	ldw	r10,16(r20)
    d2e0:	008000c4 	movi	r2,3
    d2e4:	00c80034 	movhi	r3,8192
    d2e8:	18ffffc4 	addi	r3,r3,-1
    d2ec:	a2400317 	ldw	r9,12(r20)
    d2f0:	a0800015 	stw	r2,0(r20)
    d2f4:	1a802336 	bltu	r3,r10,d384 <_fpadd_parts+0x250>
    d2f8:	a027883a 	mov	r19,r20
    d2fc:	9805883a 	mov	r2,r19
    d300:	ddc00717 	ldw	r23,28(sp)
    d304:	dd800617 	ldw	r22,24(sp)
    d308:	dd400517 	ldw	r21,20(sp)
    d30c:	dd000417 	ldw	r20,16(sp)
    d310:	dcc00317 	ldw	r19,12(sp)
    d314:	dc800217 	ldw	r18,8(sp)
    d318:	dc400117 	ldw	r17,4(sp)
    d31c:	dc000017 	ldw	r16,0(sp)
    d320:	dec00804 	addi	sp,sp,32
    d324:	f800283a 	ret
    d328:	20fff41e 	bne	r4,r3,d2fc <_fpadd_parts+0x1c8>
    d32c:	31000015 	stw	r4,0(r6)
    d330:	98800117 	ldw	r2,4(r19)
    d334:	30800115 	stw	r2,4(r6)
    d338:	98c00217 	ldw	r3,8(r19)
    d33c:	30c00215 	stw	r3,8(r6)
    d340:	98800317 	ldw	r2,12(r19)
    d344:	30800315 	stw	r2,12(r6)
    d348:	98c00417 	ldw	r3,16(r19)
    d34c:	30c00415 	stw	r3,16(r6)
    d350:	98800117 	ldw	r2,4(r19)
    d354:	28c00117 	ldw	r3,4(r5)
    d358:	3027883a 	mov	r19,r6
    d35c:	10c4703a 	and	r2,r2,r3
    d360:	30800115 	stw	r2,4(r6)
    d364:	003fe506 	br	d2fc <_fpadd_parts+0x1c8>
    d368:	1dc02616 	blt	r3,r23,d404 <_fpadd_parts+0x2d0>
    d36c:	0023883a 	mov	r17,zero
    d370:	182f883a 	mov	r23,r3
    d374:	0025883a 	mov	r18,zero
    d378:	003fa806 	br	d21c <_fpadd_parts+0xe8>
    d37c:	a827883a 	mov	r19,r21
    d380:	003fde06 	br	d2fc <_fpadd_parts+0x1c8>
    d384:	01800044 	movi	r6,1
    d388:	500497fa 	slli	r2,r10,31
    d38c:	4808d07a 	srli	r4,r9,1
    d390:	518ad83a 	srl	r5,r10,r6
    d394:	a2000217 	ldw	r8,8(r20)
    d398:	1108b03a 	or	r4,r2,r4
    d39c:	0007883a 	mov	r3,zero
    d3a0:	4984703a 	and	r2,r9,r6
    d3a4:	208cb03a 	or	r6,r4,r2
    d3a8:	28ceb03a 	or	r7,r5,r3
    d3ac:	42000044 	addi	r8,r8,1
    d3b0:	a027883a 	mov	r19,r20
    d3b4:	a1c00415 	stw	r7,16(r20)
    d3b8:	a2000215 	stw	r8,8(r20)
    d3bc:	a1800315 	stw	r6,12(r20)
    d3c0:	003fce06 	br	d2fc <_fpadd_parts+0x1c8>
    d3c4:	8bc5c83a 	sub	r2,r17,r15
    d3c8:	8889803a 	cmpltu	r4,r17,r2
    d3cc:	9407c83a 	sub	r3,r18,r16
    d3d0:	1909c83a 	sub	r4,r3,r4
    d3d4:	100d883a 	mov	r6,r2
    d3d8:	200f883a 	mov	r7,r4
    d3dc:	003f9906 	br	d244 <_fpadd_parts+0x110>
    d3e0:	7c45883a 	add	r2,r15,r17
    d3e4:	13c9803a 	cmpltu	r4,r2,r15
    d3e8:	8487883a 	add	r3,r16,r18
    d3ec:	20c9883a 	add	r4,r4,r3
    d3f0:	a1400115 	stw	r5,4(r20)
    d3f4:	a5c00215 	stw	r23,8(r20)
    d3f8:	a0800315 	stw	r2,12(r20)
    d3fc:	a1000415 	stw	r4,16(r20)
    d400:	003fb606 	br	d2dc <_fpadd_parts+0x1a8>
    d404:	001f883a 	mov	r15,zero
    d408:	0021883a 	mov	r16,zero
    d40c:	003f8306 	br	d21c <_fpadd_parts+0xe8>
    d410:	018dc83a 	sub	r6,zero,r6
    d414:	003f6706 	br	d1b4 <_fpadd_parts+0x80>
    d418:	00bfff84 	movi	r2,-2
    d41c:	117faf36 	bltu	r2,r5,d2dc <_fpadd_parts+0x1a8>
    d420:	003f9806 	br	d284 <_fpadd_parts+0x150>
    d424:	0005883a 	mov	r2,zero
    d428:	1189c83a 	sub	r4,r2,r6
    d42c:	1105803a 	cmpltu	r2,r2,r4
    d430:	01cbc83a 	sub	r5,zero,r7
    d434:	2885c83a 	sub	r2,r5,r2
    d438:	01800044 	movi	r6,1
    d43c:	a1800115 	stw	r6,4(r20)
    d440:	a5c00215 	stw	r23,8(r20)
    d444:	a1000315 	stw	r4,12(r20)
    d448:	a0800415 	stw	r2,16(r20)
    d44c:	003f8206 	br	d258 <_fpadd_parts+0x124>
    d450:	203f7226 	beq	r4,zero,d21c <_fpadd_parts+0xe8>
    d454:	35bff804 	addi	r22,r6,-32
    d458:	b9af883a 	add	r23,r23,r6
    d45c:	b0003116 	blt	r22,zero,d524 <_fpadd_parts+0x3f0>
    d460:	959ad83a 	srl	r13,r18,r22
    d464:	001d883a 	mov	r14,zero
    d468:	000f883a 	mov	r7,zero
    d46c:	01000044 	movi	r4,1
    d470:	0011883a 	mov	r8,zero
    d474:	b0002516 	blt	r22,zero,d50c <_fpadd_parts+0x3d8>
    d478:	2594983a 	sll	r10,r4,r22
    d47c:	0013883a 	mov	r9,zero
    d480:	00bfffc4 	movi	r2,-1
    d484:	4889883a 	add	r4,r9,r2
    d488:	508b883a 	add	r5,r10,r2
    d48c:	224d803a 	cmpltu	r6,r4,r9
    d490:	314b883a 	add	r5,r6,r5
    d494:	8904703a 	and	r2,r17,r4
    d498:	9146703a 	and	r3,r18,r5
    d49c:	10c4b03a 	or	r2,r2,r3
    d4a0:	10000226 	beq	r2,zero,d4ac <_fpadd_parts+0x378>
    d4a4:	01c00044 	movi	r7,1
    d4a8:	0011883a 	mov	r8,zero
    d4ac:	69e2b03a 	or	r17,r13,r7
    d4b0:	7224b03a 	or	r18,r14,r8
    d4b4:	003f5906 	br	d21c <_fpadd_parts+0xe8>
    d4b8:	8407883a 	add	r3,r16,r16
    d4bc:	008007c4 	movi	r2,31
    d4c0:	1185c83a 	sub	r2,r2,r6
    d4c4:	1886983a 	sll	r3,r3,r2
    d4c8:	7996d83a 	srl	r11,r15,r6
    d4cc:	8198d83a 	srl	r12,r16,r6
    d4d0:	1ad6b03a 	or	r11,r3,r11
    d4d4:	003f3e06 	br	d1d0 <_fpadd_parts+0x9c>
    d4d8:	2006d07a 	srli	r3,r4,1
    d4dc:	008007c4 	movi	r2,31
    d4e0:	1185c83a 	sub	r2,r2,r6
    d4e4:	1890d83a 	srl	r8,r3,r2
    d4e8:	218e983a 	sll	r7,r4,r6
    d4ec:	003f3e06 	br	d1e8 <_fpadd_parts+0xb4>
    d4f0:	113f821e 	bne	r2,r4,d2fc <_fpadd_parts+0x1c8>
    d4f4:	28c00117 	ldw	r3,4(r5)
    d4f8:	98800117 	ldw	r2,4(r19)
    d4fc:	10ff7f26 	beq	r2,r3,d2fc <_fpadd_parts+0x1c8>
    d500:	04c20034 	movhi	r19,2048
    d504:	9cc09904 	addi	r19,r19,612
    d508:	003f7c06 	br	d2fc <_fpadd_parts+0x1c8>
    d50c:	2006d07a 	srli	r3,r4,1
    d510:	008007c4 	movi	r2,31
    d514:	1185c83a 	sub	r2,r2,r6
    d518:	1894d83a 	srl	r10,r3,r2
    d51c:	2192983a 	sll	r9,r4,r6
    d520:	003fd706 	br	d480 <_fpadd_parts+0x34c>
    d524:	9487883a 	add	r3,r18,r18
    d528:	008007c4 	movi	r2,31
    d52c:	1185c83a 	sub	r2,r2,r6
    d530:	1886983a 	sll	r3,r3,r2
    d534:	899ad83a 	srl	r13,r17,r6
    d538:	919cd83a 	srl	r14,r18,r6
    d53c:	1b5ab03a 	or	r13,r3,r13
    d540:	003fc906 	br	d468 <_fpadd_parts+0x334>

0000d544 <__subdf3>:
    d544:	deffea04 	addi	sp,sp,-88
    d548:	dcc01415 	stw	r19,80(sp)
    d54c:	dcc00404 	addi	r19,sp,16
    d550:	2011883a 	mov	r8,r4
    d554:	2813883a 	mov	r9,r5
    d558:	dc401315 	stw	r17,76(sp)
    d55c:	d809883a 	mov	r4,sp
    d560:	980b883a 	mov	r5,r19
    d564:	dc400904 	addi	r17,sp,36
    d568:	dfc01515 	stw	ra,84(sp)
    d56c:	da400115 	stw	r9,4(sp)
    d570:	d9c00315 	stw	r7,12(sp)
    d574:	da000015 	stw	r8,0(sp)
    d578:	d9800215 	stw	r6,8(sp)
    d57c:	000e7d80 	call	e7d8 <__unpack_d>
    d580:	d9000204 	addi	r4,sp,8
    d584:	880b883a 	mov	r5,r17
    d588:	000e7d80 	call	e7d8 <__unpack_d>
    d58c:	d8800a17 	ldw	r2,40(sp)
    d590:	880b883a 	mov	r5,r17
    d594:	9809883a 	mov	r4,r19
    d598:	d9800e04 	addi	r6,sp,56
    d59c:	1080005c 	xori	r2,r2,1
    d5a0:	d8800a15 	stw	r2,40(sp)
    d5a4:	000d1340 	call	d134 <_fpadd_parts>
    d5a8:	1009883a 	mov	r4,r2
    d5ac:	000e4c40 	call	e4c4 <__pack_d>
    d5b0:	dfc01517 	ldw	ra,84(sp)
    d5b4:	dcc01417 	ldw	r19,80(sp)
    d5b8:	dc401317 	ldw	r17,76(sp)
    d5bc:	dec01604 	addi	sp,sp,88
    d5c0:	f800283a 	ret

0000d5c4 <__adddf3>:
    d5c4:	deffea04 	addi	sp,sp,-88
    d5c8:	dcc01415 	stw	r19,80(sp)
    d5cc:	dcc00404 	addi	r19,sp,16
    d5d0:	2011883a 	mov	r8,r4
    d5d4:	2813883a 	mov	r9,r5
    d5d8:	dc401315 	stw	r17,76(sp)
    d5dc:	d809883a 	mov	r4,sp
    d5e0:	980b883a 	mov	r5,r19
    d5e4:	dc400904 	addi	r17,sp,36
    d5e8:	dfc01515 	stw	ra,84(sp)
    d5ec:	da400115 	stw	r9,4(sp)
    d5f0:	d9c00315 	stw	r7,12(sp)
    d5f4:	da000015 	stw	r8,0(sp)
    d5f8:	d9800215 	stw	r6,8(sp)
    d5fc:	000e7d80 	call	e7d8 <__unpack_d>
    d600:	d9000204 	addi	r4,sp,8
    d604:	880b883a 	mov	r5,r17
    d608:	000e7d80 	call	e7d8 <__unpack_d>
    d60c:	d9800e04 	addi	r6,sp,56
    d610:	9809883a 	mov	r4,r19
    d614:	880b883a 	mov	r5,r17
    d618:	000d1340 	call	d134 <_fpadd_parts>
    d61c:	1009883a 	mov	r4,r2
    d620:	000e4c40 	call	e4c4 <__pack_d>
    d624:	dfc01517 	ldw	ra,84(sp)
    d628:	dcc01417 	ldw	r19,80(sp)
    d62c:	dc401317 	ldw	r17,76(sp)
    d630:	dec01604 	addi	sp,sp,88
    d634:	f800283a 	ret

0000d638 <__muldf3>:
    d638:	deffe004 	addi	sp,sp,-128
    d63c:	dc401815 	stw	r17,96(sp)
    d640:	dc400404 	addi	r17,sp,16
    d644:	2011883a 	mov	r8,r4
    d648:	2813883a 	mov	r9,r5
    d64c:	dc001715 	stw	r16,92(sp)
    d650:	d809883a 	mov	r4,sp
    d654:	880b883a 	mov	r5,r17
    d658:	dc000904 	addi	r16,sp,36
    d65c:	dfc01f15 	stw	ra,124(sp)
    d660:	da400115 	stw	r9,4(sp)
    d664:	d9c00315 	stw	r7,12(sp)
    d668:	da000015 	stw	r8,0(sp)
    d66c:	d9800215 	stw	r6,8(sp)
    d670:	ddc01e15 	stw	r23,120(sp)
    d674:	dd801d15 	stw	r22,116(sp)
    d678:	dd401c15 	stw	r21,112(sp)
    d67c:	dd001b15 	stw	r20,108(sp)
    d680:	dcc01a15 	stw	r19,104(sp)
    d684:	dc801915 	stw	r18,100(sp)
    d688:	000e7d80 	call	e7d8 <__unpack_d>
    d68c:	d9000204 	addi	r4,sp,8
    d690:	800b883a 	mov	r5,r16
    d694:	000e7d80 	call	e7d8 <__unpack_d>
    d698:	d9000417 	ldw	r4,16(sp)
    d69c:	00800044 	movi	r2,1
    d6a0:	1100102e 	bgeu	r2,r4,d6e4 <__muldf3+0xac>
    d6a4:	d8c00917 	ldw	r3,36(sp)
    d6a8:	10c0062e 	bgeu	r2,r3,d6c4 <__muldf3+0x8c>
    d6ac:	00800104 	movi	r2,4
    d6b0:	20800a26 	beq	r4,r2,d6dc <__muldf3+0xa4>
    d6b4:	1880cc26 	beq	r3,r2,d9e8 <__muldf3+0x3b0>
    d6b8:	00800084 	movi	r2,2
    d6bc:	20800926 	beq	r4,r2,d6e4 <__muldf3+0xac>
    d6c0:	1880191e 	bne	r3,r2,d728 <__muldf3+0xf0>
    d6c4:	d8c00a17 	ldw	r3,40(sp)
    d6c8:	d8800517 	ldw	r2,20(sp)
    d6cc:	8009883a 	mov	r4,r16
    d6d0:	10c4c03a 	cmpne	r2,r2,r3
    d6d4:	d8800a15 	stw	r2,40(sp)
    d6d8:	00000706 	br	d6f8 <__muldf3+0xc0>
    d6dc:	00800084 	movi	r2,2
    d6e0:	1880c326 	beq	r3,r2,d9f0 <__muldf3+0x3b8>
    d6e4:	d8800517 	ldw	r2,20(sp)
    d6e8:	d8c00a17 	ldw	r3,40(sp)
    d6ec:	8809883a 	mov	r4,r17
    d6f0:	10c4c03a 	cmpne	r2,r2,r3
    d6f4:	d8800515 	stw	r2,20(sp)
    d6f8:	000e4c40 	call	e4c4 <__pack_d>
    d6fc:	dfc01f17 	ldw	ra,124(sp)
    d700:	ddc01e17 	ldw	r23,120(sp)
    d704:	dd801d17 	ldw	r22,116(sp)
    d708:	dd401c17 	ldw	r21,112(sp)
    d70c:	dd001b17 	ldw	r20,108(sp)
    d710:	dcc01a17 	ldw	r19,104(sp)
    d714:	dc801917 	ldw	r18,100(sp)
    d718:	dc401817 	ldw	r17,96(sp)
    d71c:	dc001717 	ldw	r16,92(sp)
    d720:	dec02004 	addi	sp,sp,128
    d724:	f800283a 	ret
    d728:	dd800717 	ldw	r22,28(sp)
    d72c:	dc800c17 	ldw	r18,48(sp)
    d730:	002b883a 	mov	r21,zero
    d734:	0023883a 	mov	r17,zero
    d738:	a80b883a 	mov	r5,r21
    d73c:	b00d883a 	mov	r6,r22
    d740:	880f883a 	mov	r7,r17
    d744:	ddc00817 	ldw	r23,32(sp)
    d748:	dcc00d17 	ldw	r19,52(sp)
    d74c:	9009883a 	mov	r4,r18
    d750:	000e3ac0 	call	e3ac <__muldi3>
    d754:	001b883a 	mov	r13,zero
    d758:	680f883a 	mov	r7,r13
    d75c:	b009883a 	mov	r4,r22
    d760:	000b883a 	mov	r5,zero
    d764:	980d883a 	mov	r6,r19
    d768:	b82d883a 	mov	r22,r23
    d76c:	002f883a 	mov	r23,zero
    d770:	db401615 	stw	r13,88(sp)
    d774:	d8801315 	stw	r2,76(sp)
    d778:	d8c01415 	stw	r3,80(sp)
    d77c:	dcc01515 	stw	r19,84(sp)
    d780:	000e3ac0 	call	e3ac <__muldi3>
    d784:	b00d883a 	mov	r6,r22
    d788:	000b883a 	mov	r5,zero
    d78c:	9009883a 	mov	r4,r18
    d790:	b80f883a 	mov	r7,r23
    d794:	1021883a 	mov	r16,r2
    d798:	1823883a 	mov	r17,r3
    d79c:	000e3ac0 	call	e3ac <__muldi3>
    d7a0:	8085883a 	add	r2,r16,r2
    d7a4:	140d803a 	cmpltu	r6,r2,r16
    d7a8:	88c7883a 	add	r3,r17,r3
    d7ac:	30cd883a 	add	r6,r6,r3
    d7b0:	1029883a 	mov	r20,r2
    d7b4:	302b883a 	mov	r21,r6
    d7b8:	da801317 	ldw	r10,76(sp)
    d7bc:	dac01417 	ldw	r11,80(sp)
    d7c0:	db001517 	ldw	r12,84(sp)
    d7c4:	db401617 	ldw	r13,88(sp)
    d7c8:	3440612e 	bgeu	r6,r17,d950 <__muldf3+0x318>
    d7cc:	0009883a 	mov	r4,zero
    d7d0:	5105883a 	add	r2,r10,r4
    d7d4:	128d803a 	cmpltu	r6,r2,r10
    d7d8:	5d07883a 	add	r3,r11,r20
    d7dc:	30cd883a 	add	r6,r6,r3
    d7e0:	0021883a 	mov	r16,zero
    d7e4:	04400044 	movi	r17,1
    d7e8:	1025883a 	mov	r18,r2
    d7ec:	3027883a 	mov	r19,r6
    d7f0:	32c06236 	bltu	r6,r11,d97c <__muldf3+0x344>
    d7f4:	59807a26 	beq	r11,r6,d9e0 <__muldf3+0x3a8>
    d7f8:	680b883a 	mov	r5,r13
    d7fc:	b80f883a 	mov	r7,r23
    d800:	6009883a 	mov	r4,r12
    d804:	b00d883a 	mov	r6,r22
    d808:	000e3ac0 	call	e3ac <__muldi3>
    d80c:	1009883a 	mov	r4,r2
    d810:	000f883a 	mov	r7,zero
    d814:	1545883a 	add	r2,r2,r21
    d818:	1111803a 	cmpltu	r8,r2,r4
    d81c:	19c7883a 	add	r3,r3,r7
    d820:	40c7883a 	add	r3,r8,r3
    d824:	88cb883a 	add	r5,r17,r3
    d828:	d8c00617 	ldw	r3,24(sp)
    d82c:	8089883a 	add	r4,r16,r2
    d830:	d8800b17 	ldw	r2,44(sp)
    d834:	18c00104 	addi	r3,r3,4
    d838:	240d803a 	cmpltu	r6,r4,r16
    d83c:	10c7883a 	add	r3,r2,r3
    d840:	2013883a 	mov	r9,r4
    d844:	d8800a17 	ldw	r2,40(sp)
    d848:	d9000517 	ldw	r4,20(sp)
    d84c:	314d883a 	add	r6,r6,r5
    d850:	3015883a 	mov	r10,r6
    d854:	2088c03a 	cmpne	r4,r4,r2
    d858:	00880034 	movhi	r2,8192
    d85c:	10bfffc4 	addi	r2,r2,-1
    d860:	d9000f15 	stw	r4,60(sp)
    d864:	d8c01015 	stw	r3,64(sp)
    d868:	1180162e 	bgeu	r2,r6,d8c4 <__muldf3+0x28c>
    d86c:	1811883a 	mov	r8,r3
    d870:	101f883a 	mov	r15,r2
    d874:	980497fa 	slli	r2,r19,31
    d878:	9016d07a 	srli	r11,r18,1
    d87c:	500697fa 	slli	r3,r10,31
    d880:	480cd07a 	srli	r6,r9,1
    d884:	500ed07a 	srli	r7,r10,1
    d888:	12d6b03a 	or	r11,r2,r11
    d88c:	00800044 	movi	r2,1
    d890:	198cb03a 	or	r6,r3,r6
    d894:	4888703a 	and	r4,r9,r2
    d898:	9818d07a 	srli	r12,r19,1
    d89c:	001b883a 	mov	r13,zero
    d8a0:	03a00034 	movhi	r14,32768
    d8a4:	3013883a 	mov	r9,r6
    d8a8:	3815883a 	mov	r10,r7
    d8ac:	4091883a 	add	r8,r8,r2
    d8b0:	20000226 	beq	r4,zero,d8bc <__muldf3+0x284>
    d8b4:	5b64b03a 	or	r18,r11,r13
    d8b8:	63a6b03a 	or	r19,r12,r14
    d8bc:	7abfed36 	bltu	r15,r10,d874 <__muldf3+0x23c>
    d8c0:	da001015 	stw	r8,64(sp)
    d8c4:	00840034 	movhi	r2,4096
    d8c8:	10bfffc4 	addi	r2,r2,-1
    d8cc:	12801436 	bltu	r2,r10,d920 <__muldf3+0x2e8>
    d8d0:	da001017 	ldw	r8,64(sp)
    d8d4:	101f883a 	mov	r15,r2
    d8d8:	4a45883a 	add	r2,r9,r9
    d8dc:	124d803a 	cmpltu	r6,r2,r9
    d8e0:	5287883a 	add	r3,r10,r10
    d8e4:	9497883a 	add	r11,r18,r18
    d8e8:	5c8f803a 	cmpltu	r7,r11,r18
    d8ec:	9cd9883a 	add	r12,r19,r19
    d8f0:	01000044 	movi	r4,1
    d8f4:	30cd883a 	add	r6,r6,r3
    d8f8:	3b0f883a 	add	r7,r7,r12
    d8fc:	423fffc4 	addi	r8,r8,-1
    d900:	1013883a 	mov	r9,r2
    d904:	3015883a 	mov	r10,r6
    d908:	111ab03a 	or	r13,r2,r4
    d90c:	98003016 	blt	r19,zero,d9d0 <__muldf3+0x398>
    d910:	5825883a 	mov	r18,r11
    d914:	3827883a 	mov	r19,r7
    d918:	7abfef2e 	bgeu	r15,r10,d8d8 <__muldf3+0x2a0>
    d91c:	da001015 	stw	r8,64(sp)
    d920:	00803fc4 	movi	r2,255
    d924:	488e703a 	and	r7,r9,r2
    d928:	00802004 	movi	r2,128
    d92c:	0007883a 	mov	r3,zero
    d930:	0011883a 	mov	r8,zero
    d934:	38801826 	beq	r7,r2,d998 <__muldf3+0x360>
    d938:	008000c4 	movi	r2,3
    d93c:	d9000e04 	addi	r4,sp,56
    d940:	da801215 	stw	r10,72(sp)
    d944:	d8800e15 	stw	r2,56(sp)
    d948:	da401115 	stw	r9,68(sp)
    d94c:	003f6a06 	br	d6f8 <__muldf3+0xc0>
    d950:	89802126 	beq	r17,r6,d9d8 <__muldf3+0x3a0>
    d954:	0009883a 	mov	r4,zero
    d958:	5105883a 	add	r2,r10,r4
    d95c:	128d803a 	cmpltu	r6,r2,r10
    d960:	5d07883a 	add	r3,r11,r20
    d964:	30cd883a 	add	r6,r6,r3
    d968:	0021883a 	mov	r16,zero
    d96c:	0023883a 	mov	r17,zero
    d970:	1025883a 	mov	r18,r2
    d974:	3027883a 	mov	r19,r6
    d978:	32ff9e2e 	bgeu	r6,r11,d7f4 <__muldf3+0x1bc>
    d97c:	00800044 	movi	r2,1
    d980:	8089883a 	add	r4,r16,r2
    d984:	240d803a 	cmpltu	r6,r4,r16
    d988:	344d883a 	add	r6,r6,r17
    d98c:	2021883a 	mov	r16,r4
    d990:	3023883a 	mov	r17,r6
    d994:	003f9806 	br	d7f8 <__muldf3+0x1c0>
    d998:	403fe71e 	bne	r8,zero,d938 <__muldf3+0x300>
    d99c:	01004004 	movi	r4,256
    d9a0:	4904703a 	and	r2,r9,r4
    d9a4:	10c4b03a 	or	r2,r2,r3
    d9a8:	103fe31e 	bne	r2,zero,d938 <__muldf3+0x300>
    d9ac:	94c4b03a 	or	r2,r18,r19
    d9b0:	103fe126 	beq	r2,zero,d938 <__muldf3+0x300>
    d9b4:	49c5883a 	add	r2,r9,r7
    d9b8:	1251803a 	cmpltu	r8,r2,r9
    d9bc:	4291883a 	add	r8,r8,r10
    d9c0:	013fc004 	movi	r4,-256
    d9c4:	1112703a 	and	r9,r2,r4
    d9c8:	4015883a 	mov	r10,r8
    d9cc:	003fda06 	br	d938 <__muldf3+0x300>
    d9d0:	6813883a 	mov	r9,r13
    d9d4:	003fce06 	br	d910 <__muldf3+0x2d8>
    d9d8:	143f7c36 	bltu	r2,r16,d7cc <__muldf3+0x194>
    d9dc:	003fdd06 	br	d954 <__muldf3+0x31c>
    d9e0:	12bf852e 	bgeu	r2,r10,d7f8 <__muldf3+0x1c0>
    d9e4:	003fe506 	br	d97c <__muldf3+0x344>
    d9e8:	00800084 	movi	r2,2
    d9ec:	20bf351e 	bne	r4,r2,d6c4 <__muldf3+0x8c>
    d9f0:	01020034 	movhi	r4,2048
    d9f4:	21009904 	addi	r4,r4,612
    d9f8:	003f3f06 	br	d6f8 <__muldf3+0xc0>

0000d9fc <__divdf3>:
    d9fc:	deffed04 	addi	sp,sp,-76
    da00:	dcc01115 	stw	r19,68(sp)
    da04:	dcc00404 	addi	r19,sp,16
    da08:	2011883a 	mov	r8,r4
    da0c:	2813883a 	mov	r9,r5
    da10:	dc000e15 	stw	r16,56(sp)
    da14:	d809883a 	mov	r4,sp
    da18:	980b883a 	mov	r5,r19
    da1c:	dc000904 	addi	r16,sp,36
    da20:	dfc01215 	stw	ra,72(sp)
    da24:	da400115 	stw	r9,4(sp)
    da28:	d9c00315 	stw	r7,12(sp)
    da2c:	da000015 	stw	r8,0(sp)
    da30:	d9800215 	stw	r6,8(sp)
    da34:	dc801015 	stw	r18,64(sp)
    da38:	dc400f15 	stw	r17,60(sp)
    da3c:	000e7d80 	call	e7d8 <__unpack_d>
    da40:	d9000204 	addi	r4,sp,8
    da44:	800b883a 	mov	r5,r16
    da48:	000e7d80 	call	e7d8 <__unpack_d>
    da4c:	d9000417 	ldw	r4,16(sp)
    da50:	00800044 	movi	r2,1
    da54:	11000b2e 	bgeu	r2,r4,da84 <__divdf3+0x88>
    da58:	d9400917 	ldw	r5,36(sp)
    da5c:	1140762e 	bgeu	r2,r5,dc38 <__divdf3+0x23c>
    da60:	d8800517 	ldw	r2,20(sp)
    da64:	d8c00a17 	ldw	r3,40(sp)
    da68:	01800104 	movi	r6,4
    da6c:	10c4f03a 	xor	r2,r2,r3
    da70:	d8800515 	stw	r2,20(sp)
    da74:	21800226 	beq	r4,r6,da80 <__divdf3+0x84>
    da78:	00800084 	movi	r2,2
    da7c:	2080141e 	bne	r4,r2,dad0 <__divdf3+0xd4>
    da80:	29000926 	beq	r5,r4,daa8 <__divdf3+0xac>
    da84:	9809883a 	mov	r4,r19
    da88:	000e4c40 	call	e4c4 <__pack_d>
    da8c:	dfc01217 	ldw	ra,72(sp)
    da90:	dcc01117 	ldw	r19,68(sp)
    da94:	dc801017 	ldw	r18,64(sp)
    da98:	dc400f17 	ldw	r17,60(sp)
    da9c:	dc000e17 	ldw	r16,56(sp)
    daa0:	dec01304 	addi	sp,sp,76
    daa4:	f800283a 	ret
    daa8:	01020034 	movhi	r4,2048
    daac:	21009904 	addi	r4,r4,612
    dab0:	000e4c40 	call	e4c4 <__pack_d>
    dab4:	dfc01217 	ldw	ra,72(sp)
    dab8:	dcc01117 	ldw	r19,68(sp)
    dabc:	dc801017 	ldw	r18,64(sp)
    dac0:	dc400f17 	ldw	r17,60(sp)
    dac4:	dc000e17 	ldw	r16,56(sp)
    dac8:	dec01304 	addi	sp,sp,76
    dacc:	f800283a 	ret
    dad0:	29805b26 	beq	r5,r6,dc40 <__divdf3+0x244>
    dad4:	28802d26 	beq	r5,r2,db8c <__divdf3+0x190>
    dad8:	d8c00617 	ldw	r3,24(sp)
    dadc:	d8800b17 	ldw	r2,44(sp)
    dae0:	d9c00817 	ldw	r7,32(sp)
    dae4:	dc400d17 	ldw	r17,52(sp)
    dae8:	188bc83a 	sub	r5,r3,r2
    daec:	d9800717 	ldw	r6,28(sp)
    daf0:	dc000c17 	ldw	r16,48(sp)
    daf4:	d9400615 	stw	r5,24(sp)
    daf8:	3c403836 	bltu	r7,r17,dbdc <__divdf3+0x1e0>
    dafc:	89c03626 	beq	r17,r7,dbd8 <__divdf3+0x1dc>
    db00:	0015883a 	mov	r10,zero
    db04:	001d883a 	mov	r14,zero
    db08:	02c40034 	movhi	r11,4096
    db0c:	001f883a 	mov	r15,zero
    db10:	003f883a 	mov	ra,zero
    db14:	04800f44 	movi	r18,61
    db18:	00000f06 	br	db58 <__divdf3+0x15c>
    db1c:	601d883a 	mov	r14,r12
    db20:	681f883a 	mov	r15,r13
    db24:	400d883a 	mov	r6,r8
    db28:	100f883a 	mov	r7,r2
    db2c:	3191883a 	add	r8,r6,r6
    db30:	5808d07a 	srli	r4,r11,1
    db34:	4185803a 	cmpltu	r2,r8,r6
    db38:	39d3883a 	add	r9,r7,r7
    db3c:	28c6b03a 	or	r3,r5,r3
    db40:	1245883a 	add	r2,r2,r9
    db44:	1815883a 	mov	r10,r3
    db48:	2017883a 	mov	r11,r4
    db4c:	400d883a 	mov	r6,r8
    db50:	100f883a 	mov	r7,r2
    db54:	fc801726 	beq	ra,r18,dbb4 <__divdf3+0x1b8>
    db58:	580a97fa 	slli	r5,r11,31
    db5c:	5006d07a 	srli	r3,r10,1
    db60:	ffc00044 	addi	ra,ra,1
    db64:	3c7ff136 	bltu	r7,r17,db2c <__divdf3+0x130>
    db68:	3411c83a 	sub	r8,r6,r16
    db6c:	3205803a 	cmpltu	r2,r6,r8
    db70:	3c53c83a 	sub	r9,r7,r17
    db74:	7298b03a 	or	r12,r14,r10
    db78:	7adab03a 	or	r13,r15,r11
    db7c:	4885c83a 	sub	r2,r9,r2
    db80:	89ffe61e 	bne	r17,r7,db1c <__divdf3+0x120>
    db84:	343fe936 	bltu	r6,r16,db2c <__divdf3+0x130>
    db88:	003fe406 	br	db1c <__divdf3+0x120>
    db8c:	9809883a 	mov	r4,r19
    db90:	d9800415 	stw	r6,16(sp)
    db94:	000e4c40 	call	e4c4 <__pack_d>
    db98:	dfc01217 	ldw	ra,72(sp)
    db9c:	dcc01117 	ldw	r19,68(sp)
    dba0:	dc801017 	ldw	r18,64(sp)
    dba4:	dc400f17 	ldw	r17,60(sp)
    dba8:	dc000e17 	ldw	r16,56(sp)
    dbac:	dec01304 	addi	sp,sp,76
    dbb0:	f800283a 	ret
    dbb4:	00803fc4 	movi	r2,255
    dbb8:	7090703a 	and	r8,r14,r2
    dbbc:	00802004 	movi	r2,128
    dbc0:	0007883a 	mov	r3,zero
    dbc4:	0013883a 	mov	r9,zero
    dbc8:	40800d26 	beq	r8,r2,dc00 <__divdf3+0x204>
    dbcc:	dbc00815 	stw	r15,32(sp)
    dbd0:	db800715 	stw	r14,28(sp)
    dbd4:	003fab06 	br	da84 <__divdf3+0x88>
    dbd8:	343fc92e 	bgeu	r6,r16,db00 <__divdf3+0x104>
    dbdc:	3185883a 	add	r2,r6,r6
    dbe0:	1189803a 	cmpltu	r4,r2,r6
    dbe4:	39c7883a 	add	r3,r7,r7
    dbe8:	20c9883a 	add	r4,r4,r3
    dbec:	297fffc4 	addi	r5,r5,-1
    dbf0:	100d883a 	mov	r6,r2
    dbf4:	200f883a 	mov	r7,r4
    dbf8:	d9400615 	stw	r5,24(sp)
    dbfc:	003fc006 	br	db00 <__divdf3+0x104>
    dc00:	483ff21e 	bne	r9,zero,dbcc <__divdf3+0x1d0>
    dc04:	01004004 	movi	r4,256
    dc08:	7104703a 	and	r2,r14,r4
    dc0c:	10c4b03a 	or	r2,r2,r3
    dc10:	103fee1e 	bne	r2,zero,dbcc <__divdf3+0x1d0>
    dc14:	31c4b03a 	or	r2,r6,r7
    dc18:	103fec26 	beq	r2,zero,dbcc <__divdf3+0x1d0>
    dc1c:	7205883a 	add	r2,r14,r8
    dc20:	1391803a 	cmpltu	r8,r2,r14
    dc24:	43d1883a 	add	r8,r8,r15
    dc28:	013fc004 	movi	r4,-256
    dc2c:	111c703a 	and	r14,r2,r4
    dc30:	401f883a 	mov	r15,r8
    dc34:	003fe506 	br	dbcc <__divdf3+0x1d0>
    dc38:	8009883a 	mov	r4,r16
    dc3c:	003f9206 	br	da88 <__divdf3+0x8c>
    dc40:	9809883a 	mov	r4,r19
    dc44:	d8000715 	stw	zero,28(sp)
    dc48:	d8000815 	stw	zero,32(sp)
    dc4c:	d8000615 	stw	zero,24(sp)
    dc50:	003f8d06 	br	da88 <__divdf3+0x8c>

0000dc54 <__eqdf2>:
    dc54:	deffef04 	addi	sp,sp,-68
    dc58:	dc400f15 	stw	r17,60(sp)
    dc5c:	dc400404 	addi	r17,sp,16
    dc60:	2005883a 	mov	r2,r4
    dc64:	2807883a 	mov	r3,r5
    dc68:	dc000e15 	stw	r16,56(sp)
    dc6c:	d809883a 	mov	r4,sp
    dc70:	880b883a 	mov	r5,r17
    dc74:	dc000904 	addi	r16,sp,36
    dc78:	d8c00115 	stw	r3,4(sp)
    dc7c:	d8800015 	stw	r2,0(sp)
    dc80:	d9800215 	stw	r6,8(sp)
    dc84:	dfc01015 	stw	ra,64(sp)
    dc88:	d9c00315 	stw	r7,12(sp)
    dc8c:	000e7d80 	call	e7d8 <__unpack_d>
    dc90:	d9000204 	addi	r4,sp,8
    dc94:	800b883a 	mov	r5,r16
    dc98:	000e7d80 	call	e7d8 <__unpack_d>
    dc9c:	d8800417 	ldw	r2,16(sp)
    dca0:	00c00044 	movi	r3,1
    dca4:	180d883a 	mov	r6,r3
    dca8:	1880062e 	bgeu	r3,r2,dcc4 <__eqdf2+0x70>
    dcac:	d8800917 	ldw	r2,36(sp)
    dcb0:	8809883a 	mov	r4,r17
    dcb4:	800b883a 	mov	r5,r16
    dcb8:	1880022e 	bgeu	r3,r2,dcc4 <__eqdf2+0x70>
    dcbc:	000e9100 	call	e910 <__fpcmp_parts_d>
    dcc0:	100d883a 	mov	r6,r2
    dcc4:	3005883a 	mov	r2,r6
    dcc8:	dfc01017 	ldw	ra,64(sp)
    dccc:	dc400f17 	ldw	r17,60(sp)
    dcd0:	dc000e17 	ldw	r16,56(sp)
    dcd4:	dec01104 	addi	sp,sp,68
    dcd8:	f800283a 	ret

0000dcdc <__nedf2>:
    dcdc:	deffef04 	addi	sp,sp,-68
    dce0:	dc400f15 	stw	r17,60(sp)
    dce4:	dc400404 	addi	r17,sp,16
    dce8:	2005883a 	mov	r2,r4
    dcec:	2807883a 	mov	r3,r5
    dcf0:	dc000e15 	stw	r16,56(sp)
    dcf4:	d809883a 	mov	r4,sp
    dcf8:	880b883a 	mov	r5,r17
    dcfc:	dc000904 	addi	r16,sp,36
    dd00:	d8c00115 	stw	r3,4(sp)
    dd04:	d8800015 	stw	r2,0(sp)
    dd08:	d9800215 	stw	r6,8(sp)
    dd0c:	dfc01015 	stw	ra,64(sp)
    dd10:	d9c00315 	stw	r7,12(sp)
    dd14:	000e7d80 	call	e7d8 <__unpack_d>
    dd18:	d9000204 	addi	r4,sp,8
    dd1c:	800b883a 	mov	r5,r16
    dd20:	000e7d80 	call	e7d8 <__unpack_d>
    dd24:	d8800417 	ldw	r2,16(sp)
    dd28:	00c00044 	movi	r3,1
    dd2c:	180d883a 	mov	r6,r3
    dd30:	1880062e 	bgeu	r3,r2,dd4c <__nedf2+0x70>
    dd34:	d8800917 	ldw	r2,36(sp)
    dd38:	8809883a 	mov	r4,r17
    dd3c:	800b883a 	mov	r5,r16
    dd40:	1880022e 	bgeu	r3,r2,dd4c <__nedf2+0x70>
    dd44:	000e9100 	call	e910 <__fpcmp_parts_d>
    dd48:	100d883a 	mov	r6,r2
    dd4c:	3005883a 	mov	r2,r6
    dd50:	dfc01017 	ldw	ra,64(sp)
    dd54:	dc400f17 	ldw	r17,60(sp)
    dd58:	dc000e17 	ldw	r16,56(sp)
    dd5c:	dec01104 	addi	sp,sp,68
    dd60:	f800283a 	ret

0000dd64 <__gtdf2>:
    dd64:	deffef04 	addi	sp,sp,-68
    dd68:	dc400f15 	stw	r17,60(sp)
    dd6c:	dc400404 	addi	r17,sp,16
    dd70:	2005883a 	mov	r2,r4
    dd74:	2807883a 	mov	r3,r5
    dd78:	dc000e15 	stw	r16,56(sp)
    dd7c:	d809883a 	mov	r4,sp
    dd80:	880b883a 	mov	r5,r17
    dd84:	dc000904 	addi	r16,sp,36
    dd88:	d8c00115 	stw	r3,4(sp)
    dd8c:	d8800015 	stw	r2,0(sp)
    dd90:	d9800215 	stw	r6,8(sp)
    dd94:	dfc01015 	stw	ra,64(sp)
    dd98:	d9c00315 	stw	r7,12(sp)
    dd9c:	000e7d80 	call	e7d8 <__unpack_d>
    dda0:	d9000204 	addi	r4,sp,8
    dda4:	800b883a 	mov	r5,r16
    dda8:	000e7d80 	call	e7d8 <__unpack_d>
    ddac:	d8800417 	ldw	r2,16(sp)
    ddb0:	00c00044 	movi	r3,1
    ddb4:	01bfffc4 	movi	r6,-1
    ddb8:	1880062e 	bgeu	r3,r2,ddd4 <__gtdf2+0x70>
    ddbc:	d8800917 	ldw	r2,36(sp)
    ddc0:	8809883a 	mov	r4,r17
    ddc4:	800b883a 	mov	r5,r16
    ddc8:	1880022e 	bgeu	r3,r2,ddd4 <__gtdf2+0x70>
    ddcc:	000e9100 	call	e910 <__fpcmp_parts_d>
    ddd0:	100d883a 	mov	r6,r2
    ddd4:	3005883a 	mov	r2,r6
    ddd8:	dfc01017 	ldw	ra,64(sp)
    dddc:	dc400f17 	ldw	r17,60(sp)
    dde0:	dc000e17 	ldw	r16,56(sp)
    dde4:	dec01104 	addi	sp,sp,68
    dde8:	f800283a 	ret

0000ddec <__gedf2>:
    ddec:	deffef04 	addi	sp,sp,-68
    ddf0:	dc400f15 	stw	r17,60(sp)
    ddf4:	dc400404 	addi	r17,sp,16
    ddf8:	2005883a 	mov	r2,r4
    ddfc:	2807883a 	mov	r3,r5
    de00:	dc000e15 	stw	r16,56(sp)
    de04:	d809883a 	mov	r4,sp
    de08:	880b883a 	mov	r5,r17
    de0c:	dc000904 	addi	r16,sp,36
    de10:	d8c00115 	stw	r3,4(sp)
    de14:	d8800015 	stw	r2,0(sp)
    de18:	d9800215 	stw	r6,8(sp)
    de1c:	dfc01015 	stw	ra,64(sp)
    de20:	d9c00315 	stw	r7,12(sp)
    de24:	000e7d80 	call	e7d8 <__unpack_d>
    de28:	d9000204 	addi	r4,sp,8
    de2c:	800b883a 	mov	r5,r16
    de30:	000e7d80 	call	e7d8 <__unpack_d>
    de34:	d8800417 	ldw	r2,16(sp)
    de38:	00c00044 	movi	r3,1
    de3c:	01bfffc4 	movi	r6,-1
    de40:	1880062e 	bgeu	r3,r2,de5c <__gedf2+0x70>
    de44:	d8800917 	ldw	r2,36(sp)
    de48:	8809883a 	mov	r4,r17
    de4c:	800b883a 	mov	r5,r16
    de50:	1880022e 	bgeu	r3,r2,de5c <__gedf2+0x70>
    de54:	000e9100 	call	e910 <__fpcmp_parts_d>
    de58:	100d883a 	mov	r6,r2
    de5c:	3005883a 	mov	r2,r6
    de60:	dfc01017 	ldw	ra,64(sp)
    de64:	dc400f17 	ldw	r17,60(sp)
    de68:	dc000e17 	ldw	r16,56(sp)
    de6c:	dec01104 	addi	sp,sp,68
    de70:	f800283a 	ret

0000de74 <__ltdf2>:
    de74:	deffef04 	addi	sp,sp,-68
    de78:	dc400f15 	stw	r17,60(sp)
    de7c:	dc400404 	addi	r17,sp,16
    de80:	2005883a 	mov	r2,r4
    de84:	2807883a 	mov	r3,r5
    de88:	dc000e15 	stw	r16,56(sp)
    de8c:	d809883a 	mov	r4,sp
    de90:	880b883a 	mov	r5,r17
    de94:	dc000904 	addi	r16,sp,36
    de98:	d8c00115 	stw	r3,4(sp)
    de9c:	d8800015 	stw	r2,0(sp)
    dea0:	d9800215 	stw	r6,8(sp)
    dea4:	dfc01015 	stw	ra,64(sp)
    dea8:	d9c00315 	stw	r7,12(sp)
    deac:	000e7d80 	call	e7d8 <__unpack_d>
    deb0:	d9000204 	addi	r4,sp,8
    deb4:	800b883a 	mov	r5,r16
    deb8:	000e7d80 	call	e7d8 <__unpack_d>
    debc:	d8800417 	ldw	r2,16(sp)
    dec0:	00c00044 	movi	r3,1
    dec4:	180d883a 	mov	r6,r3
    dec8:	1880062e 	bgeu	r3,r2,dee4 <__ltdf2+0x70>
    decc:	d8800917 	ldw	r2,36(sp)
    ded0:	8809883a 	mov	r4,r17
    ded4:	800b883a 	mov	r5,r16
    ded8:	1880022e 	bgeu	r3,r2,dee4 <__ltdf2+0x70>
    dedc:	000e9100 	call	e910 <__fpcmp_parts_d>
    dee0:	100d883a 	mov	r6,r2
    dee4:	3005883a 	mov	r2,r6
    dee8:	dfc01017 	ldw	ra,64(sp)
    deec:	dc400f17 	ldw	r17,60(sp)
    def0:	dc000e17 	ldw	r16,56(sp)
    def4:	dec01104 	addi	sp,sp,68
    def8:	f800283a 	ret

0000defc <__floatsidf>:
    defc:	2006d7fa 	srli	r3,r4,31
    df00:	defff604 	addi	sp,sp,-40
    df04:	008000c4 	movi	r2,3
    df08:	dfc00915 	stw	ra,36(sp)
    df0c:	dcc00815 	stw	r19,32(sp)
    df10:	dc800715 	stw	r18,28(sp)
    df14:	dc400615 	stw	r17,24(sp)
    df18:	dc000515 	stw	r16,20(sp)
    df1c:	d8800015 	stw	r2,0(sp)
    df20:	d8c00115 	stw	r3,4(sp)
    df24:	20000f1e 	bne	r4,zero,df64 <__floatsidf+0x68>
    df28:	00800084 	movi	r2,2
    df2c:	d8800015 	stw	r2,0(sp)
    df30:	d809883a 	mov	r4,sp
    df34:	000e4c40 	call	e4c4 <__pack_d>
    df38:	1009883a 	mov	r4,r2
    df3c:	180b883a 	mov	r5,r3
    df40:	2005883a 	mov	r2,r4
    df44:	2807883a 	mov	r3,r5
    df48:	dfc00917 	ldw	ra,36(sp)
    df4c:	dcc00817 	ldw	r19,32(sp)
    df50:	dc800717 	ldw	r18,28(sp)
    df54:	dc400617 	ldw	r17,24(sp)
    df58:	dc000517 	ldw	r16,20(sp)
    df5c:	dec00a04 	addi	sp,sp,40
    df60:	f800283a 	ret
    df64:	00800f04 	movi	r2,60
    df68:	1807003a 	cmpeq	r3,r3,zero
    df6c:	d8800215 	stw	r2,8(sp)
    df70:	18001126 	beq	r3,zero,dfb8 <__floatsidf+0xbc>
    df74:	0027883a 	mov	r19,zero
    df78:	2025883a 	mov	r18,r4
    df7c:	d9000315 	stw	r4,12(sp)
    df80:	dcc00415 	stw	r19,16(sp)
    df84:	000e4440 	call	e444 <__clzsi2>
    df88:	11000744 	addi	r4,r2,29
    df8c:	013fe80e 	bge	zero,r4,df30 <__floatsidf+0x34>
    df90:	10bfff44 	addi	r2,r2,-3
    df94:	10000c16 	blt	r2,zero,dfc8 <__floatsidf+0xcc>
    df98:	90a2983a 	sll	r17,r18,r2
    df9c:	0021883a 	mov	r16,zero
    dfa0:	d8800217 	ldw	r2,8(sp)
    dfa4:	dc400415 	stw	r17,16(sp)
    dfa8:	dc000315 	stw	r16,12(sp)
    dfac:	1105c83a 	sub	r2,r2,r4
    dfb0:	d8800215 	stw	r2,8(sp)
    dfb4:	003fde06 	br	df30 <__floatsidf+0x34>
    dfb8:	00a00034 	movhi	r2,32768
    dfbc:	20800a26 	beq	r4,r2,dfe8 <__floatsidf+0xec>
    dfc0:	0109c83a 	sub	r4,zero,r4
    dfc4:	003feb06 	br	df74 <__floatsidf+0x78>
    dfc8:	9006d07a 	srli	r3,r18,1
    dfcc:	008007c4 	movi	r2,31
    dfd0:	1105c83a 	sub	r2,r2,r4
    dfd4:	1886d83a 	srl	r3,r3,r2
    dfd8:	9922983a 	sll	r17,r19,r4
    dfdc:	9120983a 	sll	r16,r18,r4
    dfe0:	1c62b03a 	or	r17,r3,r17
    dfe4:	003fee06 	br	dfa0 <__floatsidf+0xa4>
    dfe8:	0009883a 	mov	r4,zero
    dfec:	01707834 	movhi	r5,49632
    dff0:	003fd306 	br	df40 <__floatsidf+0x44>

0000dff4 <__fixdfsi>:
    dff4:	defff804 	addi	sp,sp,-32
    dff8:	2005883a 	mov	r2,r4
    dffc:	2807883a 	mov	r3,r5
    e000:	d809883a 	mov	r4,sp
    e004:	d9400204 	addi	r5,sp,8
    e008:	d8c00115 	stw	r3,4(sp)
    e00c:	d8800015 	stw	r2,0(sp)
    e010:	dfc00715 	stw	ra,28(sp)
    e014:	000e7d80 	call	e7d8 <__unpack_d>
    e018:	d8c00217 	ldw	r3,8(sp)
    e01c:	00800084 	movi	r2,2
    e020:	1880051e 	bne	r3,r2,e038 <__fixdfsi+0x44>
    e024:	0007883a 	mov	r3,zero
    e028:	1805883a 	mov	r2,r3
    e02c:	dfc00717 	ldw	ra,28(sp)
    e030:	dec00804 	addi	sp,sp,32
    e034:	f800283a 	ret
    e038:	00800044 	movi	r2,1
    e03c:	10fff92e 	bgeu	r2,r3,e024 <__fixdfsi+0x30>
    e040:	00800104 	movi	r2,4
    e044:	18800426 	beq	r3,r2,e058 <__fixdfsi+0x64>
    e048:	d8c00417 	ldw	r3,16(sp)
    e04c:	183ff516 	blt	r3,zero,e024 <__fixdfsi+0x30>
    e050:	00800784 	movi	r2,30
    e054:	10c0080e 	bge	r2,r3,e078 <__fixdfsi+0x84>
    e058:	d8800317 	ldw	r2,12(sp)
    e05c:	1000121e 	bne	r2,zero,e0a8 <__fixdfsi+0xb4>
    e060:	00e00034 	movhi	r3,32768
    e064:	18ffffc4 	addi	r3,r3,-1
    e068:	1805883a 	mov	r2,r3
    e06c:	dfc00717 	ldw	ra,28(sp)
    e070:	dec00804 	addi	sp,sp,32
    e074:	f800283a 	ret
    e078:	00800f04 	movi	r2,60
    e07c:	10d1c83a 	sub	r8,r2,r3
    e080:	40bff804 	addi	r2,r8,-32
    e084:	d9800517 	ldw	r6,20(sp)
    e088:	d9c00617 	ldw	r7,24(sp)
    e08c:	10000816 	blt	r2,zero,e0b0 <__fixdfsi+0xbc>
    e090:	3888d83a 	srl	r4,r7,r2
    e094:	d8800317 	ldw	r2,12(sp)
    e098:	2007883a 	mov	r3,r4
    e09c:	103fe226 	beq	r2,zero,e028 <__fixdfsi+0x34>
    e0a0:	0107c83a 	sub	r3,zero,r4
    e0a4:	003fe006 	br	e028 <__fixdfsi+0x34>
    e0a8:	00e00034 	movhi	r3,32768
    e0ac:	003fde06 	br	e028 <__fixdfsi+0x34>
    e0b0:	39c7883a 	add	r3,r7,r7
    e0b4:	008007c4 	movi	r2,31
    e0b8:	1205c83a 	sub	r2,r2,r8
    e0bc:	1886983a 	sll	r3,r3,r2
    e0c0:	3208d83a 	srl	r4,r6,r8
    e0c4:	1908b03a 	or	r4,r3,r4
    e0c8:	003ff206 	br	e094 <__fixdfsi+0xa0>

0000e0cc <__floatunsidf>:
    e0cc:	defff204 	addi	sp,sp,-56
    e0d0:	dfc00d15 	stw	ra,52(sp)
    e0d4:	ddc00c15 	stw	r23,48(sp)
    e0d8:	dd800b15 	stw	r22,44(sp)
    e0dc:	dd400a15 	stw	r21,40(sp)
    e0e0:	dd000915 	stw	r20,36(sp)
    e0e4:	dcc00815 	stw	r19,32(sp)
    e0e8:	dc800715 	stw	r18,28(sp)
    e0ec:	dc400615 	stw	r17,24(sp)
    e0f0:	dc000515 	stw	r16,20(sp)
    e0f4:	d8000115 	stw	zero,4(sp)
    e0f8:	20000f1e 	bne	r4,zero,e138 <__floatunsidf+0x6c>
    e0fc:	00800084 	movi	r2,2
    e100:	d8800015 	stw	r2,0(sp)
    e104:	d809883a 	mov	r4,sp
    e108:	000e4c40 	call	e4c4 <__pack_d>
    e10c:	dfc00d17 	ldw	ra,52(sp)
    e110:	ddc00c17 	ldw	r23,48(sp)
    e114:	dd800b17 	ldw	r22,44(sp)
    e118:	dd400a17 	ldw	r21,40(sp)
    e11c:	dd000917 	ldw	r20,36(sp)
    e120:	dcc00817 	ldw	r19,32(sp)
    e124:	dc800717 	ldw	r18,28(sp)
    e128:	dc400617 	ldw	r17,24(sp)
    e12c:	dc000517 	ldw	r16,20(sp)
    e130:	dec00e04 	addi	sp,sp,56
    e134:	f800283a 	ret
    e138:	008000c4 	movi	r2,3
    e13c:	00c00f04 	movi	r3,60
    e140:	002f883a 	mov	r23,zero
    e144:	202d883a 	mov	r22,r4
    e148:	d8800015 	stw	r2,0(sp)
    e14c:	d8c00215 	stw	r3,8(sp)
    e150:	d9000315 	stw	r4,12(sp)
    e154:	ddc00415 	stw	r23,16(sp)
    e158:	000e4440 	call	e444 <__clzsi2>
    e15c:	12400744 	addi	r9,r2,29
    e160:	48000b16 	blt	r9,zero,e190 <__floatunsidf+0xc4>
    e164:	483fe726 	beq	r9,zero,e104 <__floatunsidf+0x38>
    e168:	10bfff44 	addi	r2,r2,-3
    e16c:	10002e16 	blt	r2,zero,e228 <__floatunsidf+0x15c>
    e170:	b0a2983a 	sll	r17,r22,r2
    e174:	0021883a 	mov	r16,zero
    e178:	d8800217 	ldw	r2,8(sp)
    e17c:	dc400415 	stw	r17,16(sp)
    e180:	dc000315 	stw	r16,12(sp)
    e184:	1245c83a 	sub	r2,r2,r9
    e188:	d8800215 	stw	r2,8(sp)
    e18c:	003fdd06 	br	e104 <__floatunsidf+0x38>
    e190:	0255c83a 	sub	r10,zero,r9
    e194:	51bff804 	addi	r6,r10,-32
    e198:	30001b16 	blt	r6,zero,e208 <__floatunsidf+0x13c>
    e19c:	b9a8d83a 	srl	r20,r23,r6
    e1a0:	002b883a 	mov	r21,zero
    e1a4:	000f883a 	mov	r7,zero
    e1a8:	01000044 	movi	r4,1
    e1ac:	0011883a 	mov	r8,zero
    e1b0:	30002516 	blt	r6,zero,e248 <__floatunsidf+0x17c>
    e1b4:	21a6983a 	sll	r19,r4,r6
    e1b8:	0025883a 	mov	r18,zero
    e1bc:	00bfffc4 	movi	r2,-1
    e1c0:	9089883a 	add	r4,r18,r2
    e1c4:	988b883a 	add	r5,r19,r2
    e1c8:	248d803a 	cmpltu	r6,r4,r18
    e1cc:	314b883a 	add	r5,r6,r5
    e1d0:	b104703a 	and	r2,r22,r4
    e1d4:	b946703a 	and	r3,r23,r5
    e1d8:	10c4b03a 	or	r2,r2,r3
    e1dc:	10000226 	beq	r2,zero,e1e8 <__floatunsidf+0x11c>
    e1e0:	01c00044 	movi	r7,1
    e1e4:	0011883a 	mov	r8,zero
    e1e8:	d9000217 	ldw	r4,8(sp)
    e1ec:	a1c4b03a 	or	r2,r20,r7
    e1f0:	aa06b03a 	or	r3,r21,r8
    e1f4:	2249c83a 	sub	r4,r4,r9
    e1f8:	d8c00415 	stw	r3,16(sp)
    e1fc:	d9000215 	stw	r4,8(sp)
    e200:	d8800315 	stw	r2,12(sp)
    e204:	003fbf06 	br	e104 <__floatunsidf+0x38>
    e208:	bdc7883a 	add	r3,r23,r23
    e20c:	008007c4 	movi	r2,31
    e210:	1285c83a 	sub	r2,r2,r10
    e214:	1886983a 	sll	r3,r3,r2
    e218:	b2a8d83a 	srl	r20,r22,r10
    e21c:	baaad83a 	srl	r21,r23,r10
    e220:	1d28b03a 	or	r20,r3,r20
    e224:	003fdf06 	br	e1a4 <__floatunsidf+0xd8>
    e228:	b006d07a 	srli	r3,r22,1
    e22c:	008007c4 	movi	r2,31
    e230:	1245c83a 	sub	r2,r2,r9
    e234:	1886d83a 	srl	r3,r3,r2
    e238:	ba62983a 	sll	r17,r23,r9
    e23c:	b260983a 	sll	r16,r22,r9
    e240:	1c62b03a 	or	r17,r3,r17
    e244:	003fcc06 	br	e178 <__floatunsidf+0xac>
    e248:	2006d07a 	srli	r3,r4,1
    e24c:	008007c4 	movi	r2,31
    e250:	1285c83a 	sub	r2,r2,r10
    e254:	18a6d83a 	srl	r19,r3,r2
    e258:	22a4983a 	sll	r18,r4,r10
    e25c:	003fd706 	br	e1bc <__floatunsidf+0xf0>

0000e260 <udivmodsi4>:
    e260:	29001b2e 	bgeu	r5,r4,e2d0 <udivmodsi4+0x70>
    e264:	28001a16 	blt	r5,zero,e2d0 <udivmodsi4+0x70>
    e268:	00800044 	movi	r2,1
    e26c:	0007883a 	mov	r3,zero
    e270:	01c007c4 	movi	r7,31
    e274:	00000306 	br	e284 <udivmodsi4+0x24>
    e278:	19c01326 	beq	r3,r7,e2c8 <udivmodsi4+0x68>
    e27c:	18c00044 	addi	r3,r3,1
    e280:	28000416 	blt	r5,zero,e294 <udivmodsi4+0x34>
    e284:	294b883a 	add	r5,r5,r5
    e288:	1085883a 	add	r2,r2,r2
    e28c:	293ffa36 	bltu	r5,r4,e278 <udivmodsi4+0x18>
    e290:	10000d26 	beq	r2,zero,e2c8 <udivmodsi4+0x68>
    e294:	0007883a 	mov	r3,zero
    e298:	21400236 	bltu	r4,r5,e2a4 <udivmodsi4+0x44>
    e29c:	2149c83a 	sub	r4,r4,r5
    e2a0:	1886b03a 	or	r3,r3,r2
    e2a4:	1004d07a 	srli	r2,r2,1
    e2a8:	280ad07a 	srli	r5,r5,1
    e2ac:	103ffa1e 	bne	r2,zero,e298 <udivmodsi4+0x38>
    e2b0:	30000226 	beq	r6,zero,e2bc <udivmodsi4+0x5c>
    e2b4:	2005883a 	mov	r2,r4
    e2b8:	f800283a 	ret
    e2bc:	1809883a 	mov	r4,r3
    e2c0:	2005883a 	mov	r2,r4
    e2c4:	f800283a 	ret
    e2c8:	0007883a 	mov	r3,zero
    e2cc:	003ff806 	br	e2b0 <udivmodsi4+0x50>
    e2d0:	00800044 	movi	r2,1
    e2d4:	0007883a 	mov	r3,zero
    e2d8:	003fef06 	br	e298 <udivmodsi4+0x38>

0000e2dc <__divsi3>:
    e2dc:	defffe04 	addi	sp,sp,-8
    e2e0:	dc000015 	stw	r16,0(sp)
    e2e4:	dfc00115 	stw	ra,4(sp)
    e2e8:	0021883a 	mov	r16,zero
    e2ec:	20000c16 	blt	r4,zero,e320 <__divsi3+0x44>
    e2f0:	000d883a 	mov	r6,zero
    e2f4:	28000e16 	blt	r5,zero,e330 <__divsi3+0x54>
    e2f8:	000e2600 	call	e260 <udivmodsi4>
    e2fc:	1007883a 	mov	r3,r2
    e300:	8005003a 	cmpeq	r2,r16,zero
    e304:	1000011e 	bne	r2,zero,e30c <__divsi3+0x30>
    e308:	00c7c83a 	sub	r3,zero,r3
    e30c:	1805883a 	mov	r2,r3
    e310:	dfc00117 	ldw	ra,4(sp)
    e314:	dc000017 	ldw	r16,0(sp)
    e318:	dec00204 	addi	sp,sp,8
    e31c:	f800283a 	ret
    e320:	0109c83a 	sub	r4,zero,r4
    e324:	04000044 	movi	r16,1
    e328:	000d883a 	mov	r6,zero
    e32c:	283ff20e 	bge	r5,zero,e2f8 <__divsi3+0x1c>
    e330:	014bc83a 	sub	r5,zero,r5
    e334:	8021003a 	cmpeq	r16,r16,zero
    e338:	003fef06 	br	e2f8 <__divsi3+0x1c>

0000e33c <__modsi3>:
    e33c:	deffff04 	addi	sp,sp,-4
    e340:	dfc00015 	stw	ra,0(sp)
    e344:	01800044 	movi	r6,1
    e348:	2807883a 	mov	r3,r5
    e34c:	20000416 	blt	r4,zero,e360 <__modsi3+0x24>
    e350:	28000c16 	blt	r5,zero,e384 <__modsi3+0x48>
    e354:	dfc00017 	ldw	ra,0(sp)
    e358:	dec00104 	addi	sp,sp,4
    e35c:	000e2601 	jmpi	e260 <udivmodsi4>
    e360:	0109c83a 	sub	r4,zero,r4
    e364:	28000b16 	blt	r5,zero,e394 <__modsi3+0x58>
    e368:	180b883a 	mov	r5,r3
    e36c:	01800044 	movi	r6,1
    e370:	000e2600 	call	e260 <udivmodsi4>
    e374:	0085c83a 	sub	r2,zero,r2
    e378:	dfc00017 	ldw	ra,0(sp)
    e37c:	dec00104 	addi	sp,sp,4
    e380:	f800283a 	ret
    e384:	014bc83a 	sub	r5,zero,r5
    e388:	dfc00017 	ldw	ra,0(sp)
    e38c:	dec00104 	addi	sp,sp,4
    e390:	000e2601 	jmpi	e260 <udivmodsi4>
    e394:	0147c83a 	sub	r3,zero,r5
    e398:	003ff306 	br	e368 <__modsi3+0x2c>

0000e39c <__udivsi3>:
    e39c:	000d883a 	mov	r6,zero
    e3a0:	000e2601 	jmpi	e260 <udivmodsi4>

0000e3a4 <__umodsi3>:
    e3a4:	01800044 	movi	r6,1
    e3a8:	000e2601 	jmpi	e260 <udivmodsi4>

0000e3ac <__muldi3>:
    e3ac:	2011883a 	mov	r8,r4
    e3b0:	427fffcc 	andi	r9,r8,65535
    e3b4:	4018d43a 	srli	r12,r8,16
    e3b8:	32bfffcc 	andi	r10,r6,65535
    e3bc:	3016d43a 	srli	r11,r6,16
    e3c0:	4a85383a 	mul	r2,r9,r10
    e3c4:	6295383a 	mul	r10,r12,r10
    e3c8:	4ad3383a 	mul	r9,r9,r11
    e3cc:	113fffcc 	andi	r4,r2,65535
    e3d0:	1004d43a 	srli	r2,r2,16
    e3d4:	4a93883a 	add	r9,r9,r10
    e3d8:	3807883a 	mov	r3,r7
    e3dc:	1245883a 	add	r2,r2,r9
    e3e0:	280f883a 	mov	r7,r5
    e3e4:	180b883a 	mov	r5,r3
    e3e8:	1006943a 	slli	r3,r2,16
    e3ec:	defffd04 	addi	sp,sp,-12
    e3f0:	dc800215 	stw	r18,8(sp)
    e3f4:	1907883a 	add	r3,r3,r4
    e3f8:	dc400115 	stw	r17,4(sp)
    e3fc:	dc000015 	stw	r16,0(sp)
    e400:	4165383a 	mul	r18,r8,r5
    e404:	31e3383a 	mul	r17,r6,r7
    e408:	1012d43a 	srli	r9,r2,16
    e40c:	62d9383a 	mul	r12,r12,r11
    e410:	181f883a 	mov	r15,r3
    e414:	1280022e 	bgeu	r2,r10,e420 <__muldi3+0x74>
    e418:	00800074 	movhi	r2,1
    e41c:	6099883a 	add	r12,r12,r2
    e420:	624d883a 	add	r6,r12,r9
    e424:	9187883a 	add	r3,r18,r6
    e428:	88c7883a 	add	r3,r17,r3
    e42c:	7805883a 	mov	r2,r15
    e430:	dc800217 	ldw	r18,8(sp)
    e434:	dc400117 	ldw	r17,4(sp)
    e438:	dc000017 	ldw	r16,0(sp)
    e43c:	dec00304 	addi	sp,sp,12
    e440:	f800283a 	ret

0000e444 <__clzsi2>:
    e444:	00bfffd4 	movui	r2,65535
    e448:	11000e36 	bltu	r2,r4,e484 <__clzsi2+0x40>
    e44c:	00803fc4 	movi	r2,255
    e450:	01400204 	movi	r5,8
    e454:	0007883a 	mov	r3,zero
    e458:	11001036 	bltu	r2,r4,e49c <__clzsi2+0x58>
    e45c:	000b883a 	mov	r5,zero
    e460:	20c6d83a 	srl	r3,r4,r3
    e464:	00820034 	movhi	r2,2048
    e468:	10809e04 	addi	r2,r2,632
    e46c:	1887883a 	add	r3,r3,r2
    e470:	18800003 	ldbu	r2,0(r3)
    e474:	00c00804 	movi	r3,32
    e478:	2885883a 	add	r2,r5,r2
    e47c:	1885c83a 	sub	r2,r3,r2
    e480:	f800283a 	ret
    e484:	01400404 	movi	r5,16
    e488:	00804034 	movhi	r2,256
    e48c:	10bfffc4 	addi	r2,r2,-1
    e490:	2807883a 	mov	r3,r5
    e494:	113ff22e 	bgeu	r2,r4,e460 <__clzsi2+0x1c>
    e498:	01400604 	movi	r5,24
    e49c:	2807883a 	mov	r3,r5
    e4a0:	20c6d83a 	srl	r3,r4,r3
    e4a4:	00820034 	movhi	r2,2048
    e4a8:	10809e04 	addi	r2,r2,632
    e4ac:	1887883a 	add	r3,r3,r2
    e4b0:	18800003 	ldbu	r2,0(r3)
    e4b4:	00c00804 	movi	r3,32
    e4b8:	2885883a 	add	r2,r5,r2
    e4bc:	1885c83a 	sub	r2,r3,r2
    e4c0:	f800283a 	ret

0000e4c4 <__pack_d>:
    e4c4:	20c00017 	ldw	r3,0(r4)
    e4c8:	defffd04 	addi	sp,sp,-12
    e4cc:	dc000015 	stw	r16,0(sp)
    e4d0:	dc800215 	stw	r18,8(sp)
    e4d4:	dc400115 	stw	r17,4(sp)
    e4d8:	00800044 	movi	r2,1
    e4dc:	22000317 	ldw	r8,12(r4)
    e4e0:	001f883a 	mov	r15,zero
    e4e4:	22400417 	ldw	r9,16(r4)
    e4e8:	24000117 	ldw	r16,4(r4)
    e4ec:	10c0552e 	bgeu	r2,r3,e644 <__pack_d+0x180>
    e4f0:	00800104 	movi	r2,4
    e4f4:	18804f26 	beq	r3,r2,e634 <__pack_d+0x170>
    e4f8:	00800084 	movi	r2,2
    e4fc:	18800226 	beq	r3,r2,e508 <__pack_d+0x44>
    e500:	4244b03a 	or	r2,r8,r9
    e504:	10001a1e 	bne	r2,zero,e570 <__pack_d+0xac>
    e508:	000d883a 	mov	r6,zero
    e50c:	000f883a 	mov	r7,zero
    e510:	0011883a 	mov	r8,zero
    e514:	00800434 	movhi	r2,16
    e518:	10bfffc4 	addi	r2,r2,-1
    e51c:	301d883a 	mov	r14,r6
    e520:	3884703a 	and	r2,r7,r2
    e524:	400a953a 	slli	r5,r8,20
    e528:	79bffc2c 	andhi	r6,r15,65520
    e52c:	308cb03a 	or	r6,r6,r2
    e530:	00e00434 	movhi	r3,32784
    e534:	18ffffc4 	addi	r3,r3,-1
    e538:	800497fa 	slli	r2,r16,31
    e53c:	30c6703a 	and	r3,r6,r3
    e540:	1946b03a 	or	r3,r3,r5
    e544:	01600034 	movhi	r5,32768
    e548:	297fffc4 	addi	r5,r5,-1
    e54c:	194a703a 	and	r5,r3,r5
    e550:	288ab03a 	or	r5,r5,r2
    e554:	2807883a 	mov	r3,r5
    e558:	7005883a 	mov	r2,r14
    e55c:	dc800217 	ldw	r18,8(sp)
    e560:	dc400117 	ldw	r17,4(sp)
    e564:	dc000017 	ldw	r16,0(sp)
    e568:	dec00304 	addi	sp,sp,12
    e56c:	f800283a 	ret
    e570:	21000217 	ldw	r4,8(r4)
    e574:	00bf0084 	movi	r2,-1022
    e578:	20803f16 	blt	r4,r2,e678 <__pack_d+0x1b4>
    e57c:	0080ffc4 	movi	r2,1023
    e580:	11002c16 	blt	r2,r4,e634 <__pack_d+0x170>
    e584:	00803fc4 	movi	r2,255
    e588:	408c703a 	and	r6,r8,r2
    e58c:	00802004 	movi	r2,128
    e590:	0007883a 	mov	r3,zero
    e594:	000f883a 	mov	r7,zero
    e598:	2280ffc4 	addi	r10,r4,1023
    e59c:	30801e26 	beq	r6,r2,e618 <__pack_d+0x154>
    e5a0:	00801fc4 	movi	r2,127
    e5a4:	4089883a 	add	r4,r8,r2
    e5a8:	220d803a 	cmpltu	r6,r4,r8
    e5ac:	324d883a 	add	r6,r6,r9
    e5b0:	2011883a 	mov	r8,r4
    e5b4:	3013883a 	mov	r9,r6
    e5b8:	00880034 	movhi	r2,8192
    e5bc:	10bfffc4 	addi	r2,r2,-1
    e5c0:	12400d36 	bltu	r2,r9,e5f8 <__pack_d+0x134>
    e5c4:	4804963a 	slli	r2,r9,24
    e5c8:	400cd23a 	srli	r6,r8,8
    e5cc:	480ed23a 	srli	r7,r9,8
    e5d0:	013fffc4 	movi	r4,-1
    e5d4:	118cb03a 	or	r6,r2,r6
    e5d8:	01400434 	movhi	r5,16
    e5dc:	297fffc4 	addi	r5,r5,-1
    e5e0:	3104703a 	and	r2,r6,r4
    e5e4:	3946703a 	and	r3,r7,r5
    e5e8:	5201ffcc 	andi	r8,r10,2047
    e5ec:	100d883a 	mov	r6,r2
    e5f0:	180f883a 	mov	r7,r3
    e5f4:	003fc706 	br	e514 <__pack_d+0x50>
    e5f8:	480897fa 	slli	r4,r9,31
    e5fc:	4004d07a 	srli	r2,r8,1
    e600:	4806d07a 	srli	r3,r9,1
    e604:	52800044 	addi	r10,r10,1
    e608:	2084b03a 	or	r2,r4,r2
    e60c:	1011883a 	mov	r8,r2
    e610:	1813883a 	mov	r9,r3
    e614:	003feb06 	br	e5c4 <__pack_d+0x100>
    e618:	383fe11e 	bne	r7,zero,e5a0 <__pack_d+0xdc>
    e61c:	01004004 	movi	r4,256
    e620:	4104703a 	and	r2,r8,r4
    e624:	10c4b03a 	or	r2,r2,r3
    e628:	103fe326 	beq	r2,zero,e5b8 <__pack_d+0xf4>
    e62c:	3005883a 	mov	r2,r6
    e630:	003fdc06 	br	e5a4 <__pack_d+0xe0>
    e634:	000d883a 	mov	r6,zero
    e638:	000f883a 	mov	r7,zero
    e63c:	0201ffc4 	movi	r8,2047
    e640:	003fb406 	br	e514 <__pack_d+0x50>
    e644:	0005883a 	mov	r2,zero
    e648:	00c00234 	movhi	r3,8
    e64c:	408cb03a 	or	r6,r8,r2
    e650:	48ceb03a 	or	r7,r9,r3
    e654:	013fffc4 	movi	r4,-1
    e658:	01400434 	movhi	r5,16
    e65c:	297fffc4 	addi	r5,r5,-1
    e660:	3104703a 	and	r2,r6,r4
    e664:	3946703a 	and	r3,r7,r5
    e668:	100d883a 	mov	r6,r2
    e66c:	180f883a 	mov	r7,r3
    e670:	0201ffc4 	movi	r8,2047
    e674:	003fa706 	br	e514 <__pack_d+0x50>
    e678:	1109c83a 	sub	r4,r2,r4
    e67c:	00800e04 	movi	r2,56
    e680:	11004316 	blt	r2,r4,e790 <__pack_d+0x2cc>
    e684:	21fff804 	addi	r7,r4,-32
    e688:	38004516 	blt	r7,zero,e7a0 <__pack_d+0x2dc>
    e68c:	49d8d83a 	srl	r12,r9,r7
    e690:	001b883a 	mov	r13,zero
    e694:	0023883a 	mov	r17,zero
    e698:	01400044 	movi	r5,1
    e69c:	0025883a 	mov	r18,zero
    e6a0:	38004716 	blt	r7,zero,e7c0 <__pack_d+0x2fc>
    e6a4:	29d6983a 	sll	r11,r5,r7
    e6a8:	0015883a 	mov	r10,zero
    e6ac:	00bfffc4 	movi	r2,-1
    e6b0:	5089883a 	add	r4,r10,r2
    e6b4:	588b883a 	add	r5,r11,r2
    e6b8:	228d803a 	cmpltu	r6,r4,r10
    e6bc:	314b883a 	add	r5,r6,r5
    e6c0:	4104703a 	and	r2,r8,r4
    e6c4:	4946703a 	and	r3,r9,r5
    e6c8:	10c4b03a 	or	r2,r2,r3
    e6cc:	10000226 	beq	r2,zero,e6d8 <__pack_d+0x214>
    e6d0:	04400044 	movi	r17,1
    e6d4:	0025883a 	mov	r18,zero
    e6d8:	00803fc4 	movi	r2,255
    e6dc:	644eb03a 	or	r7,r12,r17
    e6e0:	3892703a 	and	r9,r7,r2
    e6e4:	00802004 	movi	r2,128
    e6e8:	6c90b03a 	or	r8,r13,r18
    e6ec:	0015883a 	mov	r10,zero
    e6f0:	48801626 	beq	r9,r2,e74c <__pack_d+0x288>
    e6f4:	01001fc4 	movi	r4,127
    e6f8:	3905883a 	add	r2,r7,r4
    e6fc:	11cd803a 	cmpltu	r6,r2,r7
    e700:	320d883a 	add	r6,r6,r8
    e704:	100f883a 	mov	r7,r2
    e708:	00840034 	movhi	r2,4096
    e70c:	10bfffc4 	addi	r2,r2,-1
    e710:	3011883a 	mov	r8,r6
    e714:	0007883a 	mov	r3,zero
    e718:	11801b36 	bltu	r2,r6,e788 <__pack_d+0x2c4>
    e71c:	4004963a 	slli	r2,r8,24
    e720:	3808d23a 	srli	r4,r7,8
    e724:	400ad23a 	srli	r5,r8,8
    e728:	1813883a 	mov	r9,r3
    e72c:	1108b03a 	or	r4,r2,r4
    e730:	00bfffc4 	movi	r2,-1
    e734:	00c00434 	movhi	r3,16
    e738:	18ffffc4 	addi	r3,r3,-1
    e73c:	208c703a 	and	r6,r4,r2
    e740:	28ce703a 	and	r7,r5,r3
    e744:	4a01ffcc 	andi	r8,r9,2047
    e748:	003f7206 	br	e514 <__pack_d+0x50>
    e74c:	503fe91e 	bne	r10,zero,e6f4 <__pack_d+0x230>
    e750:	01004004 	movi	r4,256
    e754:	3904703a 	and	r2,r7,r4
    e758:	0007883a 	mov	r3,zero
    e75c:	10c4b03a 	or	r2,r2,r3
    e760:	10000626 	beq	r2,zero,e77c <__pack_d+0x2b8>
    e764:	3a45883a 	add	r2,r7,r9
    e768:	11cd803a 	cmpltu	r6,r2,r7
    e76c:	320d883a 	add	r6,r6,r8
    e770:	100f883a 	mov	r7,r2
    e774:	3011883a 	mov	r8,r6
    e778:	0007883a 	mov	r3,zero
    e77c:	00840034 	movhi	r2,4096
    e780:	10bfffc4 	addi	r2,r2,-1
    e784:	123fe52e 	bgeu	r2,r8,e71c <__pack_d+0x258>
    e788:	00c00044 	movi	r3,1
    e78c:	003fe306 	br	e71c <__pack_d+0x258>
    e790:	0009883a 	mov	r4,zero
    e794:	0013883a 	mov	r9,zero
    e798:	000b883a 	mov	r5,zero
    e79c:	003fe406 	br	e730 <__pack_d+0x26c>
    e7a0:	4a47883a 	add	r3,r9,r9
    e7a4:	008007c4 	movi	r2,31
    e7a8:	1105c83a 	sub	r2,r2,r4
    e7ac:	1886983a 	sll	r3,r3,r2
    e7b0:	4118d83a 	srl	r12,r8,r4
    e7b4:	491ad83a 	srl	r13,r9,r4
    e7b8:	1b18b03a 	or	r12,r3,r12
    e7bc:	003fb506 	br	e694 <__pack_d+0x1d0>
    e7c0:	2806d07a 	srli	r3,r5,1
    e7c4:	008007c4 	movi	r2,31
    e7c8:	1105c83a 	sub	r2,r2,r4
    e7cc:	1896d83a 	srl	r11,r3,r2
    e7d0:	2914983a 	sll	r10,r5,r4
    e7d4:	003fb506 	br	e6ac <__pack_d+0x1e8>

0000e7d8 <__unpack_d>:
    e7d8:	20c00117 	ldw	r3,4(r4)
    e7dc:	22400017 	ldw	r9,0(r4)
    e7e0:	00800434 	movhi	r2,16
    e7e4:	10bfffc4 	addi	r2,r2,-1
    e7e8:	1808d53a 	srli	r4,r3,20
    e7ec:	180cd7fa 	srli	r6,r3,31
    e7f0:	1894703a 	and	r10,r3,r2
    e7f4:	2201ffcc 	andi	r8,r4,2047
    e7f8:	281b883a 	mov	r13,r5
    e7fc:	4817883a 	mov	r11,r9
    e800:	29800115 	stw	r6,4(r5)
    e804:	5019883a 	mov	r12,r10
    e808:	40001e1e 	bne	r8,zero,e884 <__unpack_d+0xac>
    e80c:	4a84b03a 	or	r2,r9,r10
    e810:	10001926 	beq	r2,zero,e878 <__unpack_d+0xa0>
    e814:	4804d63a 	srli	r2,r9,24
    e818:	500c923a 	slli	r6,r10,8
    e81c:	013f0084 	movi	r4,-1022
    e820:	00c40034 	movhi	r3,4096
    e824:	18ffffc4 	addi	r3,r3,-1
    e828:	118cb03a 	or	r6,r2,r6
    e82c:	008000c4 	movi	r2,3
    e830:	480a923a 	slli	r5,r9,8
    e834:	68800015 	stw	r2,0(r13)
    e838:	69000215 	stw	r4,8(r13)
    e83c:	19800b36 	bltu	r3,r6,e86c <__unpack_d+0x94>
    e840:	200f883a 	mov	r7,r4
    e844:	1811883a 	mov	r8,r3
    e848:	2945883a 	add	r2,r5,r5
    e84c:	1149803a 	cmpltu	r4,r2,r5
    e850:	3187883a 	add	r3,r6,r6
    e854:	20c9883a 	add	r4,r4,r3
    e858:	100b883a 	mov	r5,r2
    e85c:	200d883a 	mov	r6,r4
    e860:	39ffffc4 	addi	r7,r7,-1
    e864:	413ff82e 	bgeu	r8,r4,e848 <__unpack_d+0x70>
    e868:	69c00215 	stw	r7,8(r13)
    e86c:	69800415 	stw	r6,16(r13)
    e870:	69400315 	stw	r5,12(r13)
    e874:	f800283a 	ret
    e878:	00800084 	movi	r2,2
    e87c:	28800015 	stw	r2,0(r5)
    e880:	f800283a 	ret
    e884:	0081ffc4 	movi	r2,2047
    e888:	40800f26 	beq	r8,r2,e8c8 <__unpack_d+0xf0>
    e88c:	480cd63a 	srli	r6,r9,24
    e890:	5006923a 	slli	r3,r10,8
    e894:	4804923a 	slli	r2,r9,8
    e898:	0009883a 	mov	r4,zero
    e89c:	30c6b03a 	or	r3,r6,r3
    e8a0:	01440034 	movhi	r5,4096
    e8a4:	110cb03a 	or	r6,r2,r4
    e8a8:	423f0044 	addi	r8,r8,-1023
    e8ac:	194eb03a 	or	r7,r3,r5
    e8b0:	008000c4 	movi	r2,3
    e8b4:	69c00415 	stw	r7,16(r13)
    e8b8:	6a000215 	stw	r8,8(r13)
    e8bc:	68800015 	stw	r2,0(r13)
    e8c0:	69800315 	stw	r6,12(r13)
    e8c4:	f800283a 	ret
    e8c8:	4a84b03a 	or	r2,r9,r10
    e8cc:	1000031e 	bne	r2,zero,e8dc <__unpack_d+0x104>
    e8d0:	00800104 	movi	r2,4
    e8d4:	28800015 	stw	r2,0(r5)
    e8d8:	f800283a 	ret
    e8dc:	0009883a 	mov	r4,zero
    e8e0:	01400234 	movhi	r5,8
    e8e4:	4904703a 	and	r2,r9,r4
    e8e8:	5146703a 	and	r3,r10,r5
    e8ec:	10c4b03a 	or	r2,r2,r3
    e8f0:	10000526 	beq	r2,zero,e908 <__unpack_d+0x130>
    e8f4:	00800044 	movi	r2,1
    e8f8:	68800015 	stw	r2,0(r13)
    e8fc:	6b000415 	stw	r12,16(r13)
    e900:	6ac00315 	stw	r11,12(r13)
    e904:	f800283a 	ret
    e908:	68000015 	stw	zero,0(r13)
    e90c:	003ffb06 	br	e8fc <__unpack_d+0x124>

0000e910 <__fpcmp_parts_d>:
    e910:	21800017 	ldw	r6,0(r4)
    e914:	00c00044 	movi	r3,1
    e918:	19800a2e 	bgeu	r3,r6,e944 <__fpcmp_parts_d+0x34>
    e91c:	28800017 	ldw	r2,0(r5)
    e920:	1880082e 	bgeu	r3,r2,e944 <__fpcmp_parts_d+0x34>
    e924:	00c00104 	movi	r3,4
    e928:	30c02626 	beq	r6,r3,e9c4 <__fpcmp_parts_d+0xb4>
    e92c:	10c02226 	beq	r2,r3,e9b8 <__fpcmp_parts_d+0xa8>
    e930:	00c00084 	movi	r3,2
    e934:	30c00526 	beq	r6,r3,e94c <__fpcmp_parts_d+0x3c>
    e938:	10c0071e 	bne	r2,r3,e958 <__fpcmp_parts_d+0x48>
    e93c:	20800117 	ldw	r2,4(r4)
    e940:	1000091e 	bne	r2,zero,e968 <__fpcmp_parts_d+0x58>
    e944:	00800044 	movi	r2,1
    e948:	f800283a 	ret
    e94c:	10c01a1e 	bne	r2,r3,e9b8 <__fpcmp_parts_d+0xa8>
    e950:	0005883a 	mov	r2,zero
    e954:	f800283a 	ret
    e958:	22000117 	ldw	r8,4(r4)
    e95c:	28800117 	ldw	r2,4(r5)
    e960:	40800326 	beq	r8,r2,e970 <__fpcmp_parts_d+0x60>
    e964:	403ff726 	beq	r8,zero,e944 <__fpcmp_parts_d+0x34>
    e968:	00bfffc4 	movi	r2,-1
    e96c:	f800283a 	ret
    e970:	20c00217 	ldw	r3,8(r4)
    e974:	28800217 	ldw	r2,8(r5)
    e978:	10fffa16 	blt	r2,r3,e964 <__fpcmp_parts_d+0x54>
    e97c:	18800916 	blt	r3,r2,e9a4 <__fpcmp_parts_d+0x94>
    e980:	21c00417 	ldw	r7,16(r4)
    e984:	28c00417 	ldw	r3,16(r5)
    e988:	21800317 	ldw	r6,12(r4)
    e98c:	28800317 	ldw	r2,12(r5)
    e990:	19fff436 	bltu	r3,r7,e964 <__fpcmp_parts_d+0x54>
    e994:	38c00526 	beq	r7,r3,e9ac <__fpcmp_parts_d+0x9c>
    e998:	38c00236 	bltu	r7,r3,e9a4 <__fpcmp_parts_d+0x94>
    e99c:	19ffec1e 	bne	r3,r7,e950 <__fpcmp_parts_d+0x40>
    e9a0:	30bfeb2e 	bgeu	r6,r2,e950 <__fpcmp_parts_d+0x40>
    e9a4:	403fe71e 	bne	r8,zero,e944 <__fpcmp_parts_d+0x34>
    e9a8:	003fef06 	br	e968 <__fpcmp_parts_d+0x58>
    e9ac:	11bffa2e 	bgeu	r2,r6,e998 <__fpcmp_parts_d+0x88>
    e9b0:	403fe426 	beq	r8,zero,e944 <__fpcmp_parts_d+0x34>
    e9b4:	003fec06 	br	e968 <__fpcmp_parts_d+0x58>
    e9b8:	28800117 	ldw	r2,4(r5)
    e9bc:	103fe11e 	bne	r2,zero,e944 <__fpcmp_parts_d+0x34>
    e9c0:	003fe906 	br	e968 <__fpcmp_parts_d+0x58>
    e9c4:	11bfdd1e 	bne	r2,r6,e93c <__fpcmp_parts_d+0x2c>
    e9c8:	28c00117 	ldw	r3,4(r5)
    e9cc:	20800117 	ldw	r2,4(r4)
    e9d0:	1885c83a 	sub	r2,r3,r2
    e9d4:	f800283a 	ret

0000e9d8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    e9d8:	defff804 	addi	sp,sp,-32
    e9dc:	dfc00715 	stw	ra,28(sp)
    e9e0:	df000615 	stw	fp,24(sp)
    e9e4:	df000604 	addi	fp,sp,24
    e9e8:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    e9ec:	e0bffc17 	ldw	r2,-16(fp)
    e9f0:	1004803a 	cmplt	r2,r2,zero
    e9f4:	1000081e 	bne	r2,zero,ea18 <close+0x40>
    e9f8:	e0bffc17 	ldw	r2,-16(fp)
    e9fc:	10800324 	muli	r2,r2,12
    ea00:	1007883a 	mov	r3,r2
    ea04:	00820034 	movhi	r2,2048
    ea08:	1083c804 	addi	r2,r2,3872
    ea0c:	1887883a 	add	r3,r3,r2
    ea10:	e0ffff15 	stw	r3,-4(fp)
    ea14:	00000106 	br	ea1c <close+0x44>
    ea18:	e03fff15 	stw	zero,-4(fp)
    ea1c:	e0bfff17 	ldw	r2,-4(fp)
    ea20:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    ea24:	e0bffb17 	ldw	r2,-20(fp)
    ea28:	1005003a 	cmpeq	r2,r2,zero
    ea2c:	10001d1e 	bne	r2,zero,eaa4 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    ea30:	e0bffb17 	ldw	r2,-20(fp)
    ea34:	10800017 	ldw	r2,0(r2)
    ea38:	10800417 	ldw	r2,16(r2)
    ea3c:	1005003a 	cmpeq	r2,r2,zero
    ea40:	1000071e 	bne	r2,zero,ea60 <close+0x88>
    ea44:	e0bffb17 	ldw	r2,-20(fp)
    ea48:	10800017 	ldw	r2,0(r2)
    ea4c:	10800417 	ldw	r2,16(r2)
    ea50:	e13ffb17 	ldw	r4,-20(fp)
    ea54:	103ee83a 	callr	r2
    ea58:	e0bffe15 	stw	r2,-8(fp)
    ea5c:	00000106 	br	ea64 <close+0x8c>
    ea60:	e03ffe15 	stw	zero,-8(fp)
    ea64:	e0bffe17 	ldw	r2,-8(fp)
    ea68:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    ea6c:	e13ffc17 	ldw	r4,-16(fp)
    ea70:	000f1300 	call	f130 <alt_release_fd>
    if (rval < 0)
    ea74:	e0bffa17 	ldw	r2,-24(fp)
    ea78:	1004403a 	cmpge	r2,r2,zero
    ea7c:	1000071e 	bne	r2,zero,ea9c <close+0xc4>
    {
      ALT_ERRNO = -rval;
    ea80:	000ead40 	call	ead4 <alt_get_errno>
    ea84:	e0fffa17 	ldw	r3,-24(fp)
    ea88:	00c7c83a 	sub	r3,zero,r3
    ea8c:	10c00015 	stw	r3,0(r2)
      return -1;
    ea90:	00bfffc4 	movi	r2,-1
    ea94:	e0bffd15 	stw	r2,-12(fp)
    ea98:	00000806 	br	eabc <close+0xe4>
    }
    return 0;
    ea9c:	e03ffd15 	stw	zero,-12(fp)
    eaa0:	00000606 	br	eabc <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    eaa4:	000ead40 	call	ead4 <alt_get_errno>
    eaa8:	1007883a 	mov	r3,r2
    eaac:	00801444 	movi	r2,81
    eab0:	18800015 	stw	r2,0(r3)
    return -1;
    eab4:	00bfffc4 	movi	r2,-1
    eab8:	e0bffd15 	stw	r2,-12(fp)
    eabc:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    eac0:	e037883a 	mov	sp,fp
    eac4:	dfc00117 	ldw	ra,4(sp)
    eac8:	df000017 	ldw	fp,0(sp)
    eacc:	dec00204 	addi	sp,sp,8
    ead0:	f800283a 	ret

0000ead4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ead4:	defffd04 	addi	sp,sp,-12
    ead8:	dfc00215 	stw	ra,8(sp)
    eadc:	df000115 	stw	fp,4(sp)
    eae0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eae4:	00820034 	movhi	r2,2048
    eae8:	10893304 	addi	r2,r2,9420
    eaec:	10800017 	ldw	r2,0(r2)
    eaf0:	1005003a 	cmpeq	r2,r2,zero
    eaf4:	1000061e 	bne	r2,zero,eb10 <alt_get_errno+0x3c>
    eaf8:	00820034 	movhi	r2,2048
    eafc:	10893304 	addi	r2,r2,9420
    eb00:	10800017 	ldw	r2,0(r2)
    eb04:	103ee83a 	callr	r2
    eb08:	e0bfff15 	stw	r2,-4(fp)
    eb0c:	00000306 	br	eb1c <alt_get_errno+0x48>
    eb10:	00820034 	movhi	r2,2048
    eb14:	10895d04 	addi	r2,r2,9588
    eb18:	e0bfff15 	stw	r2,-4(fp)
    eb1c:	e0bfff17 	ldw	r2,-4(fp)
}
    eb20:	e037883a 	mov	sp,fp
    eb24:	dfc00117 	ldw	ra,4(sp)
    eb28:	df000017 	ldw	fp,0(sp)
    eb2c:	dec00204 	addi	sp,sp,8
    eb30:	f800283a 	ret

0000eb34 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    eb34:	defffc04 	addi	sp,sp,-16
    eb38:	df000315 	stw	fp,12(sp)
    eb3c:	df000304 	addi	fp,sp,12
    eb40:	e13ffd15 	stw	r4,-12(fp)
    eb44:	e17ffe15 	stw	r5,-8(fp)
    eb48:	e1bfff15 	stw	r6,-4(fp)
  return len;
    eb4c:	e0bfff17 	ldw	r2,-4(fp)
}
    eb50:	e037883a 	mov	sp,fp
    eb54:	df000017 	ldw	fp,0(sp)
    eb58:	dec00104 	addi	sp,sp,4
    eb5c:	f800283a 	ret

0000eb60 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    eb60:	defff904 	addi	sp,sp,-28
    eb64:	dfc00615 	stw	ra,24(sp)
    eb68:	df000515 	stw	fp,20(sp)
    eb6c:	df000504 	addi	fp,sp,20
    eb70:	e13ffc15 	stw	r4,-16(fp)
    eb74:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eb78:	e0bffc17 	ldw	r2,-16(fp)
    eb7c:	1004803a 	cmplt	r2,r2,zero
    eb80:	1000081e 	bne	r2,zero,eba4 <fstat+0x44>
    eb84:	e0bffc17 	ldw	r2,-16(fp)
    eb88:	10800324 	muli	r2,r2,12
    eb8c:	1007883a 	mov	r3,r2
    eb90:	00820034 	movhi	r2,2048
    eb94:	1083c804 	addi	r2,r2,3872
    eb98:	1887883a 	add	r3,r3,r2
    eb9c:	e0ffff15 	stw	r3,-4(fp)
    eba0:	00000106 	br	eba8 <fstat+0x48>
    eba4:	e03fff15 	stw	zero,-4(fp)
    eba8:	e0bfff17 	ldw	r2,-4(fp)
    ebac:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    ebb0:	e0bffb17 	ldw	r2,-20(fp)
    ebb4:	1005003a 	cmpeq	r2,r2,zero
    ebb8:	1000121e 	bne	r2,zero,ec04 <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    ebbc:	e0bffb17 	ldw	r2,-20(fp)
    ebc0:	10800017 	ldw	r2,0(r2)
    ebc4:	10800817 	ldw	r2,32(r2)
    ebc8:	1005003a 	cmpeq	r2,r2,zero
    ebcc:	1000081e 	bne	r2,zero,ebf0 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    ebd0:	e0bffb17 	ldw	r2,-20(fp)
    ebd4:	10800017 	ldw	r2,0(r2)
    ebd8:	10800817 	ldw	r2,32(r2)
    ebdc:	e13ffb17 	ldw	r4,-20(fp)
    ebe0:	e17ffd17 	ldw	r5,-12(fp)
    ebe4:	103ee83a 	callr	r2
    ebe8:	e0bffe15 	stw	r2,-8(fp)
    ebec:	00000b06 	br	ec1c <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    ebf0:	e0fffd17 	ldw	r3,-12(fp)
    ebf4:	00880004 	movi	r2,8192
    ebf8:	18800115 	stw	r2,4(r3)
      return 0;
    ebfc:	e03ffe15 	stw	zero,-8(fp)
    ec00:	00000606 	br	ec1c <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ec04:	000ec340 	call	ec34 <alt_get_errno>
    ec08:	1007883a 	mov	r3,r2
    ec0c:	00801444 	movi	r2,81
    ec10:	18800015 	stw	r2,0(r3)
    return -1;
    ec14:	00bfffc4 	movi	r2,-1
    ec18:	e0bffe15 	stw	r2,-8(fp)
    ec1c:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ec20:	e037883a 	mov	sp,fp
    ec24:	dfc00117 	ldw	ra,4(sp)
    ec28:	df000017 	ldw	fp,0(sp)
    ec2c:	dec00204 	addi	sp,sp,8
    ec30:	f800283a 	ret

0000ec34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ec34:	defffd04 	addi	sp,sp,-12
    ec38:	dfc00215 	stw	ra,8(sp)
    ec3c:	df000115 	stw	fp,4(sp)
    ec40:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ec44:	00820034 	movhi	r2,2048
    ec48:	10893304 	addi	r2,r2,9420
    ec4c:	10800017 	ldw	r2,0(r2)
    ec50:	1005003a 	cmpeq	r2,r2,zero
    ec54:	1000061e 	bne	r2,zero,ec70 <alt_get_errno+0x3c>
    ec58:	00820034 	movhi	r2,2048
    ec5c:	10893304 	addi	r2,r2,9420
    ec60:	10800017 	ldw	r2,0(r2)
    ec64:	103ee83a 	callr	r2
    ec68:	e0bfff15 	stw	r2,-4(fp)
    ec6c:	00000306 	br	ec7c <alt_get_errno+0x48>
    ec70:	00820034 	movhi	r2,2048
    ec74:	10895d04 	addi	r2,r2,9588
    ec78:	e0bfff15 	stw	r2,-4(fp)
    ec7c:	e0bfff17 	ldw	r2,-4(fp)
}
    ec80:	e037883a 	mov	sp,fp
    ec84:	dfc00117 	ldw	ra,4(sp)
    ec88:	df000017 	ldw	fp,0(sp)
    ec8c:	dec00204 	addi	sp,sp,8
    ec90:	f800283a 	ret

0000ec94 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    ec94:	deffeb04 	addi	sp,sp,-84
    ec98:	dfc01415 	stw	ra,80(sp)
    ec9c:	df001315 	stw	fp,76(sp)
    eca0:	df001304 	addi	fp,sp,76
    eca4:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eca8:	e0bffd17 	ldw	r2,-12(fp)
    ecac:	1004803a 	cmplt	r2,r2,zero
    ecb0:	1000081e 	bne	r2,zero,ecd4 <isatty+0x40>
    ecb4:	e0bffd17 	ldw	r2,-12(fp)
    ecb8:	10800324 	muli	r2,r2,12
    ecbc:	1007883a 	mov	r3,r2
    ecc0:	00820034 	movhi	r2,2048
    ecc4:	1083c804 	addi	r2,r2,3872
    ecc8:	1887883a 	add	r3,r3,r2
    eccc:	e0ffff15 	stw	r3,-4(fp)
    ecd0:	00000106 	br	ecd8 <isatty+0x44>
    ecd4:	e03fff15 	stw	zero,-4(fp)
    ecd8:	e0bfff17 	ldw	r2,-4(fp)
    ecdc:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    ece0:	e0bfed17 	ldw	r2,-76(fp)
    ece4:	1005003a 	cmpeq	r2,r2,zero
    ece8:	10000f1e 	bne	r2,zero,ed28 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    ecec:	e0bfed17 	ldw	r2,-76(fp)
    ecf0:	10800017 	ldw	r2,0(r2)
    ecf4:	10800817 	ldw	r2,32(r2)
    ecf8:	1004c03a 	cmpne	r2,r2,zero
    ecfc:	1000031e 	bne	r2,zero,ed0c <isatty+0x78>
    {
      return 1;
    ed00:	00800044 	movi	r2,1
    ed04:	e0bffe15 	stw	r2,-8(fp)
    ed08:	00000c06 	br	ed3c <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    ed0c:	e17fee04 	addi	r5,fp,-72
    ed10:	e13ffd17 	ldw	r4,-12(fp)
    ed14:	000eb600 	call	eb60 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    ed18:	e0bfef17 	ldw	r2,-68(fp)
    ed1c:	10880020 	cmpeqi	r2,r2,8192
    ed20:	e0bffe15 	stw	r2,-8(fp)
    ed24:	00000506 	br	ed3c <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ed28:	000ed540 	call	ed54 <alt_get_errno>
    ed2c:	1007883a 	mov	r3,r2
    ed30:	00801444 	movi	r2,81
    ed34:	18800015 	stw	r2,0(r3)
    return 0;
    ed38:	e03ffe15 	stw	zero,-8(fp)
    ed3c:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ed40:	e037883a 	mov	sp,fp
    ed44:	dfc00117 	ldw	ra,4(sp)
    ed48:	df000017 	ldw	fp,0(sp)
    ed4c:	dec00204 	addi	sp,sp,8
    ed50:	f800283a 	ret

0000ed54 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ed54:	defffd04 	addi	sp,sp,-12
    ed58:	dfc00215 	stw	ra,8(sp)
    ed5c:	df000115 	stw	fp,4(sp)
    ed60:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ed64:	00820034 	movhi	r2,2048
    ed68:	10893304 	addi	r2,r2,9420
    ed6c:	10800017 	ldw	r2,0(r2)
    ed70:	1005003a 	cmpeq	r2,r2,zero
    ed74:	1000061e 	bne	r2,zero,ed90 <alt_get_errno+0x3c>
    ed78:	00820034 	movhi	r2,2048
    ed7c:	10893304 	addi	r2,r2,9420
    ed80:	10800017 	ldw	r2,0(r2)
    ed84:	103ee83a 	callr	r2
    ed88:	e0bfff15 	stw	r2,-4(fp)
    ed8c:	00000306 	br	ed9c <alt_get_errno+0x48>
    ed90:	00820034 	movhi	r2,2048
    ed94:	10895d04 	addi	r2,r2,9588
    ed98:	e0bfff15 	stw	r2,-4(fp)
    ed9c:	e0bfff17 	ldw	r2,-4(fp)
}
    eda0:	e037883a 	mov	sp,fp
    eda4:	dfc00117 	ldw	ra,4(sp)
    eda8:	df000017 	ldw	fp,0(sp)
    edac:	dec00204 	addi	sp,sp,8
    edb0:	f800283a 	ret

0000edb4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    edb4:	defff804 	addi	sp,sp,-32
    edb8:	dfc00715 	stw	ra,28(sp)
    edbc:	df000615 	stw	fp,24(sp)
    edc0:	df000604 	addi	fp,sp,24
    edc4:	e13ffc15 	stw	r4,-16(fp)
    edc8:	e17ffd15 	stw	r5,-12(fp)
    edcc:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    edd0:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    edd4:	e0bffc17 	ldw	r2,-16(fp)
    edd8:	1004803a 	cmplt	r2,r2,zero
    eddc:	1000081e 	bne	r2,zero,ee00 <lseek+0x4c>
    ede0:	e0bffc17 	ldw	r2,-16(fp)
    ede4:	10800324 	muli	r2,r2,12
    ede8:	1007883a 	mov	r3,r2
    edec:	00820034 	movhi	r2,2048
    edf0:	1083c804 	addi	r2,r2,3872
    edf4:	1887883a 	add	r3,r3,r2
    edf8:	e0ffff15 	stw	r3,-4(fp)
    edfc:	00000106 	br	ee04 <lseek+0x50>
    ee00:	e03fff15 	stw	zero,-4(fp)
    ee04:	e0bfff17 	ldw	r2,-4(fp)
    ee08:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    ee0c:	e0bffb17 	ldw	r2,-20(fp)
    ee10:	1005003a 	cmpeq	r2,r2,zero
    ee14:	1000111e 	bne	r2,zero,ee5c <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    ee18:	e0bffb17 	ldw	r2,-20(fp)
    ee1c:	10800017 	ldw	r2,0(r2)
    ee20:	10800717 	ldw	r2,28(r2)
    ee24:	1005003a 	cmpeq	r2,r2,zero
    ee28:	1000091e 	bne	r2,zero,ee50 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    ee2c:	e0bffb17 	ldw	r2,-20(fp)
    ee30:	10800017 	ldw	r2,0(r2)
    ee34:	10800717 	ldw	r2,28(r2)
    ee38:	e13ffb17 	ldw	r4,-20(fp)
    ee3c:	e17ffd17 	ldw	r5,-12(fp)
    ee40:	e1bffe17 	ldw	r6,-8(fp)
    ee44:	103ee83a 	callr	r2
    ee48:	e0bffa15 	stw	r2,-24(fp)
    ee4c:	00000506 	br	ee64 <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    ee50:	00bfde84 	movi	r2,-134
    ee54:	e0bffa15 	stw	r2,-24(fp)
    ee58:	00000206 	br	ee64 <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    ee5c:	00bfebc4 	movi	r2,-81
    ee60:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    ee64:	e0bffa17 	ldw	r2,-24(fp)
    ee68:	1004403a 	cmpge	r2,r2,zero
    ee6c:	1000071e 	bne	r2,zero,ee8c <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    ee70:	000eea40 	call	eea4 <alt_get_errno>
    ee74:	1007883a 	mov	r3,r2
    ee78:	e0bffa17 	ldw	r2,-24(fp)
    ee7c:	0085c83a 	sub	r2,zero,r2
    ee80:	18800015 	stw	r2,0(r3)
    rc = -1;
    ee84:	00bfffc4 	movi	r2,-1
    ee88:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    ee8c:	e0bffa17 	ldw	r2,-24(fp)
}
    ee90:	e037883a 	mov	sp,fp
    ee94:	dfc00117 	ldw	ra,4(sp)
    ee98:	df000017 	ldw	fp,0(sp)
    ee9c:	dec00204 	addi	sp,sp,8
    eea0:	f800283a 	ret

0000eea4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    eea4:	defffd04 	addi	sp,sp,-12
    eea8:	dfc00215 	stw	ra,8(sp)
    eeac:	df000115 	stw	fp,4(sp)
    eeb0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eeb4:	00820034 	movhi	r2,2048
    eeb8:	10893304 	addi	r2,r2,9420
    eebc:	10800017 	ldw	r2,0(r2)
    eec0:	1005003a 	cmpeq	r2,r2,zero
    eec4:	1000061e 	bne	r2,zero,eee0 <alt_get_errno+0x3c>
    eec8:	00820034 	movhi	r2,2048
    eecc:	10893304 	addi	r2,r2,9420
    eed0:	10800017 	ldw	r2,0(r2)
    eed4:	103ee83a 	callr	r2
    eed8:	e0bfff15 	stw	r2,-4(fp)
    eedc:	00000306 	br	eeec <alt_get_errno+0x48>
    eee0:	00820034 	movhi	r2,2048
    eee4:	10895d04 	addi	r2,r2,9588
    eee8:	e0bfff15 	stw	r2,-4(fp)
    eeec:	e0bfff17 	ldw	r2,-4(fp)
}
    eef0:	e037883a 	mov	sp,fp
    eef4:	dfc00117 	ldw	ra,4(sp)
    eef8:	df000017 	ldw	fp,0(sp)
    eefc:	dec00204 	addi	sp,sp,8
    ef00:	f800283a 	ret

0000ef04 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    ef04:	defffd04 	addi	sp,sp,-12
    ef08:	dfc00215 	stw	ra,8(sp)
    ef0c:	df000115 	stw	fp,4(sp)
    ef10:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    ef14:	0009883a 	mov	r4,zero
    ef18:	000f3fc0 	call	f3fc <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    ef1c:	000f4300 	call	f430 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    ef20:	01020034 	movhi	r4,2048
    ef24:	2100e104 	addi	r4,r4,900
    ef28:	01420034 	movhi	r5,2048
    ef2c:	2940e104 	addi	r5,r5,900
    ef30:	01820034 	movhi	r6,2048
    ef34:	3180e104 	addi	r6,r6,900
    ef38:	0014adc0 	call	14adc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    ef3c:	00147ec0 	call	147ec <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    ef40:	01000074 	movhi	r4,1
    ef44:	21121404 	addi	r4,r4,18512
    ef48:	0015a740 	call	15a74 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    ef4c:	d1203b17 	ldw	r4,-32532(gp)
    ef50:	d1603c17 	ldw	r5,-32528(gp)
    ef54:	d1a03d17 	ldw	r6,-32524(gp)
    ef58:	00051940 	call	5194 <main>
    ef5c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    ef60:	01000044 	movi	r4,1
    ef64:	000e9d80 	call	e9d8 <close>
  exit (result);
    ef68:	e13fff17 	ldw	r4,-4(fp)
    ef6c:	0015a880 	call	15a88 <exit>

0000ef70 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    ef70:	defffe04 	addi	sp,sp,-8
    ef74:	df000115 	stw	fp,4(sp)
    ef78:	df000104 	addi	fp,sp,4
    ef7c:	e13fff15 	stw	r4,-4(fp)
}
    ef80:	e037883a 	mov	sp,fp
    ef84:	df000017 	ldw	fp,0(sp)
    ef88:	dec00104 	addi	sp,sp,4
    ef8c:	f800283a 	ret

0000ef90 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    ef90:	defffe04 	addi	sp,sp,-8
    ef94:	df000115 	stw	fp,4(sp)
    ef98:	df000104 	addi	fp,sp,4
    ef9c:	e13fff15 	stw	r4,-4(fp)
}
    efa0:	e037883a 	mov	sp,fp
    efa4:	df000017 	ldw	fp,0(sp)
    efa8:	dec00104 	addi	sp,sp,4
    efac:	f800283a 	ret

0000efb0 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    efb0:	defff704 	addi	sp,sp,-36
    efb4:	dfc00815 	stw	ra,32(sp)
    efb8:	df000715 	stw	fp,28(sp)
    efbc:	df000704 	addi	fp,sp,28
    efc0:	e13ffb15 	stw	r4,-20(fp)
    efc4:	e17ffc15 	stw	r5,-16(fp)
    efc8:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    efcc:	e0bffb17 	ldw	r2,-20(fp)
    efd0:	1004803a 	cmplt	r2,r2,zero
    efd4:	1000081e 	bne	r2,zero,eff8 <read+0x48>
    efd8:	e0bffb17 	ldw	r2,-20(fp)
    efdc:	10800324 	muli	r2,r2,12
    efe0:	1007883a 	mov	r3,r2
    efe4:	00820034 	movhi	r2,2048
    efe8:	1083c804 	addi	r2,r2,3872
    efec:	1887883a 	add	r3,r3,r2
    eff0:	e0ffff15 	stw	r3,-4(fp)
    eff4:	00000106 	br	effc <read+0x4c>
    eff8:	e03fff15 	stw	zero,-4(fp)
    effc:	e0bfff17 	ldw	r2,-4(fp)
    f000:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f004:	e0bffa17 	ldw	r2,-24(fp)
    f008:	1005003a 	cmpeq	r2,r2,zero
    f00c:	1000241e 	bne	r2,zero,f0a0 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    f010:	e0bffa17 	ldw	r2,-24(fp)
    f014:	10800217 	ldw	r2,8(r2)
    f018:	108000cc 	andi	r2,r2,3
    f01c:	10800060 	cmpeqi	r2,r2,1
    f020:	10001a1e 	bne	r2,zero,f08c <read+0xdc>
    f024:	e0bffa17 	ldw	r2,-24(fp)
    f028:	10800017 	ldw	r2,0(r2)
    f02c:	10800517 	ldw	r2,20(r2)
    f030:	1005003a 	cmpeq	r2,r2,zero
    f034:	1000151e 	bne	r2,zero,f08c <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    f038:	e0bffa17 	ldw	r2,-24(fp)
    f03c:	10800017 	ldw	r2,0(r2)
    f040:	10800517 	ldw	r2,20(r2)
    f044:	e17ffc17 	ldw	r5,-16(fp)
    f048:	e1bffd17 	ldw	r6,-12(fp)
    f04c:	e13ffa17 	ldw	r4,-24(fp)
    f050:	103ee83a 	callr	r2
    f054:	e0bff915 	stw	r2,-28(fp)
    f058:	e0bff917 	ldw	r2,-28(fp)
    f05c:	1004403a 	cmpge	r2,r2,zero
    f060:	1000071e 	bne	r2,zero,f080 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    f064:	000f0d00 	call	f0d0 <alt_get_errno>
    f068:	e0fff917 	ldw	r3,-28(fp)
    f06c:	00c7c83a 	sub	r3,zero,r3
    f070:	10c00015 	stw	r3,0(r2)
          return -1;
    f074:	00bfffc4 	movi	r2,-1
    f078:	e0bffe15 	stw	r2,-8(fp)
    f07c:	00000e06 	br	f0b8 <read+0x108>
        }
        return rval;
    f080:	e0bff917 	ldw	r2,-28(fp)
    f084:	e0bffe15 	stw	r2,-8(fp)
    f088:	00000b06 	br	f0b8 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    f08c:	000f0d00 	call	f0d0 <alt_get_errno>
    f090:	1007883a 	mov	r3,r2
    f094:	00800344 	movi	r2,13
    f098:	18800015 	stw	r2,0(r3)
    f09c:	00000406 	br	f0b0 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    f0a0:	000f0d00 	call	f0d0 <alt_get_errno>
    f0a4:	1007883a 	mov	r3,r2
    f0a8:	00801444 	movi	r2,81
    f0ac:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f0b0:	00bfffc4 	movi	r2,-1
    f0b4:	e0bffe15 	stw	r2,-8(fp)
    f0b8:	e0bffe17 	ldw	r2,-8(fp)
}
    f0bc:	e037883a 	mov	sp,fp
    f0c0:	dfc00117 	ldw	ra,4(sp)
    f0c4:	df000017 	ldw	fp,0(sp)
    f0c8:	dec00204 	addi	sp,sp,8
    f0cc:	f800283a 	ret

0000f0d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f0d0:	defffd04 	addi	sp,sp,-12
    f0d4:	dfc00215 	stw	ra,8(sp)
    f0d8:	df000115 	stw	fp,4(sp)
    f0dc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f0e0:	00820034 	movhi	r2,2048
    f0e4:	10893304 	addi	r2,r2,9420
    f0e8:	10800017 	ldw	r2,0(r2)
    f0ec:	1005003a 	cmpeq	r2,r2,zero
    f0f0:	1000061e 	bne	r2,zero,f10c <alt_get_errno+0x3c>
    f0f4:	00820034 	movhi	r2,2048
    f0f8:	10893304 	addi	r2,r2,9420
    f0fc:	10800017 	ldw	r2,0(r2)
    f100:	103ee83a 	callr	r2
    f104:	e0bfff15 	stw	r2,-4(fp)
    f108:	00000306 	br	f118 <alt_get_errno+0x48>
    f10c:	00820034 	movhi	r2,2048
    f110:	10895d04 	addi	r2,r2,9588
    f114:	e0bfff15 	stw	r2,-4(fp)
    f118:	e0bfff17 	ldw	r2,-4(fp)
}
    f11c:	e037883a 	mov	sp,fp
    f120:	dfc00117 	ldw	ra,4(sp)
    f124:	df000017 	ldw	fp,0(sp)
    f128:	dec00204 	addi	sp,sp,8
    f12c:	f800283a 	ret

0000f130 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    f130:	defffe04 	addi	sp,sp,-8
    f134:	df000115 	stw	fp,4(sp)
    f138:	df000104 	addi	fp,sp,4
    f13c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    f140:	e0bfff17 	ldw	r2,-4(fp)
    f144:	108000d0 	cmplti	r2,r2,3
    f148:	10000d1e 	bne	r2,zero,f180 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    f14c:	e0bfff17 	ldw	r2,-4(fp)
    f150:	00c20034 	movhi	r3,2048
    f154:	18c3c804 	addi	r3,r3,3872
    f158:	10800324 	muli	r2,r2,12
    f15c:	10c5883a 	add	r2,r2,r3
    f160:	10800204 	addi	r2,r2,8
    f164:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    f168:	e0bfff17 	ldw	r2,-4(fp)
    f16c:	00c20034 	movhi	r3,2048
    f170:	18c3c804 	addi	r3,r3,3872
    f174:	10800324 	muli	r2,r2,12
    f178:	10c5883a 	add	r2,r2,r3
    f17c:	10000015 	stw	zero,0(r2)
  }
}
    f180:	e037883a 	mov	sp,fp
    f184:	df000017 	ldw	fp,0(sp)
    f188:	dec00104 	addi	sp,sp,4
    f18c:	f800283a 	ret

0000f190 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    f190:	defff804 	addi	sp,sp,-32
    f194:	df000715 	stw	fp,28(sp)
    f198:	df000704 	addi	fp,sp,28
    f19c:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    f1a0:	0005303a 	rdctl	r2,status
    f1a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    f1a8:	e0fffb17 	ldw	r3,-20(fp)
    f1ac:	00bfff84 	movi	r2,-2
    f1b0:	1884703a 	and	r2,r3,r2
    f1b4:	1001703a 	wrctl	status,r2
  
  return context;
    f1b8:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    f1bc:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    f1c0:	d0a01117 	ldw	r2,-32700(gp)
    f1c4:	10c000c4 	addi	r3,r2,3
    f1c8:	00bfff04 	movi	r2,-4
    f1cc:	1884703a 	and	r2,r3,r2
    f1d0:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    f1d4:	d0e01117 	ldw	r3,-32700(gp)
    f1d8:	e0bffe17 	ldw	r2,-8(fp)
    f1dc:	1887883a 	add	r3,r3,r2
    f1e0:	00840034 	movhi	r2,4096
    f1e4:	10800004 	addi	r2,r2,0
    f1e8:	10c0072e 	bgeu	r2,r3,f208 <sbrk+0x78>
    f1ec:	e0bffd17 	ldw	r2,-12(fp)
    f1f0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    f1f4:	e0bffa17 	ldw	r2,-24(fp)
    f1f8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    f1fc:	00bfffc4 	movi	r2,-1
    f200:	e0bfff15 	stw	r2,-4(fp)
    f204:	00000c06 	br	f238 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    f208:	d0a01117 	ldw	r2,-32700(gp)
    f20c:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    f210:	d0e01117 	ldw	r3,-32700(gp)
    f214:	e0bffe17 	ldw	r2,-8(fp)
    f218:	1885883a 	add	r2,r3,r2
    f21c:	d0a01115 	stw	r2,-32700(gp)
    f220:	e0bffd17 	ldw	r2,-12(fp)
    f224:	e0bff915 	stw	r2,-28(fp)
    f228:	e0bff917 	ldw	r2,-28(fp)
    f22c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    f230:	e0bffc17 	ldw	r2,-16(fp)
    f234:	e0bfff15 	stw	r2,-4(fp)
    f238:	e0bfff17 	ldw	r2,-4(fp)
} 
    f23c:	e037883a 	mov	sp,fp
    f240:	df000017 	ldw	fp,0(sp)
    f244:	dec00104 	addi	sp,sp,4
    f248:	f800283a 	ret

0000f24c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    f24c:	defffd04 	addi	sp,sp,-12
    f250:	dfc00215 	stw	ra,8(sp)
    f254:	df000115 	stw	fp,4(sp)
    f258:	df000104 	addi	fp,sp,4
    f25c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    f260:	e13fff17 	ldw	r4,-4(fp)
    f264:	00145340 	call	14534 <alt_busy_sleep>
}
    f268:	e037883a 	mov	sp,fp
    f26c:	dfc00117 	ldw	ra,4(sp)
    f270:	df000017 	ldw	fp,0(sp)
    f274:	dec00204 	addi	sp,sp,8
    f278:	f800283a 	ret

0000f27c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    f27c:	defff704 	addi	sp,sp,-36
    f280:	dfc00815 	stw	ra,32(sp)
    f284:	df000715 	stw	fp,28(sp)
    f288:	df000704 	addi	fp,sp,28
    f28c:	e13ffb15 	stw	r4,-20(fp)
    f290:	e17ffc15 	stw	r5,-16(fp)
    f294:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f298:	e0bffb17 	ldw	r2,-20(fp)
    f29c:	1004803a 	cmplt	r2,r2,zero
    f2a0:	1000081e 	bne	r2,zero,f2c4 <write+0x48>
    f2a4:	e0bffb17 	ldw	r2,-20(fp)
    f2a8:	10800324 	muli	r2,r2,12
    f2ac:	1007883a 	mov	r3,r2
    f2b0:	00820034 	movhi	r2,2048
    f2b4:	1083c804 	addi	r2,r2,3872
    f2b8:	1887883a 	add	r3,r3,r2
    f2bc:	e0ffff15 	stw	r3,-4(fp)
    f2c0:	00000106 	br	f2c8 <write+0x4c>
    f2c4:	e03fff15 	stw	zero,-4(fp)
    f2c8:	e0bfff17 	ldw	r2,-4(fp)
    f2cc:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f2d0:	e0bffa17 	ldw	r2,-24(fp)
    f2d4:	1005003a 	cmpeq	r2,r2,zero
    f2d8:	1000241e 	bne	r2,zero,f36c <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    f2dc:	e0bffa17 	ldw	r2,-24(fp)
    f2e0:	10800217 	ldw	r2,8(r2)
    f2e4:	108000cc 	andi	r2,r2,3
    f2e8:	1005003a 	cmpeq	r2,r2,zero
    f2ec:	10001a1e 	bne	r2,zero,f358 <write+0xdc>
    f2f0:	e0bffa17 	ldw	r2,-24(fp)
    f2f4:	10800017 	ldw	r2,0(r2)
    f2f8:	10800617 	ldw	r2,24(r2)
    f2fc:	1005003a 	cmpeq	r2,r2,zero
    f300:	1000151e 	bne	r2,zero,f358 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    f304:	e0bffa17 	ldw	r2,-24(fp)
    f308:	10800017 	ldw	r2,0(r2)
    f30c:	10800617 	ldw	r2,24(r2)
    f310:	e17ffc17 	ldw	r5,-16(fp)
    f314:	e1bffd17 	ldw	r6,-12(fp)
    f318:	e13ffa17 	ldw	r4,-24(fp)
    f31c:	103ee83a 	callr	r2
    f320:	e0bff915 	stw	r2,-28(fp)
    f324:	e0bff917 	ldw	r2,-28(fp)
    f328:	1004403a 	cmpge	r2,r2,zero
    f32c:	1000071e 	bne	r2,zero,f34c <write+0xd0>
      {
        ALT_ERRNO = -rval;
    f330:	000f39c0 	call	f39c <alt_get_errno>
    f334:	e0fff917 	ldw	r3,-28(fp)
    f338:	00c7c83a 	sub	r3,zero,r3
    f33c:	10c00015 	stw	r3,0(r2)
        return -1;
    f340:	00bfffc4 	movi	r2,-1
    f344:	e0bffe15 	stw	r2,-8(fp)
    f348:	00000e06 	br	f384 <write+0x108>
      }
      return rval;
    f34c:	e0bff917 	ldw	r2,-28(fp)
    f350:	e0bffe15 	stw	r2,-8(fp)
    f354:	00000b06 	br	f384 <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    f358:	000f39c0 	call	f39c <alt_get_errno>
    f35c:	1007883a 	mov	r3,r2
    f360:	00800344 	movi	r2,13
    f364:	18800015 	stw	r2,0(r3)
    f368:	00000406 	br	f37c <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    f36c:	000f39c0 	call	f39c <alt_get_errno>
    f370:	1007883a 	mov	r3,r2
    f374:	00801444 	movi	r2,81
    f378:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f37c:	00bfffc4 	movi	r2,-1
    f380:	e0bffe15 	stw	r2,-8(fp)
    f384:	e0bffe17 	ldw	r2,-8(fp)
}
    f388:	e037883a 	mov	sp,fp
    f38c:	dfc00117 	ldw	ra,4(sp)
    f390:	df000017 	ldw	fp,0(sp)
    f394:	dec00204 	addi	sp,sp,8
    f398:	f800283a 	ret

0000f39c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f39c:	defffd04 	addi	sp,sp,-12
    f3a0:	dfc00215 	stw	ra,8(sp)
    f3a4:	df000115 	stw	fp,4(sp)
    f3a8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f3ac:	00820034 	movhi	r2,2048
    f3b0:	10893304 	addi	r2,r2,9420
    f3b4:	10800017 	ldw	r2,0(r2)
    f3b8:	1005003a 	cmpeq	r2,r2,zero
    f3bc:	1000061e 	bne	r2,zero,f3d8 <alt_get_errno+0x3c>
    f3c0:	00820034 	movhi	r2,2048
    f3c4:	10893304 	addi	r2,r2,9420
    f3c8:	10800017 	ldw	r2,0(r2)
    f3cc:	103ee83a 	callr	r2
    f3d0:	e0bfff15 	stw	r2,-4(fp)
    f3d4:	00000306 	br	f3e4 <alt_get_errno+0x48>
    f3d8:	00820034 	movhi	r2,2048
    f3dc:	10895d04 	addi	r2,r2,9588
    f3e0:	e0bfff15 	stw	r2,-4(fp)
    f3e4:	e0bfff17 	ldw	r2,-4(fp)
}
    f3e8:	e037883a 	mov	sp,fp
    f3ec:	dfc00117 	ldw	ra,4(sp)
    f3f0:	df000017 	ldw	fp,0(sp)
    f3f4:	dec00204 	addi	sp,sp,8
    f3f8:	f800283a 	ret

0000f3fc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    f3fc:	defffd04 	addi	sp,sp,-12
    f400:	dfc00215 	stw	ra,8(sp)
    f404:	df000115 	stw	fp,4(sp)
    f408:	df000104 	addi	fp,sp,4
    f40c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    f410:	0014fbc0 	call	14fbc <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    f414:	00800044 	movi	r2,1
    f418:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    f41c:	e037883a 	mov	sp,fp
    f420:	dfc00117 	ldw	ra,4(sp)
    f424:	df000017 	ldw	fp,0(sp)
    f428:	dec00204 	addi	sp,sp,8
    f42c:	f800283a 	ret

0000f430 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    f430:	defffd04 	addi	sp,sp,-12
    f434:	dfc00215 	stw	ra,8(sp)
    f438:	df000115 	stw	fp,4(sp)
    f43c:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    f440:	01000134 	movhi	r4,4
    f444:	210c1004 	addi	r4,r4,12352
    f448:	000b883a 	mov	r5,zero
    f44c:	000d883a 	mov	r6,zero
    f450:	01c0fa04 	movi	r7,1000
    f454:	0012fa80 	call	12fa8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    f458:	01020034 	movhi	r4,2048
    f45c:	21042804 	addi	r4,r4,4256
    f460:	000f7d40 	call	f7d4 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    f464:	01020034 	movhi	r4,2048
    f468:	21046804 	addi	r4,r4,4512
    f46c:	000b883a 	mov	r5,zero
    f470:	01800144 	movi	r6,5
    f474:	001169c0 	call	1169c <altera_avalon_jtag_uart_init>
    f478:	01020034 	movhi	r4,2048
    f47c:	21045e04 	addi	r4,r4,4472
    f480:	000f79c0 	call	f79c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    f484:	01020034 	movhi	r4,2048
    f488:	21088004 	addi	r4,r4,8704
    f48c:	0012da00 	call	12da0 <altera_avalon_lcd_16207_init>
    f490:	01020034 	movhi	r4,2048
    f494:	21087604 	addi	r4,r4,8664
    f498:	000f79c0 	call	f79c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    f49c:	01020034 	movhi	r4,2048
    f4a0:	2108c804 	addi	r4,r4,8992
    f4a4:	000b883a 	mov	r5,zero
    f4a8:	018000c4 	movi	r6,3
    f4ac:	00131280 	call	13128 <altera_avalon_uart_init>
    f4b0:	01020034 	movhi	r4,2048
    f4b4:	2108be04 	addi	r4,r4,8952
    f4b8:	000f79c0 	call	f79c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
    f4bc:	01020034 	movhi	r4,2048
    f4c0:	2108ef04 	addi	r4,r4,9148
    f4c4:	0013b080 	call	13b08 <alt_up_ps2_init>
    f4c8:	01020034 	movhi	r4,2048
    f4cc:	2108ef04 	addi	r4,r4,9148
    f4d0:	000f79c0 	call	f79c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
    f4d4:	00820034 	movhi	r2,2048
    f4d8:	1088fd04 	addi	r2,r2,9204
    f4dc:	10800a17 	ldw	r2,40(r2)
    f4e0:	10800104 	addi	r2,r2,4
    f4e4:	10800017 	ldw	r2,0(r2)
    f4e8:	10ffffcc 	andi	r3,r2,65535
    f4ec:	00820034 	movhi	r2,2048
    f4f0:	1088fd04 	addi	r2,r2,9204
    f4f4:	10c00c15 	stw	r3,48(r2)
    f4f8:	00820034 	movhi	r2,2048
    f4fc:	1088fd04 	addi	r2,r2,9204
    f500:	10800a17 	ldw	r2,40(r2)
    f504:	10800104 	addi	r2,r2,4
    f508:	10800017 	ldw	r2,0(r2)
    f50c:	1005d43a 	srai	r2,r2,16
    f510:	10ffffcc 	andi	r3,r2,65535
    f514:	00820034 	movhi	r2,2048
    f518:	1088fd04 	addi	r2,r2,9204
    f51c:	10c00d15 	stw	r3,52(r2)
    f520:	00820034 	movhi	r2,2048
    f524:	1088fd04 	addi	r2,r2,9204
    f528:	10800c17 	ldw	r2,48(r2)
    f52c:	10801068 	cmpgeui	r2,r2,65
    f530:	1000081e 	bne	r2,zero,f554 <alt_sys_init+0x124>
    f534:	00c20034 	movhi	r3,2048
    f538:	18c8fd04 	addi	r3,r3,9204
    f53c:	00800fc4 	movi	r2,63
    f540:	18800f15 	stw	r2,60(r3)
    f544:	00c20034 	movhi	r3,2048
    f548:	18c8fd04 	addi	r3,r3,9204
    f54c:	00800184 	movi	r2,6
    f550:	18801015 	stw	r2,64(r3)
    f554:	00820034 	movhi	r2,2048
    f558:	1088fd04 	addi	r2,r2,9204
    f55c:	10800d17 	ldw	r2,52(r2)
    f560:	10800868 	cmpgeui	r2,r2,33
    f564:	1000041e 	bne	r2,zero,f578 <alt_sys_init+0x148>
    f568:	00c20034 	movhi	r3,2048
    f56c:	18c8fd04 	addi	r3,r3,9204
    f570:	008007c4 	movi	r2,31
    f574:	18801115 	stw	r2,68(r3)
    f578:	01020034 	movhi	r4,2048
    f57c:	2108fd04 	addi	r4,r4,9204
    f580:	00140dc0 	call	140dc <alt_up_char_buffer_init>
    f584:	01020034 	movhi	r4,2048
    f588:	2108fd04 	addi	r4,r4,9204
    f58c:	000f79c0 	call	f79c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
    f590:	00820034 	movhi	r2,2048
    f594:	10890f04 	addi	r2,r2,9276
    f598:	10800a17 	ldw	r2,40(r2)
    f59c:	10800017 	ldw	r2,0(r2)
    f5a0:	1007883a 	mov	r3,r2
    f5a4:	00820034 	movhi	r2,2048
    f5a8:	10890f04 	addi	r2,r2,9276
    f5ac:	10c00b15 	stw	r3,44(r2)
    f5b0:	00820034 	movhi	r2,2048
    f5b4:	10890f04 	addi	r2,r2,9276
    f5b8:	10800a17 	ldw	r2,40(r2)
    f5bc:	10800104 	addi	r2,r2,4
    f5c0:	10800017 	ldw	r2,0(r2)
    f5c4:	1007883a 	mov	r3,r2
    f5c8:	00820034 	movhi	r2,2048
    f5cc:	10890f04 	addi	r2,r2,9276
    f5d0:	10c00c15 	stw	r3,48(r2)
    f5d4:	00820034 	movhi	r2,2048
    f5d8:	10890f04 	addi	r2,r2,9276
    f5dc:	10800a17 	ldw	r2,40(r2)
    f5e0:	10800204 	addi	r2,r2,8
    f5e4:	10800017 	ldw	r2,0(r2)
    f5e8:	10ffffcc 	andi	r3,r2,65535
    f5ec:	00820034 	movhi	r2,2048
    f5f0:	10890f04 	addi	r2,r2,9276
    f5f4:	10c00f15 	stw	r3,60(r2)
    f5f8:	00820034 	movhi	r2,2048
    f5fc:	10890f04 	addi	r2,r2,9276
    f600:	10800a17 	ldw	r2,40(r2)
    f604:	10800204 	addi	r2,r2,8
    f608:	10800017 	ldw	r2,0(r2)
    f60c:	1005d43a 	srai	r2,r2,16
    f610:	10ffffcc 	andi	r3,r2,65535
    f614:	00820034 	movhi	r2,2048
    f618:	10890f04 	addi	r2,r2,9276
    f61c:	10c01015 	stw	r3,64(r2)
    f620:	00820034 	movhi	r2,2048
    f624:	10890f04 	addi	r2,r2,9276
    f628:	10800a17 	ldw	r2,40(r2)
    f62c:	10800304 	addi	r2,r2,12
    f630:	10800017 	ldw	r2,0(r2)
    f634:	1005d07a 	srai	r2,r2,1
    f638:	10c0004c 	andi	r3,r2,1
    f63c:	00820034 	movhi	r2,2048
    f640:	10890f04 	addi	r2,r2,9276
    f644:	10c00d15 	stw	r3,52(r2)
    f648:	00820034 	movhi	r2,2048
    f64c:	10890f04 	addi	r2,r2,9276
    f650:	10800a17 	ldw	r2,40(r2)
    f654:	10800304 	addi	r2,r2,12
    f658:	10800017 	ldw	r2,0(r2)
    f65c:	1005d13a 	srai	r2,r2,4
    f660:	10c003cc 	andi	r3,r2,15
    f664:	00820034 	movhi	r2,2048
    f668:	10890f04 	addi	r2,r2,9276
    f66c:	10c00e15 	stw	r3,56(r2)
    f670:	00820034 	movhi	r2,2048
    f674:	10890f04 	addi	r2,r2,9276
    f678:	10800a17 	ldw	r2,40(r2)
    f67c:	10800304 	addi	r2,r2,12
    f680:	10800017 	ldw	r2,0(r2)
    f684:	1005d43a 	srai	r2,r2,16
    f688:	1007883a 	mov	r3,r2
    f68c:	00bfffc4 	movi	r2,-1
    f690:	1884703a 	and	r2,r3,r2
    f694:	e0bfff45 	stb	r2,-3(fp)
    f698:	00820034 	movhi	r2,2048
    f69c:	10890f04 	addi	r2,r2,9276
    f6a0:	10800a17 	ldw	r2,40(r2)
    f6a4:	10800304 	addi	r2,r2,12
    f6a8:	10800017 	ldw	r2,0(r2)
    f6ac:	1005d63a 	srai	r2,r2,24
    f6b0:	1007883a 	mov	r3,r2
    f6b4:	00bfffc4 	movi	r2,-1
    f6b8:	1884703a 	and	r2,r3,r2
    f6bc:	e0bfff05 	stb	r2,-4(fp)
    f6c0:	00820034 	movhi	r2,2048
    f6c4:	10890f04 	addi	r2,r2,9276
    f6c8:	10800e17 	ldw	r2,56(r2)
    f6cc:	10800058 	cmpnei	r2,r2,1
    f6d0:	1000041e 	bne	r2,zero,f6e4 <alt_sys_init+0x2b4>
    f6d4:	00820034 	movhi	r2,2048
    f6d8:	10890f04 	addi	r2,r2,9276
    f6dc:	10001115 	stw	zero,68(r2)
    f6e0:	00000e06 	br	f71c <alt_sys_init+0x2ec>
    f6e4:	00820034 	movhi	r2,2048
    f6e8:	10890f04 	addi	r2,r2,9276
    f6ec:	10800e17 	ldw	r2,56(r2)
    f6f0:	10800098 	cmpnei	r2,r2,2
    f6f4:	1000051e 	bne	r2,zero,f70c <alt_sys_init+0x2dc>
    f6f8:	00c20034 	movhi	r3,2048
    f6fc:	18c90f04 	addi	r3,r3,9276
    f700:	00800044 	movi	r2,1
    f704:	18801115 	stw	r2,68(r3)
    f708:	00000406 	br	f71c <alt_sys_init+0x2ec>
    f70c:	00c20034 	movhi	r3,2048
    f710:	18c90f04 	addi	r3,r3,9276
    f714:	00800084 	movi	r2,2
    f718:	18801115 	stw	r2,68(r3)
    f71c:	e0ffff43 	ldbu	r3,-3(fp)
    f720:	00800804 	movi	r2,32
    f724:	10c7c83a 	sub	r3,r2,r3
    f728:	00bfffc4 	movi	r2,-1
    f72c:	10c6d83a 	srl	r3,r2,r3
    f730:	00820034 	movhi	r2,2048
    f734:	10890f04 	addi	r2,r2,9276
    f738:	10c01215 	stw	r3,72(r2)
    f73c:	e0ffff43 	ldbu	r3,-3(fp)
    f740:	00820034 	movhi	r2,2048
    f744:	10890f04 	addi	r2,r2,9276
    f748:	10801117 	ldw	r2,68(r2)
    f74c:	1887883a 	add	r3,r3,r2
    f750:	00820034 	movhi	r2,2048
    f754:	10890f04 	addi	r2,r2,9276
    f758:	10c01315 	stw	r3,76(r2)
    f75c:	e0ffff03 	ldbu	r3,-4(fp)
    f760:	00800804 	movi	r2,32
    f764:	10c7c83a 	sub	r3,r2,r3
    f768:	00bfffc4 	movi	r2,-1
    f76c:	10c6d83a 	srl	r3,r2,r3
    f770:	00820034 	movhi	r2,2048
    f774:	10890f04 	addi	r2,r2,9276
    f778:	10c01415 	stw	r3,80(r2)
    f77c:	01020034 	movhi	r4,2048
    f780:	21090f04 	addi	r4,r4,9276
    f784:	000f79c0 	call	f79c <alt_dev_reg>
}
    f788:	e037883a 	mov	sp,fp
    f78c:	dfc00117 	ldw	ra,4(sp)
    f790:	df000017 	ldw	fp,0(sp)
    f794:	dec00204 	addi	sp,sp,8
    f798:	f800283a 	ret

0000f79c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f79c:	defffd04 	addi	sp,sp,-12
    f7a0:	dfc00215 	stw	ra,8(sp)
    f7a4:	df000115 	stw	fp,4(sp)
    f7a8:	df000104 	addi	fp,sp,4
    f7ac:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f7b0:	e13fff17 	ldw	r4,-4(fp)
    f7b4:	01420034 	movhi	r5,2048
    f7b8:	29493004 	addi	r5,r5,9408
    f7bc:	00146d80 	call	146d8 <alt_dev_llist_insert>
}
    f7c0:	e037883a 	mov	sp,fp
    f7c4:	dfc00117 	ldw	ra,4(sp)
    f7c8:	df000017 	ldw	fp,0(sp)
    f7cc:	dec00204 	addi	sp,sp,8
    f7d0:	f800283a 	ret

0000f7d4 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f7d4:	defffc04 	addi	sp,sp,-16
    f7d8:	dfc00315 	stw	ra,12(sp)
    f7dc:	df000215 	stw	fp,8(sp)
    f7e0:	df000204 	addi	fp,sp,8
    f7e4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f7e8:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f7ec:	e13fff17 	ldw	r4,-4(fp)
    f7f0:	0010ccc0 	call	10ccc <alt_read_cfi_width>
    f7f4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f7f8:	e0bffe17 	ldw	r2,-8(fp)
    f7fc:	1004c03a 	cmpne	r2,r2,zero
    f800:	1000031e 	bne	r2,zero,f810 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f804:	e13fff17 	ldw	r4,-4(fp)
    f808:	00103e40 	call	103e4 <alt_set_flash_width_func>
    f80c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f810:	e0bffe17 	ldw	r2,-8(fp)
    f814:	1004c03a 	cmpne	r2,r2,zero
    f818:	1000031e 	bne	r2,zero,f828 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f81c:	e13fff17 	ldw	r4,-4(fp)
    f820:	00106ec0 	call	106ec <alt_read_cfi_table>
    f824:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f828:	e0bffe17 	ldw	r2,-8(fp)
    f82c:	1004c03a 	cmpne	r2,r2,zero
    f830:	1000031e 	bne	r2,zero,f840 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f834:	e13fff17 	ldw	r4,-4(fp)
    f838:	00105c40 	call	105c4 <alt_set_flash_algorithm_func>
    f83c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f840:	e0bffe17 	ldw	r2,-8(fp)
    f844:	1004c03a 	cmpne	r2,r2,zero
    f848:	1000031e 	bne	r2,zero,f858 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f84c:	e13fff17 	ldw	r4,-4(fp)
    f850:	000f8700 	call	f870 <alt_flash_device_register>
    f854:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f858:	e0bffe17 	ldw	r2,-8(fp)
}
    f85c:	e037883a 	mov	sp,fp
    f860:	dfc00117 	ldw	ra,4(sp)
    f864:	df000017 	ldw	fp,0(sp)
    f868:	dec00204 	addi	sp,sp,8
    f86c:	f800283a 	ret

0000f870 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f870:	defffd04 	addi	sp,sp,-12
    f874:	dfc00215 	stw	ra,8(sp)
    f878:	df000115 	stw	fp,4(sp)
    f87c:	df000104 	addi	fp,sp,4
    f880:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f884:	e13fff17 	ldw	r4,-4(fp)
    f888:	01420034 	movhi	r5,2048
    f88c:	29493704 	addi	r5,r5,9436
    f890:	00146d80 	call	146d8 <alt_dev_llist_insert>
}
    f894:	e037883a 	mov	sp,fp
    f898:	dfc00117 	ldw	ra,4(sp)
    f89c:	df000017 	ldw	fp,0(sp)
    f8a0:	dec00204 	addi	sp,sp,8
    f8a4:	f800283a 	ret

0000f8a8 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f8a8:	deffef04 	addi	sp,sp,-68
    f8ac:	dfc01015 	stw	ra,64(sp)
    f8b0:	df000f15 	stw	fp,60(sp)
    f8b4:	df000f04 	addi	fp,sp,60
    f8b8:	e13ffa15 	stw	r4,-24(fp)
    f8bc:	e17ffb15 	stw	r5,-20(fp)
    f8c0:	e1bffc15 	stw	r6,-16(fp)
    f8c4:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f8c8:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f8cc:	e0bffd17 	ldw	r2,-12(fp)
    f8d0:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f8d4:	e0bffb17 	ldw	r2,-20(fp)
    f8d8:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f8dc:	e0bffa17 	ldw	r2,-24(fp)
    f8e0:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f8e4:	e03ff815 	stw	zero,-32(fp)
    f8e8:	00008e06 	br	fb24 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    f8ec:	e0bff817 	ldw	r2,-32(fp)
    f8f0:	e0fff217 	ldw	r3,-56(fp)
    f8f4:	1004913a 	slli	r2,r2,4
    f8f8:	10c5883a 	add	r2,r2,r3
    f8fc:	10800d04 	addi	r2,r2,52
    f900:	10c00017 	ldw	r3,0(r2)
    f904:	e0bffb17 	ldw	r2,-20(fp)
    f908:	10c08316 	blt	r2,r3,fb18 <alt_flash_cfi_write+0x270>
    f90c:	e0bff817 	ldw	r2,-32(fp)
    f910:	e0fff217 	ldw	r3,-56(fp)
    f914:	1004913a 	slli	r2,r2,4
    f918:	10c5883a 	add	r2,r2,r3
    f91c:	10800d04 	addi	r2,r2,52
    f920:	11000017 	ldw	r4,0(r2)
    f924:	e0bff817 	ldw	r2,-32(fp)
    f928:	e0fff217 	ldw	r3,-56(fp)
    f92c:	1004913a 	slli	r2,r2,4
    f930:	10c5883a 	add	r2,r2,r3
    f934:	10800e04 	addi	r2,r2,56
    f938:	10800017 	ldw	r2,0(r2)
    f93c:	2087883a 	add	r3,r4,r2
    f940:	e0bffb17 	ldw	r2,-20(fp)
    f944:	10c0740e 	bge	r2,r3,fb18 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    f948:	e0bff817 	ldw	r2,-32(fp)
    f94c:	e0fff217 	ldw	r3,-56(fp)
    f950:	1004913a 	slli	r2,r2,4
    f954:	10c5883a 	add	r2,r2,r3
    f958:	10800d04 	addi	r2,r2,52
    f95c:	10800017 	ldw	r2,0(r2)
    f960:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f964:	e03ff715 	stw	zero,-36(fp)
    f968:	00006306 	br	faf8 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    f96c:	e0fffb17 	ldw	r3,-20(fp)
    f970:	e0bff417 	ldw	r2,-48(fp)
    f974:	18805416 	blt	r3,r2,fac8 <alt_flash_cfi_write+0x220>
    f978:	e0bff817 	ldw	r2,-32(fp)
    f97c:	e0fff217 	ldw	r3,-56(fp)
    f980:	1004913a 	slli	r2,r2,4
    f984:	10c5883a 	add	r2,r2,r3
    f988:	10801004 	addi	r2,r2,64
    f98c:	10c00017 	ldw	r3,0(r2)
    f990:	e0bff417 	ldw	r2,-48(fp)
    f994:	1887883a 	add	r3,r3,r2
    f998:	e0bffb17 	ldw	r2,-20(fp)
    f99c:	10c04a0e 	bge	r2,r3,fac8 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    f9a0:	e0bff817 	ldw	r2,-32(fp)
    f9a4:	e0fff217 	ldw	r3,-56(fp)
    f9a8:	1004913a 	slli	r2,r2,4
    f9ac:	10c5883a 	add	r2,r2,r3
    f9b0:	10801004 	addi	r2,r2,64
    f9b4:	10c00017 	ldw	r3,0(r2)
    f9b8:	e0bff417 	ldw	r2,-48(fp)
    f9bc:	1887883a 	add	r3,r3,r2
    f9c0:	e0bffb17 	ldw	r2,-20(fp)
    f9c4:	1885c83a 	sub	r2,r3,r2
    f9c8:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    f9cc:	e0bff617 	ldw	r2,-40(fp)
    f9d0:	e0bfff15 	stw	r2,-4(fp)
    f9d4:	e0fffd17 	ldw	r3,-12(fp)
    f9d8:	e0fffe15 	stw	r3,-8(fp)
    f9dc:	e0bfff17 	ldw	r2,-4(fp)
    f9e0:	e0fffe17 	ldw	r3,-8(fp)
    f9e4:	10c0020e 	bge	r2,r3,f9f0 <alt_flash_cfi_write+0x148>
    f9e8:	e0bfff17 	ldw	r2,-4(fp)
    f9ec:	e0bffe15 	stw	r2,-8(fp)
    f9f0:	e0fffe17 	ldw	r3,-8(fp)
    f9f4:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    f9f8:	e0bff217 	ldw	r2,-56(fp)
    f9fc:	10800a17 	ldw	r2,40(r2)
    fa00:	1007883a 	mov	r3,r2
    fa04:	e0bffb17 	ldw	r2,-20(fp)
    fa08:	188b883a 	add	r5,r3,r2
    fa0c:	e1bff617 	ldw	r6,-40(fp)
    fa10:	e13ffc17 	ldw	r4,-16(fp)
    fa14:	00052200 	call	5220 <memcmp>
    fa18:	1005003a 	cmpeq	r2,r2,zero
    fa1c:	1000131e 	bne	r2,zero,fa6c <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    fa20:	e0bff217 	ldw	r2,-56(fp)
    fa24:	10800817 	ldw	r2,32(r2)
    fa28:	e13ff217 	ldw	r4,-56(fp)
    fa2c:	e17ff417 	ldw	r5,-48(fp)
    fa30:	103ee83a 	callr	r2
    fa34:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    fa38:	e0bff917 	ldw	r2,-28(fp)
    fa3c:	1004c03a 	cmpne	r2,r2,zero
    fa40:	10000a1e 	bne	r2,zero,fa6c <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    fa44:	e0bff217 	ldw	r2,-56(fp)
    fa48:	10c00917 	ldw	r3,36(r2)
    fa4c:	e13ff217 	ldw	r4,-56(fp)
    fa50:	e0bff617 	ldw	r2,-40(fp)
    fa54:	d8800015 	stw	r2,0(sp)
    fa58:	e17ff417 	ldw	r5,-48(fp)
    fa5c:	e1bffb17 	ldw	r6,-20(fp)
    fa60:	e1fffc17 	ldw	r7,-16(fp)
    fa64:	183ee83a 	callr	r3
    fa68:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    fa6c:	e0fffd17 	ldw	r3,-12(fp)
    fa70:	e0bff617 	ldw	r2,-40(fp)
    fa74:	18802f26 	beq	r3,r2,fb34 <alt_flash_cfi_write+0x28c>
    fa78:	e0bff917 	ldw	r2,-28(fp)
    fa7c:	1004c03a 	cmpne	r2,r2,zero
    fa80:	10002c1e 	bne	r2,zero,fb34 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    fa84:	e0fffd17 	ldw	r3,-12(fp)
    fa88:	e0bff617 	ldw	r2,-40(fp)
    fa8c:	1885c83a 	sub	r2,r3,r2
    fa90:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    fa94:	e0bff817 	ldw	r2,-32(fp)
    fa98:	e0fff217 	ldw	r3,-56(fp)
    fa9c:	1004913a 	slli	r2,r2,4
    faa0:	10c5883a 	add	r2,r2,r3
    faa4:	10801004 	addi	r2,r2,64
    faa8:	10c00017 	ldw	r3,0(r2)
    faac:	e0bff417 	ldw	r2,-48(fp)
    fab0:	1885883a 	add	r2,r3,r2
    fab4:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    fab8:	e0fffc17 	ldw	r3,-16(fp)
    fabc:	e0bff617 	ldw	r2,-40(fp)
    fac0:	1885883a 	add	r2,r3,r2
    fac4:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    fac8:	e0bff817 	ldw	r2,-32(fp)
    facc:	e0fff217 	ldw	r3,-56(fp)
    fad0:	1004913a 	slli	r2,r2,4
    fad4:	10c5883a 	add	r2,r2,r3
    fad8:	10801004 	addi	r2,r2,64
    fadc:	10c00017 	ldw	r3,0(r2)
    fae0:	e0bff417 	ldw	r2,-48(fp)
    fae4:	10c5883a 	add	r2,r2,r3
    fae8:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    faec:	e0bff717 	ldw	r2,-36(fp)
    faf0:	10800044 	addi	r2,r2,1
    faf4:	e0bff715 	stw	r2,-36(fp)
    faf8:	e0bff817 	ldw	r2,-32(fp)
    fafc:	e0fff217 	ldw	r3,-56(fp)
    fb00:	1004913a 	slli	r2,r2,4
    fb04:	10c5883a 	add	r2,r2,r3
    fb08:	10800f04 	addi	r2,r2,60
    fb0c:	10c00017 	ldw	r3,0(r2)
    fb10:	e0bff717 	ldw	r2,-36(fp)
    fb14:	10ff9516 	blt	r2,r3,f96c <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    fb18:	e0bff817 	ldw	r2,-32(fp)
    fb1c:	10800044 	addi	r2,r2,1
    fb20:	e0bff815 	stw	r2,-32(fp)
    fb24:	e0bff217 	ldw	r2,-56(fp)
    fb28:	10c00c17 	ldw	r3,48(r2)
    fb2c:	e0bff817 	ldw	r2,-32(fp)
    fb30:	10ff6e16 	blt	r2,r3,f8ec <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    fb34:	e0bff217 	ldw	r2,-56(fp)
    fb38:	10800a17 	ldw	r2,40(r2)
    fb3c:	1007883a 	mov	r3,r2
    fb40:	e0bff317 	ldw	r2,-52(fp)
    fb44:	1889883a 	add	r4,r3,r2
    fb48:	e17ff517 	ldw	r5,-44(fp)
    fb4c:	00146600 	call	14660 <alt_dcache_flush>
  return ret_code;
    fb50:	e0bff917 	ldw	r2,-28(fp)
}
    fb54:	e037883a 	mov	sp,fp
    fb58:	dfc00117 	ldw	ra,4(sp)
    fb5c:	df000017 	ldw	fp,0(sp)
    fb60:	dec00204 	addi	sp,sp,8
    fb64:	f800283a 	ret

0000fb68 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    fb68:	defffa04 	addi	sp,sp,-24
    fb6c:	df000515 	stw	fp,20(sp)
    fb70:	df000504 	addi	fp,sp,20
    fb74:	e13ffd15 	stw	r4,-12(fp)
    fb78:	e17ffe15 	stw	r5,-8(fp)
    fb7c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    fb80:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    fb84:	e0bffd17 	ldw	r2,-12(fp)
    fb88:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    fb8c:	e0bffb17 	ldw	r2,-20(fp)
    fb90:	10c00c17 	ldw	r3,48(r2)
    fb94:	e0bfff17 	ldw	r2,-4(fp)
    fb98:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    fb9c:	e0bffb17 	ldw	r2,-20(fp)
    fba0:	10800c17 	ldw	r2,48(r2)
    fba4:	1004c03a 	cmpne	r2,r2,zero
    fba8:	1000031e 	bne	r2,zero,fbb8 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    fbac:	00bffec4 	movi	r2,-5
    fbb0:	e0bffc15 	stw	r2,-16(fp)
    fbb4:	00000b06 	br	fbe4 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    fbb8:	e0bffb17 	ldw	r2,-20(fp)
    fbbc:	10800c17 	ldw	r2,48(r2)
    fbc0:	10800250 	cmplti	r2,r2,9
    fbc4:	1000031e 	bne	r2,zero,fbd4 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    fbc8:	00bffd04 	movi	r2,-12
    fbcc:	e0bffc15 	stw	r2,-16(fp)
    fbd0:	00000406 	br	fbe4 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    fbd4:	e0bffb17 	ldw	r2,-20(fp)
    fbd8:	10c00d04 	addi	r3,r2,52
    fbdc:	e0bffe17 	ldw	r2,-8(fp)
    fbe0:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    fbe4:	e0bffc17 	ldw	r2,-16(fp)
}
    fbe8:	e037883a 	mov	sp,fp
    fbec:	df000017 	ldw	fp,0(sp)
    fbf0:	dec00104 	addi	sp,sp,4
    fbf4:	f800283a 	ret

0000fbf8 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    fbf8:	defff904 	addi	sp,sp,-28
    fbfc:	dfc00615 	stw	ra,24(sp)
    fc00:	df000515 	stw	fp,20(sp)
    fc04:	df000504 	addi	fp,sp,20
    fc08:	e13ffc15 	stw	r4,-16(fp)
    fc0c:	e17ffd15 	stw	r5,-12(fp)
    fc10:	e1bffe15 	stw	r6,-8(fp)
    fc14:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    fc18:	e0bffc17 	ldw	r2,-16(fp)
    fc1c:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    fc20:	e0bffb17 	ldw	r2,-20(fp)
    fc24:	10800a17 	ldw	r2,40(r2)
    fc28:	1007883a 	mov	r3,r2
    fc2c:	e0bffd17 	ldw	r2,-12(fp)
    fc30:	1887883a 	add	r3,r3,r2
    fc34:	e1bfff17 	ldw	r6,-4(fp)
    fc38:	e0bffe17 	ldw	r2,-8(fp)
    fc3c:	1009883a 	mov	r4,r2
    fc40:	180b883a 	mov	r5,r3
    fc44:	00052940 	call	5294 <memcpy>
  return 0;
    fc48:	0005883a 	mov	r2,zero
}
    fc4c:	e037883a 	mov	sp,fp
    fc50:	dfc00117 	ldw	ra,4(sp)
    fc54:	df000017 	ldw	fp,0(sp)
    fc58:	dec00204 	addi	sp,sp,8
    fc5c:	f800283a 	ret

0000fc60 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    fc60:	defffa04 	addi	sp,sp,-24
    fc64:	df000515 	stw	fp,20(sp)
    fc68:	df000504 	addi	fp,sp,20
    fc6c:	e13ffd15 	stw	r4,-12(fp)
    fc70:	e17ffe15 	stw	r5,-8(fp)
    fc74:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    fc78:	e0bffd17 	ldw	r2,-12(fp)
    fc7c:	10802e17 	ldw	r2,184(r2)
    fc80:	10800058 	cmpnei	r2,r2,1
    fc84:	10000b1e 	bne	r2,zero,fcb4 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    fc88:	e0bffd17 	ldw	r2,-12(fp)
    fc8c:	10800a17 	ldw	r2,40(r2)
    fc90:	1007883a 	mov	r3,r2
    fc94:	e0bffe17 	ldw	r2,-8(fp)
    fc98:	1889883a 	add	r4,r3,r2
    fc9c:	e0bfff17 	ldw	r2,-4(fp)
    fca0:	10800003 	ldbu	r2,0(r2)
    fca4:	10c03fcc 	andi	r3,r2,255
    fca8:	2005883a 	mov	r2,r4
    fcac:	10c00025 	stbio	r3,0(r2)
    fcb0:	00004006 	br	fdb4 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    fcb4:	e0bffd17 	ldw	r2,-12(fp)
    fcb8:	10802e17 	ldw	r2,184(r2)
    fcbc:	10800098 	cmpnei	r2,r2,2
    fcc0:	1000151e 	bne	r2,zero,fd18 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    fcc4:	e0bfff17 	ldw	r2,-4(fp)
    fcc8:	10800003 	ldbu	r2,0(r2)
    fccc:	10803fcc 	andi	r2,r2,255
    fcd0:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    fcd4:	e0bfff17 	ldw	r2,-4(fp)
    fcd8:	10800044 	addi	r2,r2,1
    fcdc:	10800003 	ldbu	r2,0(r2)
    fce0:	10803fcc 	andi	r2,r2,255
    fce4:	1004923a 	slli	r2,r2,8
    fce8:	1007883a 	mov	r3,r2
    fcec:	e0bffc0b 	ldhu	r2,-16(fp)
    fcf0:	1884b03a 	or	r2,r3,r2
    fcf4:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    fcf8:	e0bffd17 	ldw	r2,-12(fp)
    fcfc:	10800a17 	ldw	r2,40(r2)
    fd00:	1007883a 	mov	r3,r2
    fd04:	e0bffe17 	ldw	r2,-8(fp)
    fd08:	1885883a 	add	r2,r3,r2
    fd0c:	e0fffc0b 	ldhu	r3,-16(fp)
    fd10:	10c0002d 	sthio	r3,0(r2)
    fd14:	00002706 	br	fdb4 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    fd18:	e0bffd17 	ldw	r2,-12(fp)
    fd1c:	10802e17 	ldw	r2,184(r2)
    fd20:	10800118 	cmpnei	r2,r2,4
    fd24:	1000231e 	bne	r2,zero,fdb4 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    fd28:	e0bfff17 	ldw	r2,-4(fp)
    fd2c:	10800003 	ldbu	r2,0(r2)
    fd30:	10803fcc 	andi	r2,r2,255
    fd34:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    fd38:	e0bfff17 	ldw	r2,-4(fp)
    fd3c:	10800044 	addi	r2,r2,1
    fd40:	10800003 	ldbu	r2,0(r2)
    fd44:	10803fcc 	andi	r2,r2,255
    fd48:	1006923a 	slli	r3,r2,8
    fd4c:	e0bffb17 	ldw	r2,-20(fp)
    fd50:	10c4b03a 	or	r2,r2,r3
    fd54:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    fd58:	e0bfff17 	ldw	r2,-4(fp)
    fd5c:	10800084 	addi	r2,r2,2
    fd60:	10800003 	ldbu	r2,0(r2)
    fd64:	10803fcc 	andi	r2,r2,255
    fd68:	1006943a 	slli	r3,r2,16
    fd6c:	e0bffb17 	ldw	r2,-20(fp)
    fd70:	10c4b03a 	or	r2,r2,r3
    fd74:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    fd78:	e0bfff17 	ldw	r2,-4(fp)
    fd7c:	108000c4 	addi	r2,r2,3
    fd80:	10800003 	ldbu	r2,0(r2)
    fd84:	10803fcc 	andi	r2,r2,255
    fd88:	1006963a 	slli	r3,r2,24
    fd8c:	e0bffb17 	ldw	r2,-20(fp)
    fd90:	10c4b03a 	or	r2,r2,r3
    fd94:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    fd98:	e0bffd17 	ldw	r2,-12(fp)
    fd9c:	10800a17 	ldw	r2,40(r2)
    fda0:	1007883a 	mov	r3,r2
    fda4:	e0bffe17 	ldw	r2,-8(fp)
    fda8:	1885883a 	add	r2,r3,r2
    fdac:	e0fffb17 	ldw	r3,-20(fp)
    fdb0:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    fdb4:	e037883a 	mov	sp,fp
    fdb8:	df000017 	ldw	fp,0(sp)
    fdbc:	dec00104 	addi	sp,sp,4
    fdc0:	f800283a 	ret

0000fdc4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    fdc4:	defff304 	addi	sp,sp,-52
    fdc8:	dfc00c15 	stw	ra,48(sp)
    fdcc:	df000b15 	stw	fp,44(sp)
    fdd0:	df000b04 	addi	fp,sp,44
    fdd4:	e13ffc15 	stw	r4,-16(fp)
    fdd8:	e17ffd15 	stw	r5,-12(fp)
    fddc:	e1bffe15 	stw	r6,-8(fp)
    fde0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    fde4:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    fde8:	e0bffc17 	ldw	r2,-16(fp)
    fdec:	10800a17 	ldw	r2,40(r2)
    fdf0:	1007883a 	mov	r3,r2
    fdf4:	e0bffd17 	ldw	r2,-12(fp)
    fdf8:	1885883a 	add	r2,r3,r2
    fdfc:	1009883a 	mov	r4,r2
    fe00:	e0bffc17 	ldw	r2,-16(fp)
    fe04:	10c02e17 	ldw	r3,184(r2)
    fe08:	20c5283a 	div	r2,r4,r3
    fe0c:	10c5383a 	mul	r2,r2,r3
    fe10:	2085c83a 	sub	r2,r4,r2
    fe14:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    fe18:	e0bff917 	ldw	r2,-28(fp)
    fe1c:	1005003a 	cmpeq	r2,r2,zero
    fe20:	10003a1e 	bne	r2,zero,ff0c <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    fe24:	e0bffc17 	ldw	r2,-16(fp)
    fe28:	10c02e17 	ldw	r3,184(r2)
    fe2c:	e0bff917 	ldw	r2,-28(fp)
    fe30:	1885c83a 	sub	r2,r3,r2
    fe34:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fe38:	e03ff615 	stw	zero,-40(fp)
    fe3c:	00001206 	br	fe88 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    fe40:	e17ff617 	ldw	r5,-40(fp)
    fe44:	e0bffc17 	ldw	r2,-16(fp)
    fe48:	10800a17 	ldw	r2,40(r2)
    fe4c:	1009883a 	mov	r4,r2
    fe50:	e0fffd17 	ldw	r3,-12(fp)
    fe54:	e0bff917 	ldw	r2,-28(fp)
    fe58:	1887c83a 	sub	r3,r3,r2
    fe5c:	e0bff617 	ldw	r2,-40(fp)
    fe60:	1885883a 	add	r2,r3,r2
    fe64:	2085883a 	add	r2,r4,r2
    fe68:	10800023 	ldbuio	r2,0(r2)
    fe6c:	1007883a 	mov	r3,r2
    fe70:	e0bffb04 	addi	r2,fp,-20
    fe74:	1145883a 	add	r2,r2,r5
    fe78:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fe7c:	e0bff617 	ldw	r2,-40(fp)
    fe80:	10800044 	addi	r2,r2,1
    fe84:	e0bff615 	stw	r2,-40(fp)
    fe88:	e0fff617 	ldw	r3,-40(fp)
    fe8c:	e0bff917 	ldw	r2,-28(fp)
    fe90:	18bfeb16 	blt	r3,r2,fe40 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fe94:	e03ff615 	stw	zero,-40(fp)
    fe98:	00000e06 	br	fed4 <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    fe9c:	e0fff917 	ldw	r3,-28(fp)
    fea0:	e0bff617 	ldw	r2,-40(fp)
    fea4:	1889883a 	add	r4,r3,r2
    fea8:	e0bff617 	ldw	r2,-40(fp)
    feac:	1007883a 	mov	r3,r2
    feb0:	e0bffe17 	ldw	r2,-8(fp)
    feb4:	1885883a 	add	r2,r3,r2
    feb8:	10c00003 	ldbu	r3,0(r2)
    febc:	e0bffb04 	addi	r2,fp,-20
    fec0:	1105883a 	add	r2,r2,r4
    fec4:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fec8:	e0bff617 	ldw	r2,-40(fp)
    fecc:	10800044 	addi	r2,r2,1
    fed0:	e0bff615 	stw	r2,-40(fp)
    fed4:	e0fff617 	ldw	r3,-40(fp)
    fed8:	e0bff817 	ldw	r2,-32(fp)
    fedc:	18bfef16 	blt	r3,r2,fe9c <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    fee0:	e0fffd17 	ldw	r3,-12(fp)
    fee4:	e0bff917 	ldw	r2,-28(fp)
    fee8:	188bc83a 	sub	r5,r3,r2
    feec:	e1bffb04 	addi	r6,fp,-20
    fef0:	e0800217 	ldw	r2,8(fp)
    fef4:	e13ffc17 	ldw	r4,-16(fp)
    fef8:	103ee83a 	callr	r2
    fefc:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    ff00:	e0bff817 	ldw	r2,-32(fp)
    ff04:	e0bff615 	stw	r2,-40(fp)
    ff08:	00000106 	br	ff10 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
    ff0c:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    ff10:	e0fffd17 	ldw	r3,-12(fp)
    ff14:	e0bfff17 	ldw	r2,-4(fp)
    ff18:	1889883a 	add	r4,r3,r2
    ff1c:	e0bffc17 	ldw	r2,-16(fp)
    ff20:	10c02e17 	ldw	r3,184(r2)
    ff24:	20c5283a 	div	r2,r4,r3
    ff28:	10c5383a 	mul	r2,r2,r3
    ff2c:	2085c83a 	sub	r2,r4,r2
    ff30:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    ff34:	00001006 	br	ff78 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    ff38:	e0fffd17 	ldw	r3,-12(fp)
    ff3c:	e0bff617 	ldw	r2,-40(fp)
    ff40:	188b883a 	add	r5,r3,r2
    ff44:	e0bff617 	ldw	r2,-40(fp)
    ff48:	1007883a 	mov	r3,r2
    ff4c:	e0bffe17 	ldw	r2,-8(fp)
    ff50:	188d883a 	add	r6,r3,r2
    ff54:	e0800217 	ldw	r2,8(fp)
    ff58:	e13ffc17 	ldw	r4,-16(fp)
    ff5c:	103ee83a 	callr	r2
    ff60:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    ff64:	e0bffc17 	ldw	r2,-16(fp)
    ff68:	10c02e17 	ldw	r3,184(r2)
    ff6c:	e0bff617 	ldw	r2,-40(fp)
    ff70:	10c5883a 	add	r2,r2,r3
    ff74:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    ff78:	e0bffa17 	ldw	r2,-24(fp)
    ff7c:	1004c03a 	cmpne	r2,r2,zero
    ff80:	1000051e 	bne	r2,zero,ff98 <alt_flash_program_block+0x1d4>
    ff84:	e0ffff17 	ldw	r3,-4(fp)
    ff88:	e0bff717 	ldw	r2,-36(fp)
    ff8c:	1887c83a 	sub	r3,r3,r2
    ff90:	e0bff617 	ldw	r2,-40(fp)
    ff94:	10ffe816 	blt	r2,r3,ff38 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    ff98:	e0bff717 	ldw	r2,-36(fp)
    ff9c:	1005003a 	cmpeq	r2,r2,zero
    ffa0:	10003c1e 	bne	r2,zero,10094 <alt_flash_program_block+0x2d0>
    ffa4:	e0bffa17 	ldw	r2,-24(fp)
    ffa8:	1004c03a 	cmpne	r2,r2,zero
    ffac:	1000391e 	bne	r2,zero,10094 <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    ffb0:	e0bffc17 	ldw	r2,-16(fp)
    ffb4:	10c02e17 	ldw	r3,184(r2)
    ffb8:	e0bff717 	ldw	r2,-36(fp)
    ffbc:	1885c83a 	sub	r2,r3,r2
    ffc0:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    ffc4:	e03ff515 	stw	zero,-44(fp)
    ffc8:	00000e06 	br	10004 <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    ffcc:	e13ff517 	ldw	r4,-44(fp)
    ffd0:	e0bff617 	ldw	r2,-40(fp)
    ffd4:	1007883a 	mov	r3,r2
    ffd8:	e0bffe17 	ldw	r2,-8(fp)
    ffdc:	1887883a 	add	r3,r3,r2
    ffe0:	e0bff517 	ldw	r2,-44(fp)
    ffe4:	1885883a 	add	r2,r3,r2
    ffe8:	10c00003 	ldbu	r3,0(r2)
    ffec:	e0bffb04 	addi	r2,fp,-20
    fff0:	1105883a 	add	r2,r2,r4
    fff4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    fff8:	e0bff517 	ldw	r2,-44(fp)
    fffc:	10800044 	addi	r2,r2,1
   10000:	e0bff515 	stw	r2,-44(fp)
   10004:	e0fff517 	ldw	r3,-44(fp)
   10008:	e0bff717 	ldw	r2,-36(fp)
   1000c:	18bfef16 	blt	r3,r2,ffcc <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   10010:	e03ff515 	stw	zero,-44(fp)
   10014:	00001406 	br	10068 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   10018:	e0fff717 	ldw	r3,-36(fp)
   1001c:	e0bff517 	ldw	r2,-44(fp)
   10020:	188b883a 	add	r5,r3,r2
   10024:	e0bffc17 	ldw	r2,-16(fp)
   10028:	10800a17 	ldw	r2,40(r2)
   1002c:	1009883a 	mov	r4,r2
   10030:	e0fffd17 	ldw	r3,-12(fp)
   10034:	e0bfff17 	ldw	r2,-4(fp)
   10038:	1887883a 	add	r3,r3,r2
   1003c:	e0bff517 	ldw	r2,-44(fp)
   10040:	1885883a 	add	r2,r3,r2
   10044:	2085883a 	add	r2,r4,r2
   10048:	10800023 	ldbuio	r2,0(r2)
   1004c:	1007883a 	mov	r3,r2
   10050:	e0bffb04 	addi	r2,fp,-20
   10054:	1145883a 	add	r2,r2,r5
   10058:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1005c:	e0bff517 	ldw	r2,-44(fp)
   10060:	10800044 	addi	r2,r2,1
   10064:	e0bff515 	stw	r2,-44(fp)
   10068:	e0fff517 	ldw	r3,-44(fp)
   1006c:	e0bff917 	ldw	r2,-28(fp)
   10070:	18bfe916 	blt	r3,r2,10018 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   10074:	e0fffd17 	ldw	r3,-12(fp)
   10078:	e0bff617 	ldw	r2,-40(fp)
   1007c:	188b883a 	add	r5,r3,r2
   10080:	e1bffb04 	addi	r6,fp,-20
   10084:	e0800217 	ldw	r2,8(fp)
   10088:	e13ffc17 	ldw	r4,-16(fp)
   1008c:	103ee83a 	callr	r2
   10090:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
   10094:	e0bffa17 	ldw	r2,-24(fp)
}
   10098:	e037883a 	mov	sp,fp
   1009c:	dfc00117 	ldw	ra,4(sp)
   100a0:	df000017 	ldw	fp,0(sp)
   100a4:	dec00204 	addi	sp,sp,8
   100a8:	f800283a 	ret

000100ac <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   100ac:	defffd04 	addi	sp,sp,-12
   100b0:	df000215 	stw	fp,8(sp)
   100b4:	df000204 	addi	fp,sp,8
   100b8:	e13ffe15 	stw	r4,-8(fp)
   100bc:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   100c0:	e0bffe17 	ldw	r2,-8(fp)
   100c4:	10800a17 	ldw	r2,40(r2)
   100c8:	1007883a 	mov	r3,r2
   100cc:	e0bfff17 	ldw	r2,-4(fp)
   100d0:	1885883a 	add	r2,r3,r2
   100d4:	10800023 	ldbuio	r2,0(r2)
   100d8:	10803fcc 	andi	r2,r2,255
}
   100dc:	e037883a 	mov	sp,fp
   100e0:	df000017 	ldw	fp,0(sp)
   100e4:	dec00104 	addi	sp,sp,4
   100e8:	f800283a 	ret

000100ec <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   100ec:	defffd04 	addi	sp,sp,-12
   100f0:	df000215 	stw	fp,8(sp)
   100f4:	df000204 	addi	fp,sp,8
   100f8:	e13ffe15 	stw	r4,-8(fp)
   100fc:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   10100:	e0bffe17 	ldw	r2,-8(fp)
   10104:	10800a17 	ldw	r2,40(r2)
   10108:	1007883a 	mov	r3,r2
   1010c:	e0bfff17 	ldw	r2,-4(fp)
   10110:	1085883a 	add	r2,r2,r2
   10114:	1885883a 	add	r2,r3,r2
   10118:	1080002b 	ldhuio	r2,0(r2)
   1011c:	10803fcc 	andi	r2,r2,255
}
   10120:	e037883a 	mov	sp,fp
   10124:	df000017 	ldw	fp,0(sp)
   10128:	dec00104 	addi	sp,sp,4
   1012c:	f800283a 	ret

00010130 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   10130:	defffd04 	addi	sp,sp,-12
   10134:	df000215 	stw	fp,8(sp)
   10138:	df000204 	addi	fp,sp,8
   1013c:	e13ffe15 	stw	r4,-8(fp)
   10140:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   10144:	e0bffe17 	ldw	r2,-8(fp)
   10148:	10800a17 	ldw	r2,40(r2)
   1014c:	1007883a 	mov	r3,r2
   10150:	e0bfff17 	ldw	r2,-4(fp)
   10154:	1085883a 	add	r2,r2,r2
   10158:	1085883a 	add	r2,r2,r2
   1015c:	1885883a 	add	r2,r3,r2
   10160:	10800037 	ldwio	r2,0(r2)
   10164:	10803fcc 	andi	r2,r2,255
}
   10168:	e037883a 	mov	sp,fp
   1016c:	df000017 	ldw	fp,0(sp)
   10170:	dec00104 	addi	sp,sp,4
   10174:	f800283a 	ret

00010178 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10178:	defffc04 	addi	sp,sp,-16
   1017c:	df000315 	stw	fp,12(sp)
   10180:	df000304 	addi	fp,sp,12
   10184:	e13ffd15 	stw	r4,-12(fp)
   10188:	e17ffe15 	stw	r5,-8(fp)
   1018c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   10190:	e0fffd17 	ldw	r3,-12(fp)
   10194:	e0bffe17 	ldw	r2,-8(fp)
   10198:	1885883a 	add	r2,r3,r2
   1019c:	e0ffff03 	ldbu	r3,-4(fp)
   101a0:	10c00025 	stbio	r3,0(r2)
  return;
}
   101a4:	e037883a 	mov	sp,fp
   101a8:	df000017 	ldw	fp,0(sp)
   101ac:	dec00104 	addi	sp,sp,4
   101b0:	f800283a 	ret

000101b4 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   101b4:	defffc04 	addi	sp,sp,-16
   101b8:	df000315 	stw	fp,12(sp)
   101bc:	df000304 	addi	fp,sp,12
   101c0:	e13ffd15 	stw	r4,-12(fp)
   101c4:	e17ffe15 	stw	r5,-8(fp)
   101c8:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
   101cc:	e0bffe17 	ldw	r2,-8(fp)
   101d0:	1080004c 	andi	r2,r2,1
   101d4:	10803fcc 	andi	r2,r2,255
   101d8:	1005003a 	cmpeq	r2,r2,zero
   101dc:	1000081e 	bne	r2,zero,10200 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   101e0:	e0bffe17 	ldw	r2,-8(fp)
   101e4:	1085883a 	add	r2,r2,r2
   101e8:	1007883a 	mov	r3,r2
   101ec:	e0bffd17 	ldw	r2,-12(fp)
   101f0:	1885883a 	add	r2,r3,r2
   101f4:	e0ffff03 	ldbu	r3,-4(fp)
   101f8:	10c00025 	stbio	r3,0(r2)
   101fc:	00000806 	br	10220 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   10200:	e0bffe17 	ldw	r2,-8(fp)
   10204:	1085883a 	add	r2,r2,r2
   10208:	1007883a 	mov	r3,r2
   1020c:	e0bffd17 	ldw	r2,-12(fp)
   10210:	1885883a 	add	r2,r3,r2
   10214:	10800044 	addi	r2,r2,1
   10218:	e0ffff03 	ldbu	r3,-4(fp)
   1021c:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
   10220:	e037883a 	mov	sp,fp
   10224:	df000017 	ldw	fp,0(sp)
   10228:	dec00104 	addi	sp,sp,4
   1022c:	f800283a 	ret

00010230 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10230:	defffc04 	addi	sp,sp,-16
   10234:	df000315 	stw	fp,12(sp)
   10238:	df000304 	addi	fp,sp,12
   1023c:	e13ffd15 	stw	r4,-12(fp)
   10240:	e17ffe15 	stw	r5,-8(fp)
   10244:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   10248:	e0bffe17 	ldw	r2,-8(fp)
   1024c:	1085883a 	add	r2,r2,r2
   10250:	1085883a 	add	r2,r2,r2
   10254:	1007883a 	mov	r3,r2
   10258:	e0bffd17 	ldw	r2,-12(fp)
   1025c:	1885883a 	add	r2,r3,r2
   10260:	e0ffff03 	ldbu	r3,-4(fp)
   10264:	10c00025 	stbio	r3,0(r2)
  return;
}
   10268:	e037883a 	mov	sp,fp
   1026c:	df000017 	ldw	fp,0(sp)
   10270:	dec00104 	addi	sp,sp,4
   10274:	f800283a 	ret

00010278 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10278:	defffc04 	addi	sp,sp,-16
   1027c:	df000315 	stw	fp,12(sp)
   10280:	df000304 	addi	fp,sp,12
   10284:	e13ffd15 	stw	r4,-12(fp)
   10288:	e17ffe15 	stw	r5,-8(fp)
   1028c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   10290:	e0bffe17 	ldw	r2,-8(fp)
   10294:	1085883a 	add	r2,r2,r2
   10298:	1007883a 	mov	r3,r2
   1029c:	e0bffd17 	ldw	r2,-12(fp)
   102a0:	1885883a 	add	r2,r3,r2
   102a4:	e0ffff03 	ldbu	r3,-4(fp)
   102a8:	10c0002d 	sthio	r3,0(r2)
  return;
}
   102ac:	e037883a 	mov	sp,fp
   102b0:	df000017 	ldw	fp,0(sp)
   102b4:	dec00104 	addi	sp,sp,4
   102b8:	f800283a 	ret

000102bc <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   102bc:	defffc04 	addi	sp,sp,-16
   102c0:	df000315 	stw	fp,12(sp)
   102c4:	df000304 	addi	fp,sp,12
   102c8:	e13ffd15 	stw	r4,-12(fp)
   102cc:	e17ffe15 	stw	r5,-8(fp)
   102d0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   102d4:	e0bffe17 	ldw	r2,-8(fp)
   102d8:	1085883a 	add	r2,r2,r2
   102dc:	1085883a 	add	r2,r2,r2
   102e0:	1007883a 	mov	r3,r2
   102e4:	e0bffd17 	ldw	r2,-12(fp)
   102e8:	1885883a 	add	r2,r3,r2
   102ec:	e0ffff03 	ldbu	r3,-4(fp)
   102f0:	10c0002d 	sthio	r3,0(r2)
  return;
}
   102f4:	e037883a 	mov	sp,fp
   102f8:	df000017 	ldw	fp,0(sp)
   102fc:	dec00104 	addi	sp,sp,4
   10300:	f800283a 	ret

00010304 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10304:	defffc04 	addi	sp,sp,-16
   10308:	df000315 	stw	fp,12(sp)
   1030c:	df000304 	addi	fp,sp,12
   10310:	e13ffd15 	stw	r4,-12(fp)
   10314:	e17ffe15 	stw	r5,-8(fp)
   10318:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   1031c:	e0bffe17 	ldw	r2,-8(fp)
   10320:	1085883a 	add	r2,r2,r2
   10324:	1085883a 	add	r2,r2,r2
   10328:	1007883a 	mov	r3,r2
   1032c:	e0bffd17 	ldw	r2,-12(fp)
   10330:	1885883a 	add	r2,r3,r2
   10334:	e0ffff03 	ldbu	r3,-4(fp)
   10338:	10c00035 	stwio	r3,0(r2)
  return;
}
   1033c:	e037883a 	mov	sp,fp
   10340:	df000017 	ldw	fp,0(sp)
   10344:	dec00104 	addi	sp,sp,4
   10348:	f800283a 	ret

0001034c <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   1034c:	defffd04 	addi	sp,sp,-12
   10350:	df000215 	stw	fp,8(sp)
   10354:	df000204 	addi	fp,sp,8
   10358:	e13ffe15 	stw	r4,-8(fp)
   1035c:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   10360:	e0bfff17 	ldw	r2,-4(fp)
   10364:	10c03fcc 	andi	r3,r2,255
   10368:	e0bffe17 	ldw	r2,-8(fp)
   1036c:	10c00025 	stbio	r3,0(r2)
  return;
}
   10370:	e037883a 	mov	sp,fp
   10374:	df000017 	ldw	fp,0(sp)
   10378:	dec00104 	addi	sp,sp,4
   1037c:	f800283a 	ret

00010380 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   10380:	defffd04 	addi	sp,sp,-12
   10384:	df000215 	stw	fp,8(sp)
   10388:	df000204 	addi	fp,sp,8
   1038c:	e13ffe15 	stw	r4,-8(fp)
   10390:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   10394:	e0bfff17 	ldw	r2,-4(fp)
   10398:	10ffffcc 	andi	r3,r2,65535
   1039c:	e0bffe17 	ldw	r2,-8(fp)
   103a0:	10c0002d 	sthio	r3,0(r2)
  return;
}
   103a4:	e037883a 	mov	sp,fp
   103a8:	df000017 	ldw	fp,0(sp)
   103ac:	dec00104 	addi	sp,sp,4
   103b0:	f800283a 	ret

000103b4 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   103b4:	defffd04 	addi	sp,sp,-12
   103b8:	df000215 	stw	fp,8(sp)
   103bc:	df000204 	addi	fp,sp,8
   103c0:	e13ffe15 	stw	r4,-8(fp)
   103c4:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   103c8:	e0ffff17 	ldw	r3,-4(fp)
   103cc:	e0bffe17 	ldw	r2,-8(fp)
   103d0:	10c00035 	stwio	r3,0(r2)
  return;
}
   103d4:	e037883a 	mov	sp,fp
   103d8:	df000017 	ldw	fp,0(sp)
   103dc:	dec00104 	addi	sp,sp,4
   103e0:	f800283a 	ret

000103e4 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   103e4:	defffb04 	addi	sp,sp,-20
   103e8:	df000415 	stw	fp,16(sp)
   103ec:	df000404 	addi	fp,sp,16
   103f0:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
   103f4:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
   103f8:	e0bffd17 	ldw	r2,-12(fp)
   103fc:	10802e17 	ldw	r2,184(r2)
   10400:	e0bfff15 	stw	r2,-4(fp)
   10404:	e0ffff17 	ldw	r3,-4(fp)
   10408:	188000a0 	cmpeqi	r2,r3,2
   1040c:	1000261e 	bne	r2,zero,104a8 <alt_set_flash_width_func+0xc4>
   10410:	e0ffff17 	ldw	r3,-4(fp)
   10414:	18800120 	cmpeqi	r2,r3,4
   10418:	1000391e 	bne	r2,zero,10500 <alt_set_flash_width_func+0x11c>
   1041c:	e0ffff17 	ldw	r3,-4(fp)
   10420:	18800060 	cmpeqi	r2,r3,1
   10424:	1000011e 	bne	r2,zero,1042c <alt_set_flash_width_func+0x48>
   10428:	00003e06 	br	10524 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   1042c:	e0fffd17 	ldw	r3,-12(fp)
   10430:	00800074 	movhi	r2,1
   10434:	1080d304 	addi	r2,r2,844
   10438:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
   1043c:	e0bffd17 	ldw	r2,-12(fp)
   10440:	10802f17 	ldw	r2,188(r2)
   10444:	10800058 	cmpnei	r2,r2,1
   10448:	1000051e 	bne	r2,zero,10460 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   1044c:	e0fffd17 	ldw	r3,-12(fp)
   10450:	00800074 	movhi	r2,1
   10454:	10805e04 	addi	r2,r2,376
   10458:	18803315 	stw	r2,204(r3)
   1045c:	00003306 	br	1052c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
   10460:	e0bffd17 	ldw	r2,-12(fp)
   10464:	10802f17 	ldw	r2,188(r2)
   10468:	10800098 	cmpnei	r2,r2,2
   1046c:	1000051e 	bne	r2,zero,10484 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   10470:	e0fffd17 	ldw	r3,-12(fp)
   10474:	00800074 	movhi	r2,1
   10478:	10806d04 	addi	r2,r2,436
   1047c:	18803315 	stw	r2,204(r3)
   10480:	00002a06 	br	1052c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   10484:	e0bffd17 	ldw	r2,-12(fp)
   10488:	10802f17 	ldw	r2,188(r2)
   1048c:	10800118 	cmpnei	r2,r2,4
   10490:	1000261e 	bne	r2,zero,1052c <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   10494:	e0fffd17 	ldw	r3,-12(fp)
   10498:	00800074 	movhi	r2,1
   1049c:	10808c04 	addi	r2,r2,560
   104a0:	18803315 	stw	r2,204(r3)
      }
      break;
   104a4:	00002106 	br	1052c <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   104a8:	e0fffd17 	ldw	r3,-12(fp)
   104ac:	00800074 	movhi	r2,1
   104b0:	1080e004 	addi	r2,r2,896
   104b4:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
   104b8:	e0bffd17 	ldw	r2,-12(fp)
   104bc:	10802f17 	ldw	r2,188(r2)
   104c0:	10800098 	cmpnei	r2,r2,2
   104c4:	1000051e 	bne	r2,zero,104dc <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   104c8:	e0fffd17 	ldw	r3,-12(fp)
   104cc:	00800074 	movhi	r2,1
   104d0:	10809e04 	addi	r2,r2,632
   104d4:	18803315 	stw	r2,204(r3)
   104d8:	00001406 	br	1052c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   104dc:	e0bffd17 	ldw	r2,-12(fp)
   104e0:	10802f17 	ldw	r2,188(r2)
   104e4:	10800118 	cmpnei	r2,r2,4
   104e8:	1000101e 	bne	r2,zero,1052c <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   104ec:	e0fffd17 	ldw	r3,-12(fp)
   104f0:	00800074 	movhi	r2,1
   104f4:	1080af04 	addi	r2,r2,700
   104f8:	18803315 	stw	r2,204(r3)
      }

      break;
   104fc:	00000b06 	br	1052c <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   10500:	e0fffd17 	ldw	r3,-12(fp)
   10504:	00800074 	movhi	r2,1
   10508:	1080ed04 	addi	r2,r2,948
   1050c:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   10510:	e0fffd17 	ldw	r3,-12(fp)
   10514:	00800074 	movhi	r2,1
   10518:	1080c104 	addi	r2,r2,772
   1051c:	18803315 	stw	r2,204(r3)
      break;
   10520:	00000206 	br	1052c <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   10524:	00bffcc4 	movi	r2,-13
   10528:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   1052c:	e0bffc17 	ldw	r2,-16(fp)
   10530:	1004c03a 	cmpne	r2,r2,zero
   10534:	10001e1e 	bne	r2,zero,105b0 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   10538:	e0bffd17 	ldw	r2,-12(fp)
   1053c:	10802f17 	ldw	r2,188(r2)
   10540:	e0bffe15 	stw	r2,-8(fp)
   10544:	e0fffe17 	ldw	r3,-8(fp)
   10548:	188000a0 	cmpeqi	r2,r3,2
   1054c:	10000c1e 	bne	r2,zero,10580 <alt_set_flash_width_func+0x19c>
   10550:	e0fffe17 	ldw	r3,-8(fp)
   10554:	18800120 	cmpeqi	r2,r3,4
   10558:	10000e1e 	bne	r2,zero,10594 <alt_set_flash_width_func+0x1b0>
   1055c:	e0fffe17 	ldw	r3,-8(fp)
   10560:	18800060 	cmpeqi	r2,r3,1
   10564:	1000011e 	bne	r2,zero,1056c <alt_set_flash_width_func+0x188>
   10568:	00000f06 	br	105a8 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   1056c:	e0fffd17 	ldw	r3,-12(fp)
   10570:	00800074 	movhi	r2,1
   10574:	10802b04 	addi	r2,r2,172
   10578:	18803415 	stw	r2,208(r3)
        break;
   1057c:	00000c06 	br	105b0 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   10580:	e0fffd17 	ldw	r3,-12(fp)
   10584:	00800074 	movhi	r2,1
   10588:	10803b04 	addi	r2,r2,236
   1058c:	18803415 	stw	r2,208(r3)
        break;
   10590:	00000706 	br	105b0 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   10594:	e0fffd17 	ldw	r3,-12(fp)
   10598:	00800074 	movhi	r2,1
   1059c:	10804c04 	addi	r2,r2,304
   105a0:	18803415 	stw	r2,208(r3)
        break;
   105a4:	00000206 	br	105b0 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   105a8:	00bffcc4 	movi	r2,-13
   105ac:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   105b0:	e0bffc17 	ldw	r2,-16(fp)
}
   105b4:	e037883a 	mov	sp,fp
   105b8:	df000017 	ldw	fp,0(sp)
   105bc:	dec00104 	addi	sp,sp,4
   105c0:	f800283a 	ret

000105c4 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   105c4:	defffc04 	addi	sp,sp,-16
   105c8:	df000315 	stw	fp,12(sp)
   105cc:	df000304 	addi	fp,sp,12
   105d0:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   105d4:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   105d8:	e0bffe17 	ldw	r2,-8(fp)
   105dc:	10802d17 	ldw	r2,180(r2)
   105e0:	e0bfff15 	stw	r2,-4(fp)
   105e4:	e0ffff17 	ldw	r3,-4(fp)
   105e8:	188000a0 	cmpeqi	r2,r3,2
   105ec:	1000071e 	bne	r2,zero,1060c <alt_set_flash_algorithm_func+0x48>
   105f0:	e0ffff17 	ldw	r3,-4(fp)
   105f4:	188000e0 	cmpeqi	r2,r3,3
   105f8:	10000d1e 	bne	r2,zero,10630 <alt_set_flash_algorithm_func+0x6c>
   105fc:	e0ffff17 	ldw	r3,-4(fp)
   10600:	18800060 	cmpeqi	r2,r3,1
   10604:	10000a1e 	bne	r2,zero,10630 <alt_set_flash_algorithm_func+0x6c>
   10608:	00001206 	br	10654 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   1060c:	e0fffe17 	ldw	r3,-8(fp)
   10610:	00800074 	movhi	r2,1
   10614:	10941104 	addi	r2,r2,20548
   10618:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   1061c:	e0fffe17 	ldw	r3,-8(fp)
   10620:	00800074 	movhi	r2,1
   10624:	1093f704 	addi	r2,r2,20444
   10628:	18800915 	stw	r2,36(r3)
      break;
   1062c:	00000b06 	br	1065c <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   10630:	e0fffe17 	ldw	r3,-8(fp)
   10634:	00800074 	movhi	r2,1
   10638:	10953004 	addi	r2,r2,21696
   1063c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   10640:	e0fffe17 	ldw	r3,-8(fp)
   10644:	00800074 	movhi	r2,1
   10648:	10950f04 	addi	r2,r2,21564
   1064c:	18800915 	stw	r2,36(r3)
      break;
   10650:	00000206 	br	1065c <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   10654:	00bffec4 	movi	r2,-5
   10658:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   1065c:	e0bffd17 	ldw	r2,-12(fp)
}
   10660:	e037883a 	mov	sp,fp
   10664:	df000017 	ldw	fp,0(sp)
   10668:	dec00104 	addi	sp,sp,4
   1066c:	f800283a 	ret

00010670 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   10670:	defffb04 	addi	sp,sp,-20
   10674:	dfc00415 	stw	ra,16(sp)
   10678:	df000315 	stw	fp,12(sp)
   1067c:	df000304 	addi	fp,sp,12
   10680:	e13ffe15 	stw	r4,-8(fp)
   10684:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   10688:	e0bffe17 	ldw	r2,-8(fp)
   1068c:	10803417 	ldw	r2,208(r2)
   10690:	e13ffe17 	ldw	r4,-8(fp)
   10694:	e17fff17 	ldw	r5,-4(fp)
   10698:	103ee83a 	callr	r2
   1069c:	10803fcc 	andi	r2,r2,255
   106a0:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   106a4:	e0bffe17 	ldw	r2,-8(fp)
   106a8:	10c03417 	ldw	r3,208(r2)
   106ac:	e0bfff17 	ldw	r2,-4(fp)
   106b0:	11400044 	addi	r5,r2,1
   106b4:	e13ffe17 	ldw	r4,-8(fp)
   106b8:	183ee83a 	callr	r3
   106bc:	10803fcc 	andi	r2,r2,255
   106c0:	1004923a 	slli	r2,r2,8
   106c4:	1007883a 	mov	r3,r2
   106c8:	e0bffd0b 	ldhu	r2,-12(fp)
   106cc:	1884b03a 	or	r2,r3,r2
   106d0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   106d4:	e0bffd0b 	ldhu	r2,-12(fp)
}
   106d8:	e037883a 	mov	sp,fp
   106dc:	dfc00117 	ldw	ra,4(sp)
   106e0:	df000017 	ldw	fp,0(sp)
   106e4:	dec00204 	addi	sp,sp,8
   106e8:	f800283a 	ret

000106ec <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   106ec:	defff104 	addi	sp,sp,-60
   106f0:	dfc00e15 	stw	ra,56(sp)
   106f4:	df000d15 	stw	fp,52(sp)
   106f8:	dc000c15 	stw	r16,48(sp)
   106fc:	df000c04 	addi	fp,sp,48
   10700:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   10704:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   10708:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   1070c:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   10710:	e13ffe17 	ldw	r4,-8(fp)
   10714:	00114780 	call	11478 <alt_check_primary_table>
   10718:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1071c:	e0bffa17 	ldw	r2,-24(fp)
   10720:	1004c03a 	cmpne	r2,r2,zero
   10724:	1001621e 	bne	r2,zero,10cb0 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   10728:	e0bffe17 	ldw	r2,-8(fp)
   1072c:	10803417 	ldw	r2,208(r2)
   10730:	e13ffe17 	ldw	r4,-8(fp)
   10734:	014004c4 	movi	r5,19
   10738:	103ee83a 	callr	r2
   1073c:	10c03fcc 	andi	r3,r2,255
   10740:	e0bffe17 	ldw	r2,-8(fp)
   10744:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   10748:	e0bffe17 	ldw	r2,-8(fp)
   1074c:	10803417 	ldw	r2,208(r2)
   10750:	e13ffe17 	ldw	r4,-8(fp)
   10754:	014007c4 	movi	r5,31
   10758:	103ee83a 	callr	r2
   1075c:	10803fcc 	andi	r2,r2,255
   10760:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   10764:	e0bffe17 	ldw	r2,-8(fp)
   10768:	10803417 	ldw	r2,208(r2)
   1076c:	e13ffe17 	ldw	r4,-8(fp)
   10770:	014008c4 	movi	r5,35
   10774:	103ee83a 	callr	r2
   10778:	10803fcc 	andi	r2,r2,255
   1077c:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10780:	e0bff717 	ldw	r2,-36(fp)
   10784:	1005003a 	cmpeq	r2,r2,zero
   10788:	1000031e 	bne	r2,zero,10798 <alt_read_cfi_table+0xac>
   1078c:	e0bff617 	ldw	r2,-40(fp)
   10790:	1004c03a 	cmpne	r2,r2,zero
   10794:	1000041e 	bne	r2,zero,107a8 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   10798:	e0fffe17 	ldw	r3,-8(fp)
   1079c:	0080fa04 	movi	r2,1000
   107a0:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   107a4:	00000706 	br	107c4 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   107a8:	00c00044 	movi	r3,1
   107ac:	e0bff717 	ldw	r2,-36(fp)
   107b0:	1886983a 	sll	r3,r3,r2
   107b4:	e0bff617 	ldw	r2,-40(fp)
   107b8:	1886983a 	sll	r3,r3,r2
   107bc:	e0bffe17 	ldw	r2,-8(fp)
   107c0:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   107c4:	e0bffe17 	ldw	r2,-8(fp)
   107c8:	10803417 	ldw	r2,208(r2)
   107cc:	e13ffe17 	ldw	r4,-8(fp)
   107d0:	01400844 	movi	r5,33
   107d4:	103ee83a 	callr	r2
   107d8:	10803fcc 	andi	r2,r2,255
   107dc:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   107e0:	e0bffe17 	ldw	r2,-8(fp)
   107e4:	10803417 	ldw	r2,208(r2)
   107e8:	e13ffe17 	ldw	r4,-8(fp)
   107ec:	01400944 	movi	r5,37
   107f0:	103ee83a 	callr	r2
   107f4:	10803fcc 	andi	r2,r2,255
   107f8:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   107fc:	e0bff717 	ldw	r2,-36(fp)
   10800:	1005003a 	cmpeq	r2,r2,zero
   10804:	1000031e 	bne	r2,zero,10814 <alt_read_cfi_table+0x128>
   10808:	e0bff617 	ldw	r2,-40(fp)
   1080c:	1004c03a 	cmpne	r2,r2,zero
   10810:	1000051e 	bne	r2,zero,10828 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   10814:	e0fffe17 	ldw	r3,-8(fp)
   10818:	00804c74 	movhi	r2,305
   1081c:	108b4004 	addi	r2,r2,11520
   10820:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10824:	00000806 	br	10848 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   10828:	00c00044 	movi	r3,1
   1082c:	e0bff717 	ldw	r2,-36(fp)
   10830:	1886983a 	sll	r3,r3,r2
   10834:	e0bff617 	ldw	r2,-40(fp)
   10838:	1884983a 	sll	r2,r3,r2
   1083c:	10c0fa24 	muli	r3,r2,1000
   10840:	e0bffe17 	ldw	r2,-8(fp)
   10844:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   10848:	e0bffe17 	ldw	r2,-8(fp)
   1084c:	10803417 	ldw	r2,208(r2)
   10850:	e13ffe17 	ldw	r4,-8(fp)
   10854:	014009c4 	movi	r5,39
   10858:	103ee83a 	callr	r2
   1085c:	10c03fcc 	andi	r3,r2,255
   10860:	00800044 	movi	r2,1
   10864:	10c4983a 	sll	r2,r2,r3
   10868:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   1086c:	e0bffe17 	ldw	r2,-8(fp)
   10870:	10803417 	ldw	r2,208(r2)
   10874:	e13ffe17 	ldw	r4,-8(fp)
   10878:	01400b04 	movi	r5,44
   1087c:	103ee83a 	callr	r2
   10880:	10c03fcc 	andi	r3,r2,255
   10884:	e0bffe17 	ldw	r2,-8(fp)
   10888:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   1088c:	e0bffe17 	ldw	r2,-8(fp)
   10890:	10800c17 	ldw	r2,48(r2)
   10894:	10800250 	cmplti	r2,r2,9
   10898:	1000031e 	bne	r2,zero,108a8 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   1089c:	00bffd04 	movi	r2,-12
   108a0:	e0bffa15 	stw	r2,-24(fp)
   108a4:	00005e06 	br	10a20 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   108a8:	e03ffd15 	stw	zero,-12(fp)
   108ac:	00005306 	br	109fc <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   108b0:	e43ffd17 	ldw	r16,-12(fp)
   108b4:	e0bffd17 	ldw	r2,-12(fp)
   108b8:	1085883a 	add	r2,r2,r2
   108bc:	1085883a 	add	r2,r2,r2
   108c0:	11400b44 	addi	r5,r2,45
   108c4:	e13ffe17 	ldw	r4,-8(fp)
   108c8:	00106700 	call	10670 <alt_read_16bit_query_entry>
   108cc:	113fffcc 	andi	r4,r2,65535
   108d0:	e0fffe17 	ldw	r3,-8(fp)
   108d4:	8004913a 	slli	r2,r16,4
   108d8:	10c5883a 	add	r2,r2,r3
   108dc:	10800f04 	addi	r2,r2,60
   108e0:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   108e4:	e17ffd17 	ldw	r5,-12(fp)
   108e8:	e0bffd17 	ldw	r2,-12(fp)
   108ec:	e0fffe17 	ldw	r3,-8(fp)
   108f0:	1004913a 	slli	r2,r2,4
   108f4:	10c5883a 	add	r2,r2,r3
   108f8:	10800f04 	addi	r2,r2,60
   108fc:	10800017 	ldw	r2,0(r2)
   10900:	11000044 	addi	r4,r2,1
   10904:	e0fffe17 	ldw	r3,-8(fp)
   10908:	2804913a 	slli	r2,r5,4
   1090c:	10c5883a 	add	r2,r2,r3
   10910:	10800f04 	addi	r2,r2,60
   10914:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   10918:	e43ffd17 	ldw	r16,-12(fp)
   1091c:	e0bffd17 	ldw	r2,-12(fp)
   10920:	1085883a 	add	r2,r2,r2
   10924:	1085883a 	add	r2,r2,r2
   10928:	11400bc4 	addi	r5,r2,47
   1092c:	e13ffe17 	ldw	r4,-8(fp)
   10930:	00106700 	call	10670 <alt_read_16bit_query_entry>
   10934:	113fffcc 	andi	r4,r2,65535
   10938:	e0fffe17 	ldw	r3,-8(fp)
   1093c:	8004913a 	slli	r2,r16,4
   10940:	10c5883a 	add	r2,r2,r3
   10944:	10801004 	addi	r2,r2,64
   10948:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   1094c:	e17ffd17 	ldw	r5,-12(fp)
   10950:	e0bffd17 	ldw	r2,-12(fp)
   10954:	e0fffe17 	ldw	r3,-8(fp)
   10958:	1004913a 	slli	r2,r2,4
   1095c:	10c5883a 	add	r2,r2,r3
   10960:	10801004 	addi	r2,r2,64
   10964:	10800017 	ldw	r2,0(r2)
   10968:	1008923a 	slli	r4,r2,8
   1096c:	e0fffe17 	ldw	r3,-8(fp)
   10970:	2804913a 	slli	r2,r5,4
   10974:	10c5883a 	add	r2,r2,r3
   10978:	10801004 	addi	r2,r2,64
   1097c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   10980:	e17ffd17 	ldw	r5,-12(fp)
   10984:	e0bffd17 	ldw	r2,-12(fp)
   10988:	e0fffe17 	ldw	r3,-8(fp)
   1098c:	1004913a 	slli	r2,r2,4
   10990:	10c5883a 	add	r2,r2,r3
   10994:	10800f04 	addi	r2,r2,60
   10998:	11000017 	ldw	r4,0(r2)
   1099c:	e0bffd17 	ldw	r2,-12(fp)
   109a0:	e0fffe17 	ldw	r3,-8(fp)
   109a4:	1004913a 	slli	r2,r2,4
   109a8:	10c5883a 	add	r2,r2,r3
   109ac:	10801004 	addi	r2,r2,64
   109b0:	10800017 	ldw	r2,0(r2)
   109b4:	2089383a 	mul	r4,r4,r2
   109b8:	e0fffe17 	ldw	r3,-8(fp)
   109bc:	2804913a 	slli	r2,r5,4
   109c0:	10c5883a 	add	r2,r2,r3
   109c4:	10800e04 	addi	r2,r2,56
   109c8:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   109cc:	e0bffd17 	ldw	r2,-12(fp)
   109d0:	e0fffe17 	ldw	r3,-8(fp)
   109d4:	1004913a 	slli	r2,r2,4
   109d8:	10c5883a 	add	r2,r2,r3
   109dc:	10800e04 	addi	r2,r2,56
   109e0:	10c00017 	ldw	r3,0(r2)
   109e4:	e0bff917 	ldw	r2,-28(fp)
   109e8:	10c5883a 	add	r2,r2,r3
   109ec:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   109f0:	e0bffd17 	ldw	r2,-12(fp)
   109f4:	10800044 	addi	r2,r2,1
   109f8:	e0bffd15 	stw	r2,-12(fp)
   109fc:	e0bffe17 	ldw	r2,-8(fp)
   10a00:	10c00c17 	ldw	r3,48(r2)
   10a04:	e0bffd17 	ldw	r2,-12(fp)
   10a08:	10ffa916 	blt	r2,r3,108b0 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10a0c:	e0fff917 	ldw	r3,-28(fp)
   10a10:	e0bffb17 	ldw	r2,-20(fp)
   10a14:	18800226 	beq	r3,r2,10a20 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10a18:	00bffb44 	movi	r2,-19
   10a1c:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   10a20:	e0bffe17 	ldw	r2,-8(fp)
   10a24:	10c03417 	ldw	r3,208(r2)
   10a28:	e0bffe17 	ldw	r2,-8(fp)
   10a2c:	10803217 	ldw	r2,200(r2)
   10a30:	114003c4 	addi	r5,r2,15
   10a34:	e13ffe17 	ldw	r4,-8(fp)
   10a38:	183ee83a 	callr	r3
   10a3c:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   10a40:	e0bffe17 	ldw	r2,-8(fp)
   10a44:	10802d17 	ldw	r2,180(r2)
   10a48:	10800098 	cmpnei	r2,r2,2
   10a4c:	1000601e 	bne	r2,zero,10bd0 <alt_read_cfi_table+0x4e4>
   10a50:	e0bff403 	ldbu	r2,-48(fp)
   10a54:	108000d8 	cmpnei	r2,r2,3
   10a58:	10005d1e 	bne	r2,zero,10bd0 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   10a5c:	e0bffe17 	ldw	r2,-8(fp)
   10a60:	10800c17 	ldw	r2,48(r2)
   10a64:	10bfffc4 	addi	r2,r2,-1
   10a68:	e0bffd15 	stw	r2,-12(fp)
   10a6c:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   10a70:	00005406 	br	10bc4 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   10a74:	e0bffd17 	ldw	r2,-12(fp)
   10a78:	e0fffe17 	ldw	r3,-8(fp)
   10a7c:	1004913a 	slli	r2,r2,4
   10a80:	10c5883a 	add	r2,r2,r3
   10a84:	10800e04 	addi	r2,r2,56
   10a88:	10800017 	ldw	r2,0(r2)
   10a8c:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   10a90:	e17ffd17 	ldw	r5,-12(fp)
   10a94:	e0bffc17 	ldw	r2,-16(fp)
   10a98:	e0fffe17 	ldw	r3,-8(fp)
   10a9c:	1004913a 	slli	r2,r2,4
   10aa0:	10c5883a 	add	r2,r2,r3
   10aa4:	10800e04 	addi	r2,r2,56
   10aa8:	11000017 	ldw	r4,0(r2)
   10aac:	e0fffe17 	ldw	r3,-8(fp)
   10ab0:	2804913a 	slli	r2,r5,4
   10ab4:	10c5883a 	add	r2,r2,r3
   10ab8:	10800e04 	addi	r2,r2,56
   10abc:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   10ac0:	e0bffc17 	ldw	r2,-16(fp)
   10ac4:	e0fffe17 	ldw	r3,-8(fp)
   10ac8:	1004913a 	slli	r2,r2,4
   10acc:	10c5883a 	add	r2,r2,r3
   10ad0:	10c00e04 	addi	r3,r2,56
   10ad4:	e0bff817 	ldw	r2,-32(fp)
   10ad8:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   10adc:	e0bffd17 	ldw	r2,-12(fp)
   10ae0:	e0fffe17 	ldw	r3,-8(fp)
   10ae4:	1004913a 	slli	r2,r2,4
   10ae8:	10c5883a 	add	r2,r2,r3
   10aec:	10801004 	addi	r2,r2,64
   10af0:	10800017 	ldw	r2,0(r2)
   10af4:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10af8:	e17ffd17 	ldw	r5,-12(fp)
   10afc:	e0bffc17 	ldw	r2,-16(fp)
   10b00:	e0fffe17 	ldw	r3,-8(fp)
   10b04:	1004913a 	slli	r2,r2,4
   10b08:	10c5883a 	add	r2,r2,r3
   10b0c:	10801004 	addi	r2,r2,64
   10b10:	11000017 	ldw	r4,0(r2)
   10b14:	e0fffe17 	ldw	r3,-8(fp)
   10b18:	2804913a 	slli	r2,r5,4
   10b1c:	10c5883a 	add	r2,r2,r3
   10b20:	10801004 	addi	r2,r2,64
   10b24:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10b28:	e0bffc17 	ldw	r2,-16(fp)
   10b2c:	e0fffe17 	ldw	r3,-8(fp)
   10b30:	1004913a 	slli	r2,r2,4
   10b34:	10c5883a 	add	r2,r2,r3
   10b38:	10c01004 	addi	r3,r2,64
   10b3c:	e0bff817 	ldw	r2,-32(fp)
   10b40:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   10b44:	e0bffd17 	ldw	r2,-12(fp)
   10b48:	e0fffe17 	ldw	r3,-8(fp)
   10b4c:	1004913a 	slli	r2,r2,4
   10b50:	10c5883a 	add	r2,r2,r3
   10b54:	10800f04 	addi	r2,r2,60
   10b58:	10800017 	ldw	r2,0(r2)
   10b5c:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10b60:	e17ffd17 	ldw	r5,-12(fp)
   10b64:	e0bffc17 	ldw	r2,-16(fp)
   10b68:	e0fffe17 	ldw	r3,-8(fp)
   10b6c:	1004913a 	slli	r2,r2,4
   10b70:	10c5883a 	add	r2,r2,r3
   10b74:	10800f04 	addi	r2,r2,60
   10b78:	11000017 	ldw	r4,0(r2)
   10b7c:	e0fffe17 	ldw	r3,-8(fp)
   10b80:	2804913a 	slli	r2,r5,4
   10b84:	10c5883a 	add	r2,r2,r3
   10b88:	10800f04 	addi	r2,r2,60
   10b8c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10b90:	e0bffc17 	ldw	r2,-16(fp)
   10b94:	e0fffe17 	ldw	r3,-8(fp)
   10b98:	1004913a 	slli	r2,r2,4
   10b9c:	10c5883a 	add	r2,r2,r3
   10ba0:	10c00f04 	addi	r3,r2,60
   10ba4:	e0bff817 	ldw	r2,-32(fp)
   10ba8:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   10bac:	e0bffd17 	ldw	r2,-12(fp)
   10bb0:	10bfffc4 	addi	r2,r2,-1
   10bb4:	e0bffd15 	stw	r2,-12(fp)
   10bb8:	e0bffc17 	ldw	r2,-16(fp)
   10bbc:	10800044 	addi	r2,r2,1
   10bc0:	e0bffc15 	stw	r2,-16(fp)
   10bc4:	e0fffc17 	ldw	r3,-16(fp)
   10bc8:	e0bffd17 	ldw	r2,-12(fp)
   10bcc:	10ffa90e 	bge	r2,r3,10a74 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10bd0:	e03ffd15 	stw	zero,-12(fp)
   10bd4:	00001306 	br	10c24 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   10bd8:	e0bffd17 	ldw	r2,-12(fp)
   10bdc:	e0fffe17 	ldw	r3,-8(fp)
   10be0:	1004913a 	slli	r2,r2,4
   10be4:	10c5883a 	add	r2,r2,r3
   10be8:	10c00d04 	addi	r3,r2,52
   10bec:	e0bff517 	ldw	r2,-44(fp)
   10bf0:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   10bf4:	e0bffd17 	ldw	r2,-12(fp)
   10bf8:	e0fffe17 	ldw	r3,-8(fp)
   10bfc:	1004913a 	slli	r2,r2,4
   10c00:	10c5883a 	add	r2,r2,r3
   10c04:	10800e04 	addi	r2,r2,56
   10c08:	10c00017 	ldw	r3,0(r2)
   10c0c:	e0bff517 	ldw	r2,-44(fp)
   10c10:	10c5883a 	add	r2,r2,r3
   10c14:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10c18:	e0bffd17 	ldw	r2,-12(fp)
   10c1c:	10800044 	addi	r2,r2,1
   10c20:	e0bffd15 	stw	r2,-12(fp)
   10c24:	e0bffe17 	ldw	r2,-8(fp)
   10c28:	10c00c17 	ldw	r3,48(r2)
   10c2c:	e0bffd17 	ldw	r2,-12(fp)
   10c30:	10ffe916 	blt	r2,r3,10bd8 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   10c34:	e0bffe17 	ldw	r2,-8(fp)
   10c38:	10802d17 	ldw	r2,180(r2)
   10c3c:	e0bfff15 	stw	r2,-4(fp)
   10c40:	e0ffff17 	ldw	r3,-4(fp)
   10c44:	188000a0 	cmpeqi	r2,r3,2
   10c48:	1000071e 	bne	r2,zero,10c68 <alt_read_cfi_table+0x57c>
   10c4c:	e0ffff17 	ldw	r3,-4(fp)
   10c50:	188000e0 	cmpeqi	r2,r3,3
   10c54:	10000c1e 	bne	r2,zero,10c88 <alt_read_cfi_table+0x59c>
   10c58:	e0ffff17 	ldw	r3,-4(fp)
   10c5c:	18800060 	cmpeqi	r2,r3,1
   10c60:	1000091e 	bne	r2,zero,10c88 <alt_read_cfi_table+0x59c>
   10c64:	00001006 	br	10ca8 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10c68:	e0bffe17 	ldw	r2,-8(fp)
   10c6c:	10c03317 	ldw	r3,204(r2)
   10c70:	e0bffe17 	ldw	r2,-8(fp)
   10c74:	11000a17 	ldw	r4,40(r2)
   10c78:	01401544 	movi	r5,85
   10c7c:	01803c04 	movi	r6,240
   10c80:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   10c84:	00000a06 	br	10cb0 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10c88:	e0bffe17 	ldw	r2,-8(fp)
   10c8c:	10c03317 	ldw	r3,204(r2)
   10c90:	e0bffe17 	ldw	r2,-8(fp)
   10c94:	11000a17 	ldw	r4,40(r2)
   10c98:	01401544 	movi	r5,85
   10c9c:	01803fc4 	movi	r6,255
   10ca0:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   10ca4:	00000206 	br	10cb0 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   10ca8:	00bffec4 	movi	r2,-5
   10cac:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   10cb0:	e0bffa17 	ldw	r2,-24(fp)
}
   10cb4:	e037883a 	mov	sp,fp
   10cb8:	dfc00217 	ldw	ra,8(sp)
   10cbc:	df000117 	ldw	fp,4(sp)
   10cc0:	dc000017 	ldw	r16,0(sp)
   10cc4:	dec00304 	addi	sp,sp,12
   10cc8:	f800283a 	ret

00010ccc <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   10ccc:	defff704 	addi	sp,sp,-36
   10cd0:	dfc00815 	stw	ra,32(sp)
   10cd4:	df000715 	stw	fp,28(sp)
   10cd8:	df000704 	addi	fp,sp,28
   10cdc:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   10ce0:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ce4:	e0bfff17 	ldw	r2,-4(fp)
   10ce8:	11000a17 	ldw	r4,40(r2)
   10cec:	01401544 	movi	r5,85
   10cf0:	01802604 	movi	r6,152
   10cf4:	00101780 	call	10178 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10cf8:	e03ffb15 	stw	zero,-20(fp)
   10cfc:	00000f06 	br	10d3c <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10d00:	e13ffb17 	ldw	r4,-20(fp)
   10d04:	e0bfff17 	ldw	r2,-4(fp)
   10d08:	10800a17 	ldw	r2,40(r2)
   10d0c:	1007883a 	mov	r3,r2
   10d10:	e0bffb17 	ldw	r2,-20(fp)
   10d14:	1885883a 	add	r2,r3,r2
   10d18:	10800404 	addi	r2,r2,16
   10d1c:	10800023 	ldbuio	r2,0(r2)
   10d20:	1007883a 	mov	r3,r2
   10d24:	e0bffc04 	addi	r2,fp,-16
   10d28:	1105883a 	add	r2,r2,r4
   10d2c:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10d30:	e0bffb17 	ldw	r2,-20(fp)
   10d34:	10800044 	addi	r2,r2,1
   10d38:	e0bffb15 	stw	r2,-20(fp)
   10d3c:	e0bffb17 	ldw	r2,-20(fp)
   10d40:	108000d0 	cmplti	r2,r2,3
   10d44:	103fee1e 	bne	r2,zero,10d00 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10d48:	e0bffc03 	ldbu	r2,-16(fp)
   10d4c:	10803fcc 	andi	r2,r2,255
   10d50:	10801458 	cmpnei	r2,r2,81
   10d54:	10001d1e 	bne	r2,zero,10dcc <alt_read_cfi_width+0x100>
   10d58:	e0bffc43 	ldbu	r2,-15(fp)
   10d5c:	10803fcc 	andi	r2,r2,255
   10d60:	10801498 	cmpnei	r2,r2,82
   10d64:	1000191e 	bne	r2,zero,10dcc <alt_read_cfi_width+0x100>
   10d68:	e0bffc83 	ldbu	r2,-14(fp)
   10d6c:	10803fcc 	andi	r2,r2,255
   10d70:	10801658 	cmpnei	r2,r2,89
   10d74:	1000151e 	bne	r2,zero,10dcc <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10d78:	e0ffff17 	ldw	r3,-4(fp)
   10d7c:	00800044 	movi	r2,1
   10d80:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   10d84:	e0ffff17 	ldw	r3,-4(fp)
   10d88:	00800044 	movi	r2,1
   10d8c:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10d90:	e0bfff17 	ldw	r2,-4(fp)
   10d94:	10800a17 	ldw	r2,40(r2)
   10d98:	10800a04 	addi	r2,r2,40
   10d9c:	1080002b 	ldhuio	r2,0(r2)
   10da0:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   10da4:	e0bffa0b 	ldhu	r2,-24(fp)
   10da8:	10800044 	addi	r2,r2,1
   10dac:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   10db0:	e0bffa0b 	ldhu	r2,-24(fp)
   10db4:	1080004c 	andi	r2,r2,1
   10db8:	1004c03a 	cmpne	r2,r2,zero
   10dbc:	1001a81e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   10dc0:	00bffb44 	movi	r2,-19
   10dc4:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10dc8:	0001a506 	br	11460 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10dcc:	e0bfff17 	ldw	r2,-4(fp)
   10dd0:	11000a17 	ldw	r4,40(r2)
   10dd4:	01401544 	movi	r5,85
   10dd8:	01802604 	movi	r6,152
   10ddc:	00101b40 	call	101b4 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   10de0:	e03ffb15 	stw	zero,-20(fp)
   10de4:	00000f06 	br	10e24 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10de8:	e13ffb17 	ldw	r4,-20(fp)
   10dec:	e0bfff17 	ldw	r2,-4(fp)
   10df0:	10800a17 	ldw	r2,40(r2)
   10df4:	1007883a 	mov	r3,r2
   10df8:	e0bffb17 	ldw	r2,-20(fp)
   10dfc:	1885883a 	add	r2,r3,r2
   10e00:	10800804 	addi	r2,r2,32
   10e04:	10800023 	ldbuio	r2,0(r2)
   10e08:	1007883a 	mov	r3,r2
   10e0c:	e0bffc04 	addi	r2,fp,-16
   10e10:	1105883a 	add	r2,r2,r4
   10e14:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10e18:	e0bffb17 	ldw	r2,-20(fp)
   10e1c:	10800044 	addi	r2,r2,1
   10e20:	e0bffb15 	stw	r2,-20(fp)
   10e24:	e0bffb17 	ldw	r2,-20(fp)
   10e28:	10800190 	cmplti	r2,r2,6
   10e2c:	103fee1e 	bne	r2,zero,10de8 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10e30:	e0bffc03 	ldbu	r2,-16(fp)
   10e34:	10803fcc 	andi	r2,r2,255
   10e38:	10801458 	cmpnei	r2,r2,81
   10e3c:	1000291e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
   10e40:	e0bffc43 	ldbu	r2,-15(fp)
   10e44:	10803fcc 	andi	r2,r2,255
   10e48:	10801458 	cmpnei	r2,r2,81
   10e4c:	1000251e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
   10e50:	e0bffc83 	ldbu	r2,-14(fp)
   10e54:	10803fcc 	andi	r2,r2,255
   10e58:	10801498 	cmpnei	r2,r2,82
   10e5c:	1000211e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
   10e60:	e0bffcc3 	ldbu	r2,-13(fp)
   10e64:	10803fcc 	andi	r2,r2,255
   10e68:	10801498 	cmpnei	r2,r2,82
   10e6c:	10001d1e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
   10e70:	e0bffd03 	ldbu	r2,-12(fp)
   10e74:	10803fcc 	andi	r2,r2,255
   10e78:	10801658 	cmpnei	r2,r2,89
   10e7c:	1000191e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
   10e80:	e0bffd43 	ldbu	r2,-11(fp)
   10e84:	10803fcc 	andi	r2,r2,255
   10e88:	10801658 	cmpnei	r2,r2,89
   10e8c:	1000151e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10e90:	e0ffff17 	ldw	r3,-4(fp)
   10e94:	00800044 	movi	r2,1
   10e98:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   10e9c:	e0ffff17 	ldw	r3,-4(fp)
   10ea0:	00800084 	movi	r2,2
   10ea4:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10ea8:	e0bfff17 	ldw	r2,-4(fp)
   10eac:	10800a17 	ldw	r2,40(r2)
   10eb0:	10801404 	addi	r2,r2,80
   10eb4:	1080002b 	ldhuio	r2,0(r2)
   10eb8:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   10ebc:	e0bffa0b 	ldhu	r2,-24(fp)
   10ec0:	10800044 	addi	r2,r2,1
   10ec4:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   10ec8:	e0bffa0b 	ldhu	r2,-24(fp)
   10ecc:	1080004c 	andi	r2,r2,1
   10ed0:	1004c03a 	cmpne	r2,r2,zero
   10ed4:	1001621e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   10ed8:	00bffb44 	movi	r2,-19
   10edc:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10ee0:	00015f06 	br	11460 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ee4:	e0bfff17 	ldw	r2,-4(fp)
   10ee8:	11000a17 	ldw	r4,40(r2)
   10eec:	01401544 	movi	r5,85
   10ef0:	01802604 	movi	r6,152
   10ef4:	00102780 	call	10278 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   10ef8:	e03ffb15 	stw	zero,-20(fp)
   10efc:	00000f06 	br	10f3c <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10f00:	e13ffb17 	ldw	r4,-20(fp)
   10f04:	e0bfff17 	ldw	r2,-4(fp)
   10f08:	10800a17 	ldw	r2,40(r2)
   10f0c:	1007883a 	mov	r3,r2
   10f10:	e0bffb17 	ldw	r2,-20(fp)
   10f14:	1885883a 	add	r2,r3,r2
   10f18:	10800804 	addi	r2,r2,32
   10f1c:	10800023 	ldbuio	r2,0(r2)
   10f20:	1007883a 	mov	r3,r2
   10f24:	e0bffc04 	addi	r2,fp,-16
   10f28:	1105883a 	add	r2,r2,r4
   10f2c:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   10f30:	e0bffb17 	ldw	r2,-20(fp)
   10f34:	10800044 	addi	r2,r2,1
   10f38:	e0bffb15 	stw	r2,-20(fp)
   10f3c:	e0bffb17 	ldw	r2,-20(fp)
   10f40:	10800190 	cmplti	r2,r2,6
   10f44:	103fee1e 	bne	r2,zero,10f00 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10f48:	e0bffc03 	ldbu	r2,-16(fp)
   10f4c:	10803fcc 	andi	r2,r2,255
   10f50:	10801458 	cmpnei	r2,r2,81
   10f54:	1000291e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
   10f58:	e0bffc43 	ldbu	r2,-15(fp)
   10f5c:	10803fcc 	andi	r2,r2,255
   10f60:	1004c03a 	cmpne	r2,r2,zero
   10f64:	1000251e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
   10f68:	e0bffc83 	ldbu	r2,-14(fp)
   10f6c:	10803fcc 	andi	r2,r2,255
   10f70:	10801498 	cmpnei	r2,r2,82
   10f74:	1000211e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
   10f78:	e0bffcc3 	ldbu	r2,-13(fp)
   10f7c:	10803fcc 	andi	r2,r2,255
   10f80:	1004c03a 	cmpne	r2,r2,zero
   10f84:	10001d1e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
   10f88:	e0bffd03 	ldbu	r2,-12(fp)
   10f8c:	10803fcc 	andi	r2,r2,255
   10f90:	10801658 	cmpnei	r2,r2,89
   10f94:	1000191e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
   10f98:	e0bffd43 	ldbu	r2,-11(fp)
   10f9c:	10803fcc 	andi	r2,r2,255
   10fa0:	1004c03a 	cmpne	r2,r2,zero
   10fa4:	1000151e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   10fa8:	e0ffff17 	ldw	r3,-4(fp)
   10fac:	00800084 	movi	r2,2
   10fb0:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   10fb4:	e0ffff17 	ldw	r3,-4(fp)
   10fb8:	00800084 	movi	r2,2
   10fbc:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10fc0:	e0bfff17 	ldw	r2,-4(fp)
   10fc4:	10800a17 	ldw	r2,40(r2)
   10fc8:	10801404 	addi	r2,r2,80
   10fcc:	1080002b 	ldhuio	r2,0(r2)
   10fd0:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   10fd4:	e0bffa0b 	ldhu	r2,-24(fp)
   10fd8:	10800044 	addi	r2,r2,1
   10fdc:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   10fe0:	e0bffa0b 	ldhu	r2,-24(fp)
   10fe4:	1080008c 	andi	r2,r2,2
   10fe8:	1004c03a 	cmpne	r2,r2,zero
   10fec:	10011c1e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   10ff0:	00bffb44 	movi	r2,-19
   10ff4:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10ff8:	00011906 	br	11460 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ffc:	e0bfff17 	ldw	r2,-4(fp)
   11000:	11000a17 	ldw	r4,40(r2)
   11004:	01401544 	movi	r5,85
   11008:	01802604 	movi	r6,152
   1100c:	00103040 	call	10304 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   11010:	e03ffb15 	stw	zero,-20(fp)
   11014:	00000f06 	br	11054 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11018:	e13ffb17 	ldw	r4,-20(fp)
   1101c:	e0bfff17 	ldw	r2,-4(fp)
   11020:	10800a17 	ldw	r2,40(r2)
   11024:	1007883a 	mov	r3,r2
   11028:	e0bffb17 	ldw	r2,-20(fp)
   1102c:	1885883a 	add	r2,r3,r2
   11030:	10801004 	addi	r2,r2,64
   11034:	10800023 	ldbuio	r2,0(r2)
   11038:	1007883a 	mov	r3,r2
   1103c:	e0bffc04 	addi	r2,fp,-16
   11040:	1105883a 	add	r2,r2,r4
   11044:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   11048:	e0bffb17 	ldw	r2,-20(fp)
   1104c:	10800044 	addi	r2,r2,1
   11050:	e0bffb15 	stw	r2,-20(fp)
   11054:	e0bffb17 	ldw	r2,-20(fp)
   11058:	10800310 	cmplti	r2,r2,12
   1105c:	103fee1e 	bne	r2,zero,11018 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   11060:	e0bffc03 	ldbu	r2,-16(fp)
   11064:	10803fcc 	andi	r2,r2,255
   11068:	10801458 	cmpnei	r2,r2,81
   1106c:	1000411e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   11070:	e0bffc43 	ldbu	r2,-15(fp)
   11074:	10803fcc 	andi	r2,r2,255
   11078:	1004c03a 	cmpne	r2,r2,zero
   1107c:	10003d1e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   11080:	e0bffc83 	ldbu	r2,-14(fp)
   11084:	10803fcc 	andi	r2,r2,255
   11088:	1004c03a 	cmpne	r2,r2,zero
   1108c:	1000391e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   11090:	e0bffcc3 	ldbu	r2,-13(fp)
   11094:	10803fcc 	andi	r2,r2,255
   11098:	1004c03a 	cmpne	r2,r2,zero
   1109c:	1000351e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110a0:	e0bffd03 	ldbu	r2,-12(fp)
   110a4:	10803fcc 	andi	r2,r2,255
   110a8:	10801498 	cmpnei	r2,r2,82
   110ac:	1000311e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110b0:	e0bffd43 	ldbu	r2,-11(fp)
   110b4:	10803fcc 	andi	r2,r2,255
   110b8:	1004c03a 	cmpne	r2,r2,zero
   110bc:	10002d1e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110c0:	e0bffd83 	ldbu	r2,-10(fp)
   110c4:	10803fcc 	andi	r2,r2,255
   110c8:	1004c03a 	cmpne	r2,r2,zero
   110cc:	1000291e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110d0:	e0bffdc3 	ldbu	r2,-9(fp)
   110d4:	10803fcc 	andi	r2,r2,255
   110d8:	1004c03a 	cmpne	r2,r2,zero
   110dc:	1000251e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110e0:	e0bffe03 	ldbu	r2,-8(fp)
   110e4:	10803fcc 	andi	r2,r2,255
   110e8:	10801658 	cmpnei	r2,r2,89
   110ec:	1000211e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   110f0:	e0bffe43 	ldbu	r2,-7(fp)
   110f4:	10803fcc 	andi	r2,r2,255
   110f8:	1004c03a 	cmpne	r2,r2,zero
   110fc:	10001d1e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   11100:	e0bffe83 	ldbu	r2,-6(fp)
   11104:	10803fcc 	andi	r2,r2,255
   11108:	1004c03a 	cmpne	r2,r2,zero
   1110c:	1000191e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
   11110:	e0bffec3 	ldbu	r2,-5(fp)
   11114:	10803fcc 	andi	r2,r2,255
   11118:	1004c03a 	cmpne	r2,r2,zero
   1111c:	1000151e 	bne	r2,zero,11174 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   11120:	e0ffff17 	ldw	r3,-4(fp)
   11124:	00800104 	movi	r2,4
   11128:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   1112c:	e0ffff17 	ldw	r3,-4(fp)
   11130:	00800104 	movi	r2,4
   11134:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11138:	e0bfff17 	ldw	r2,-4(fp)
   1113c:	10800a17 	ldw	r2,40(r2)
   11140:	10802804 	addi	r2,r2,160
   11144:	10800037 	ldwio	r2,0(r2)
   11148:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   1114c:	e0bffa0b 	ldhu	r2,-24(fp)
   11150:	10800044 	addi	r2,r2,1
   11154:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   11158:	e0bffa0b 	ldhu	r2,-24(fp)
   1115c:	1080010c 	andi	r2,r2,4
   11160:	1004c03a 	cmpne	r2,r2,zero
   11164:	1000be1e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   11168:	00bffb44 	movi	r2,-19
   1116c:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   11170:	0000bb06 	br	11460 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11174:	e0bfff17 	ldw	r2,-4(fp)
   11178:	11000a17 	ldw	r4,40(r2)
   1117c:	01401544 	movi	r5,85
   11180:	01802604 	movi	r6,152
   11184:	00102bc0 	call	102bc <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   11188:	e03ffb15 	stw	zero,-20(fp)
   1118c:	00000f06 	br	111cc <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11190:	e13ffb17 	ldw	r4,-20(fp)
   11194:	e0bfff17 	ldw	r2,-4(fp)
   11198:	10800a17 	ldw	r2,40(r2)
   1119c:	1007883a 	mov	r3,r2
   111a0:	e0bffb17 	ldw	r2,-20(fp)
   111a4:	1885883a 	add	r2,r3,r2
   111a8:	10801004 	addi	r2,r2,64
   111ac:	10800023 	ldbuio	r2,0(r2)
   111b0:	1007883a 	mov	r3,r2
   111b4:	e0bffc04 	addi	r2,fp,-16
   111b8:	1105883a 	add	r2,r2,r4
   111bc:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   111c0:	e0bffb17 	ldw	r2,-20(fp)
   111c4:	10800044 	addi	r2,r2,1
   111c8:	e0bffb15 	stw	r2,-20(fp)
   111cc:	e0bffb17 	ldw	r2,-20(fp)
   111d0:	10800310 	cmplti	r2,r2,12
   111d4:	103fee1e 	bne	r2,zero,11190 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   111d8:	e0bffc03 	ldbu	r2,-16(fp)
   111dc:	10803fcc 	andi	r2,r2,255
   111e0:	10801458 	cmpnei	r2,r2,81
   111e4:	1000411e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   111e8:	e0bffc43 	ldbu	r2,-15(fp)
   111ec:	10803fcc 	andi	r2,r2,255
   111f0:	1004c03a 	cmpne	r2,r2,zero
   111f4:	10003d1e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   111f8:	e0bffc83 	ldbu	r2,-14(fp)
   111fc:	10803fcc 	andi	r2,r2,255
   11200:	10801458 	cmpnei	r2,r2,81
   11204:	1000391e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11208:	e0bffcc3 	ldbu	r2,-13(fp)
   1120c:	10803fcc 	andi	r2,r2,255
   11210:	1004c03a 	cmpne	r2,r2,zero
   11214:	1000351e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11218:	e0bffd03 	ldbu	r2,-12(fp)
   1121c:	10803fcc 	andi	r2,r2,255
   11220:	10801498 	cmpnei	r2,r2,82
   11224:	1000311e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11228:	e0bffd43 	ldbu	r2,-11(fp)
   1122c:	10803fcc 	andi	r2,r2,255
   11230:	1004c03a 	cmpne	r2,r2,zero
   11234:	10002d1e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11238:	e0bffd83 	ldbu	r2,-10(fp)
   1123c:	10803fcc 	andi	r2,r2,255
   11240:	10801498 	cmpnei	r2,r2,82
   11244:	1000291e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11248:	e0bffdc3 	ldbu	r2,-9(fp)
   1124c:	10803fcc 	andi	r2,r2,255
   11250:	1004c03a 	cmpne	r2,r2,zero
   11254:	1000251e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11258:	e0bffe03 	ldbu	r2,-8(fp)
   1125c:	10803fcc 	andi	r2,r2,255
   11260:	10801658 	cmpnei	r2,r2,89
   11264:	1000211e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11268:	e0bffe43 	ldbu	r2,-7(fp)
   1126c:	10803fcc 	andi	r2,r2,255
   11270:	1004c03a 	cmpne	r2,r2,zero
   11274:	10001d1e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11278:	e0bffe83 	ldbu	r2,-6(fp)
   1127c:	10803fcc 	andi	r2,r2,255
   11280:	10801658 	cmpnei	r2,r2,89
   11284:	1000191e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
   11288:	e0bffec3 	ldbu	r2,-5(fp)
   1128c:	10803fcc 	andi	r2,r2,255
   11290:	1004c03a 	cmpne	r2,r2,zero
   11294:	1000151e 	bne	r2,zero,112ec <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   11298:	e0ffff17 	ldw	r3,-4(fp)
   1129c:	00800084 	movi	r2,2
   112a0:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   112a4:	e0ffff17 	ldw	r3,-4(fp)
   112a8:	00800104 	movi	r2,4
   112ac:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   112b0:	e0bfff17 	ldw	r2,-4(fp)
   112b4:	10800a17 	ldw	r2,40(r2)
   112b8:	10802804 	addi	r2,r2,160
   112bc:	10800037 	ldwio	r2,0(r2)
   112c0:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   112c4:	e0bffa0b 	ldhu	r2,-24(fp)
   112c8:	10800044 	addi	r2,r2,1
   112cc:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   112d0:	e0bffa0b 	ldhu	r2,-24(fp)
   112d4:	1080010c 	andi	r2,r2,4
   112d8:	1004c03a 	cmpne	r2,r2,zero
   112dc:	1000601e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   112e0:	00bffb44 	movi	r2,-19
   112e4:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   112e8:	00005d06 	br	11460 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   112ec:	e0bfff17 	ldw	r2,-4(fp)
   112f0:	11000a17 	ldw	r4,40(r2)
   112f4:	01401544 	movi	r5,85
   112f8:	01802604 	movi	r6,152
   112fc:	00102300 	call	10230 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   11300:	e03ffb15 	stw	zero,-20(fp)
   11304:	00000f06 	br	11344 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11308:	e13ffb17 	ldw	r4,-20(fp)
   1130c:	e0bfff17 	ldw	r2,-4(fp)
   11310:	10800a17 	ldw	r2,40(r2)
   11314:	1007883a 	mov	r3,r2
   11318:	e0bffb17 	ldw	r2,-20(fp)
   1131c:	1885883a 	add	r2,r3,r2
   11320:	10801004 	addi	r2,r2,64
   11324:	10800023 	ldbuio	r2,0(r2)
   11328:	1007883a 	mov	r3,r2
   1132c:	e0bffc04 	addi	r2,fp,-16
   11330:	1105883a 	add	r2,r2,r4
   11334:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   11338:	e0bffb17 	ldw	r2,-20(fp)
   1133c:	10800044 	addi	r2,r2,1
   11340:	e0bffb15 	stw	r2,-20(fp)
   11344:	e0bffb17 	ldw	r2,-20(fp)
   11348:	10800310 	cmplti	r2,r2,12
   1134c:	103fee1e 	bne	r2,zero,11308 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   11350:	e0bffc03 	ldbu	r2,-16(fp)
   11354:	10803fcc 	andi	r2,r2,255
   11358:	10801458 	cmpnei	r2,r2,81
   1135c:	1000401e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   11360:	e0bffc43 	ldbu	r2,-15(fp)
   11364:	10803fcc 	andi	r2,r2,255
   11368:	10801458 	cmpnei	r2,r2,81
   1136c:	10003c1e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   11370:	e0bffc83 	ldbu	r2,-14(fp)
   11374:	10803fcc 	andi	r2,r2,255
   11378:	10801458 	cmpnei	r2,r2,81
   1137c:	1000381e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   11380:	e0bffcc3 	ldbu	r2,-13(fp)
   11384:	10803fcc 	andi	r2,r2,255
   11388:	10801458 	cmpnei	r2,r2,81
   1138c:	1000341e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   11390:	e0bffd03 	ldbu	r2,-12(fp)
   11394:	10803fcc 	andi	r2,r2,255
   11398:	10801498 	cmpnei	r2,r2,82
   1139c:	1000301e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113a0:	e0bffd43 	ldbu	r2,-11(fp)
   113a4:	10803fcc 	andi	r2,r2,255
   113a8:	10801498 	cmpnei	r2,r2,82
   113ac:	10002c1e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113b0:	e0bffd83 	ldbu	r2,-10(fp)
   113b4:	10803fcc 	andi	r2,r2,255
   113b8:	10801498 	cmpnei	r2,r2,82
   113bc:	1000281e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113c0:	e0bffdc3 	ldbu	r2,-9(fp)
   113c4:	10803fcc 	andi	r2,r2,255
   113c8:	10801498 	cmpnei	r2,r2,82
   113cc:	1000241e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113d0:	e0bffe03 	ldbu	r2,-8(fp)
   113d4:	10803fcc 	andi	r2,r2,255
   113d8:	10801658 	cmpnei	r2,r2,89
   113dc:	1000201e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113e0:	e0bffe43 	ldbu	r2,-7(fp)
   113e4:	10803fcc 	andi	r2,r2,255
   113e8:	10801658 	cmpnei	r2,r2,89
   113ec:	10001c1e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   113f0:	e0bffe83 	ldbu	r2,-6(fp)
   113f4:	10803fcc 	andi	r2,r2,255
   113f8:	10801658 	cmpnei	r2,r2,89
   113fc:	1000181e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
   11400:	e0bffec3 	ldbu	r2,-5(fp)
   11404:	10803fcc 	andi	r2,r2,255
   11408:	10801658 	cmpnei	r2,r2,89
   1140c:	1000141e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   11410:	e0ffff17 	ldw	r3,-4(fp)
   11414:	00800044 	movi	r2,1
   11418:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   1141c:	e0ffff17 	ldw	r3,-4(fp)
   11420:	00800104 	movi	r2,4
   11424:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11428:	e0bfff17 	ldw	r2,-4(fp)
   1142c:	10800a17 	ldw	r2,40(r2)
   11430:	10802804 	addi	r2,r2,160
   11434:	10800037 	ldwio	r2,0(r2)
   11438:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   1143c:	e0bffa0b 	ldhu	r2,-24(fp)
   11440:	10800044 	addi	r2,r2,1
   11444:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   11448:	e0bffa0b 	ldhu	r2,-24(fp)
   1144c:	1080010c 	andi	r2,r2,4
   11450:	1004c03a 	cmpne	r2,r2,zero
   11454:	1000021e 	bne	r2,zero,11460 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   11458:	00bffb44 	movi	r2,-19
   1145c:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   11460:	e0bff917 	ldw	r2,-28(fp)
}
   11464:	e037883a 	mov	sp,fp
   11468:	dfc00117 	ldw	ra,4(sp)
   1146c:	df000017 	ldw	fp,0(sp)
   11470:	dec00204 	addi	sp,sp,8
   11474:	f800283a 	ret

00011478 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   11478:	defff904 	addi	sp,sp,-28
   1147c:	dfc00615 	stw	ra,24(sp)
   11480:	df000515 	stw	fp,20(sp)
   11484:	dc000415 	stw	r16,16(sp)
   11488:	df000404 	addi	fp,sp,16
   1148c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   11490:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   11494:	e13fff17 	ldw	r4,-4(fp)
   11498:	01400544 	movi	r5,21
   1149c:	00106700 	call	10670 <alt_read_16bit_query_entry>
   114a0:	10ffffcc 	andi	r3,r2,65535
   114a4:	e0bfff17 	ldw	r2,-4(fp)
   114a8:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   114ac:	e03ffd15 	stw	zero,-12(fp)
   114b0:	00001006 	br	114f4 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   114b4:	e43ffd17 	ldw	r16,-12(fp)
   114b8:	e0bfff17 	ldw	r2,-4(fp)
   114bc:	11803417 	ldw	r6,208(r2)
   114c0:	e0bfff17 	ldw	r2,-4(fp)
   114c4:	10c03217 	ldw	r3,200(r2)
   114c8:	e0bffd17 	ldw	r2,-12(fp)
   114cc:	188b883a 	add	r5,r3,r2
   114d0:	e13fff17 	ldw	r4,-4(fp)
   114d4:	303ee83a 	callr	r6
   114d8:	1007883a 	mov	r3,r2
   114dc:	e0bffe04 	addi	r2,fp,-8
   114e0:	1405883a 	add	r2,r2,r16
   114e4:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   114e8:	e0bffd17 	ldw	r2,-12(fp)
   114ec:	10800044 	addi	r2,r2,1
   114f0:	e0bffd15 	stw	r2,-12(fp)
   114f4:	e0bffd17 	ldw	r2,-12(fp)
   114f8:	108000d0 	cmplti	r2,r2,3
   114fc:	103fed1e 	bne	r2,zero,114b4 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   11500:	e0bffe03 	ldbu	r2,-8(fp)
   11504:	10803fcc 	andi	r2,r2,255
   11508:	10801418 	cmpnei	r2,r2,80
   1150c:	1000081e 	bne	r2,zero,11530 <alt_check_primary_table+0xb8>
   11510:	e0bffe43 	ldbu	r2,-7(fp)
   11514:	10803fcc 	andi	r2,r2,255
   11518:	10801498 	cmpnei	r2,r2,82
   1151c:	1000041e 	bne	r2,zero,11530 <alt_check_primary_table+0xb8>
   11520:	e0bffe83 	ldbu	r2,-6(fp)
   11524:	10803fcc 	andi	r2,r2,255
   11528:	10801260 	cmpeqi	r2,r2,73
   1152c:	1000021e 	bne	r2,zero,11538 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   11530:	00bffb44 	movi	r2,-19
   11534:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   11538:	e0bffc17 	ldw	r2,-16(fp)
}
   1153c:	e037883a 	mov	sp,fp
   11540:	dfc00217 	ldw	ra,8(sp)
   11544:	df000117 	ldw	fp,4(sp)
   11548:	dc000017 	ldw	r16,0(sp)
   1154c:	dec00304 	addi	sp,sp,12
   11550:	f800283a 	ret

00011554 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   11554:	defffa04 	addi	sp,sp,-24
   11558:	dfc00515 	stw	ra,20(sp)
   1155c:	df000415 	stw	fp,16(sp)
   11560:	df000404 	addi	fp,sp,16
   11564:	e13ffd15 	stw	r4,-12(fp)
   11568:	e17ffe15 	stw	r5,-8(fp)
   1156c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11570:	e0bffd17 	ldw	r2,-12(fp)
   11574:	10800017 	ldw	r2,0(r2)
   11578:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   1157c:	e0bffc17 	ldw	r2,-16(fp)
   11580:	11000a04 	addi	r4,r2,40
   11584:	e0bffd17 	ldw	r2,-12(fp)
   11588:	11c00217 	ldw	r7,8(r2)
   1158c:	e17ffe17 	ldw	r5,-8(fp)
   11590:	e1bfff17 	ldw	r6,-4(fp)
   11594:	0011b980 	call	11b98 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   11598:	e037883a 	mov	sp,fp
   1159c:	dfc00117 	ldw	ra,4(sp)
   115a0:	df000017 	ldw	fp,0(sp)
   115a4:	dec00204 	addi	sp,sp,8
   115a8:	f800283a 	ret

000115ac <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   115ac:	defffa04 	addi	sp,sp,-24
   115b0:	dfc00515 	stw	ra,20(sp)
   115b4:	df000415 	stw	fp,16(sp)
   115b8:	df000404 	addi	fp,sp,16
   115bc:	e13ffd15 	stw	r4,-12(fp)
   115c0:	e17ffe15 	stw	r5,-8(fp)
   115c4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   115c8:	e0bffd17 	ldw	r2,-12(fp)
   115cc:	10800017 	ldw	r2,0(r2)
   115d0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   115d4:	e0bffc17 	ldw	r2,-16(fp)
   115d8:	11000a04 	addi	r4,r2,40
   115dc:	e0bffd17 	ldw	r2,-12(fp)
   115e0:	11c00217 	ldw	r7,8(r2)
   115e4:	e17ffe17 	ldw	r5,-8(fp)
   115e8:	e1bfff17 	ldw	r6,-4(fp)
   115ec:	0011dbc0 	call	11dbc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   115f0:	e037883a 	mov	sp,fp
   115f4:	dfc00117 	ldw	ra,4(sp)
   115f8:	df000017 	ldw	fp,0(sp)
   115fc:	dec00204 	addi	sp,sp,8
   11600:	f800283a 	ret

00011604 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   11604:	defffc04 	addi	sp,sp,-16
   11608:	dfc00315 	stw	ra,12(sp)
   1160c:	df000215 	stw	fp,8(sp)
   11610:	df000204 	addi	fp,sp,8
   11614:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11618:	e0bfff17 	ldw	r2,-4(fp)
   1161c:	10800017 	ldw	r2,0(r2)
   11620:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   11624:	e0bffe17 	ldw	r2,-8(fp)
   11628:	11000a04 	addi	r4,r2,40
   1162c:	e0bfff17 	ldw	r2,-4(fp)
   11630:	11400217 	ldw	r5,8(r2)
   11634:	0011a300 	call	11a30 <altera_avalon_jtag_uart_close>
}
   11638:	e037883a 	mov	sp,fp
   1163c:	dfc00117 	ldw	ra,4(sp)
   11640:	df000017 	ldw	fp,0(sp)
   11644:	dec00204 	addi	sp,sp,8
   11648:	f800283a 	ret

0001164c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   1164c:	defffa04 	addi	sp,sp,-24
   11650:	dfc00515 	stw	ra,20(sp)
   11654:	df000415 	stw	fp,16(sp)
   11658:	df000404 	addi	fp,sp,16
   1165c:	e13ffd15 	stw	r4,-12(fp)
   11660:	e17ffe15 	stw	r5,-8(fp)
   11664:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   11668:	e0bffd17 	ldw	r2,-12(fp)
   1166c:	10800017 	ldw	r2,0(r2)
   11670:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   11674:	e0bffc17 	ldw	r2,-16(fp)
   11678:	11000a04 	addi	r4,r2,40
   1167c:	e17ffe17 	ldw	r5,-8(fp)
   11680:	e1bfff17 	ldw	r6,-4(fp)
   11684:	0011aa40 	call	11aa4 <altera_avalon_jtag_uart_ioctl>
}
   11688:	e037883a 	mov	sp,fp
   1168c:	dfc00117 	ldw	ra,4(sp)
   11690:	df000017 	ldw	fp,0(sp)
   11694:	dec00204 	addi	sp,sp,8
   11698:	f800283a 	ret

0001169c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   1169c:	defffb04 	addi	sp,sp,-20
   116a0:	dfc00415 	stw	ra,16(sp)
   116a4:	df000315 	stw	fp,12(sp)
   116a8:	df000304 	addi	fp,sp,12
   116ac:	e13ffd15 	stw	r4,-12(fp)
   116b0:	e17ffe15 	stw	r5,-8(fp)
   116b4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   116b8:	e0fffd17 	ldw	r3,-12(fp)
   116bc:	00800044 	movi	r2,1
   116c0:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   116c4:	e0bffd17 	ldw	r2,-12(fp)
   116c8:	10800017 	ldw	r2,0(r2)
   116cc:	11000104 	addi	r4,r2,4
   116d0:	e0bffd17 	ldw	r2,-12(fp)
   116d4:	10800817 	ldw	r2,32(r2)
   116d8:	1007883a 	mov	r3,r2
   116dc:	2005883a 	mov	r2,r4
   116e0:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   116e4:	e13fff17 	ldw	r4,-4(fp)
   116e8:	e17ffd17 	ldw	r5,-12(fp)
   116ec:	01800074 	movhi	r6,1
   116f0:	3185d504 	addi	r6,r6,5972
   116f4:	00019140 	call	1914 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   116f8:	e0bffd17 	ldw	r2,-12(fp)
   116fc:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11700:	e0bffd17 	ldw	r2,-12(fp)
   11704:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   11708:	00820034 	movhi	r2,2048
   1170c:	10896204 	addi	r2,r2,9608
   11710:	10800017 	ldw	r2,0(r2)
   11714:	100b883a 	mov	r5,r2
   11718:	01800074 	movhi	r6,1
   1171c:	31866004 	addi	r6,r6,6528
   11720:	e1fffd17 	ldw	r7,-12(fp)
   11724:	00143e00 	call	143e0 <alt_alarm_start>
   11728:	1004403a 	cmpge	r2,r2,zero
   1172c:	1000041e 	bne	r2,zero,11740 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   11730:	e0fffd17 	ldw	r3,-12(fp)
   11734:	00a00034 	movhi	r2,32768
   11738:	10bfffc4 	addi	r2,r2,-1
   1173c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   11740:	e037883a 	mov	sp,fp
   11744:	dfc00117 	ldw	ra,4(sp)
   11748:	df000017 	ldw	fp,0(sp)
   1174c:	dec00204 	addi	sp,sp,8
   11750:	f800283a 	ret

00011754 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   11754:	defff704 	addi	sp,sp,-36
   11758:	df000815 	stw	fp,32(sp)
   1175c:	df000804 	addi	fp,sp,32
   11760:	e13ffe15 	stw	r4,-8(fp)
   11764:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   11768:	e0bffe17 	ldw	r2,-8(fp)
   1176c:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
   11770:	e0bffd17 	ldw	r2,-12(fp)
   11774:	10800017 	ldw	r2,0(r2)
   11778:	e0bffc15 	stw	r2,-16(fp)
   1177c:	00000006 	br	11780 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11780:	e0bffc17 	ldw	r2,-16(fp)
   11784:	10800104 	addi	r2,r2,4
   11788:	10800037 	ldwio	r2,0(r2)
   1178c:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   11790:	e0bffb17 	ldw	r2,-20(fp)
   11794:	1080c00c 	andi	r2,r2,768
   11798:	1005003a 	cmpeq	r2,r2,zero
   1179c:	1000741e 	bne	r2,zero,11970 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   117a0:	e0bffb17 	ldw	r2,-20(fp)
   117a4:	1080400c 	andi	r2,r2,256
   117a8:	1005003a 	cmpeq	r2,r2,zero
   117ac:	1000351e 	bne	r2,zero,11884 <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   117b0:	00800074 	movhi	r2,1
   117b4:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   117b8:	e0bffd17 	ldw	r2,-12(fp)
   117bc:	10800a17 	ldw	r2,40(r2)
   117c0:	10800044 	addi	r2,r2,1
   117c4:	1081ffcc 	andi	r2,r2,2047
   117c8:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
   117cc:	e0bffd17 	ldw	r2,-12(fp)
   117d0:	10c00b17 	ldw	r3,44(r2)
   117d4:	e0bff917 	ldw	r2,-28(fp)
   117d8:	18801626 	beq	r3,r2,11834 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   117dc:	e0bffc17 	ldw	r2,-16(fp)
   117e0:	10800037 	ldwio	r2,0(r2)
   117e4:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   117e8:	e0bffa17 	ldw	r2,-24(fp)
   117ec:	10a0000c 	andi	r2,r2,32768
   117f0:	1005003a 	cmpeq	r2,r2,zero
   117f4:	10000f1e 	bne	r2,zero,11834 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   117f8:	e0bffd17 	ldw	r2,-12(fp)
   117fc:	10c00a17 	ldw	r3,40(r2)
   11800:	e0bffa17 	ldw	r2,-24(fp)
   11804:	1009883a 	mov	r4,r2
   11808:	e0bffd17 	ldw	r2,-12(fp)
   1180c:	1885883a 	add	r2,r3,r2
   11810:	10800e04 	addi	r2,r2,56
   11814:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11818:	e0bffd17 	ldw	r2,-12(fp)
   1181c:	10800a17 	ldw	r2,40(r2)
   11820:	10800044 	addi	r2,r2,1
   11824:	10c1ffcc 	andi	r3,r2,2047
   11828:	e0bffd17 	ldw	r2,-12(fp)
   1182c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   11830:	003fe106 	br	117b8 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   11834:	e0bffa17 	ldw	r2,-24(fp)
   11838:	10bfffec 	andhi	r2,r2,65535
   1183c:	1005003a 	cmpeq	r2,r2,zero
   11840:	1000101e 	bne	r2,zero,11884 <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11844:	e0bffd17 	ldw	r2,-12(fp)
   11848:	10c00817 	ldw	r3,32(r2)
   1184c:	00bfff84 	movi	r2,-2
   11850:	1886703a 	and	r3,r3,r2
   11854:	e0bffd17 	ldw	r2,-12(fp)
   11858:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   1185c:	e0bffc17 	ldw	r2,-16(fp)
   11860:	11000104 	addi	r4,r2,4
   11864:	e0bffd17 	ldw	r2,-12(fp)
   11868:	10800817 	ldw	r2,32(r2)
   1186c:	1007883a 	mov	r3,r2
   11870:	2005883a 	mov	r2,r4
   11874:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11878:	e0bffc17 	ldw	r2,-16(fp)
   1187c:	10800104 	addi	r2,r2,4
   11880:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   11884:	e0bffb17 	ldw	r2,-20(fp)
   11888:	1080800c 	andi	r2,r2,512
   1188c:	1005003a 	cmpeq	r2,r2,zero
   11890:	103fbb1e 	bne	r2,zero,11780 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   11894:	e0bffb17 	ldw	r2,-20(fp)
   11898:	10bfffec 	andhi	r2,r2,65535
   1189c:	1004d43a 	srli	r2,r2,16
   118a0:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   118a4:	00001506 	br	118fc <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   118a8:	e13ffc17 	ldw	r4,-16(fp)
   118ac:	e0bffd17 	ldw	r2,-12(fp)
   118b0:	10c00d17 	ldw	r3,52(r2)
   118b4:	e0bffd17 	ldw	r2,-12(fp)
   118b8:	1885883a 	add	r2,r3,r2
   118bc:	10820e04 	addi	r2,r2,2104
   118c0:	10800003 	ldbu	r2,0(r2)
   118c4:	10c03fcc 	andi	r3,r2,255
   118c8:	18c0201c 	xori	r3,r3,128
   118cc:	18ffe004 	addi	r3,r3,-128
   118d0:	2005883a 	mov	r2,r4
   118d4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   118d8:	e0bffd17 	ldw	r2,-12(fp)
   118dc:	10800d17 	ldw	r2,52(r2)
   118e0:	10800044 	addi	r2,r2,1
   118e4:	10c1ffcc 	andi	r3,r2,2047
   118e8:	e0bffd17 	ldw	r2,-12(fp)
   118ec:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   118f0:	e0bff817 	ldw	r2,-32(fp)
   118f4:	10bfffc4 	addi	r2,r2,-1
   118f8:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   118fc:	e0bff817 	ldw	r2,-32(fp)
   11900:	1005003a 	cmpeq	r2,r2,zero
   11904:	1000051e 	bne	r2,zero,1191c <altera_avalon_jtag_uart_irq+0x1c8>
   11908:	e0bffd17 	ldw	r2,-12(fp)
   1190c:	10c00d17 	ldw	r3,52(r2)
   11910:	e0bffd17 	ldw	r2,-12(fp)
   11914:	10800c17 	ldw	r2,48(r2)
   11918:	18bfe31e 	bne	r3,r2,118a8 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   1191c:	e0bff817 	ldw	r2,-32(fp)
   11920:	1005003a 	cmpeq	r2,r2,zero
   11924:	103f961e 	bne	r2,zero,11780 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11928:	e0bffd17 	ldw	r2,-12(fp)
   1192c:	10c00817 	ldw	r3,32(r2)
   11930:	00bfff44 	movi	r2,-3
   11934:	1886703a 	and	r3,r3,r2
   11938:	e0bffd17 	ldw	r2,-12(fp)
   1193c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11940:	e0bffd17 	ldw	r2,-12(fp)
   11944:	10800017 	ldw	r2,0(r2)
   11948:	11000104 	addi	r4,r2,4
   1194c:	e0bffd17 	ldw	r2,-12(fp)
   11950:	10800817 	ldw	r2,32(r2)
   11954:	1007883a 	mov	r3,r2
   11958:	2005883a 	mov	r2,r4
   1195c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11960:	e0bffc17 	ldw	r2,-16(fp)
   11964:	10800104 	addi	r2,r2,4
   11968:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   1196c:	003f8406 	br	11780 <altera_avalon_jtag_uart_irq+0x2c>
}
   11970:	e037883a 	mov	sp,fp
   11974:	df000017 	ldw	fp,0(sp)
   11978:	dec00104 	addi	sp,sp,4
   1197c:	f800283a 	ret

00011980 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   11980:	defffc04 	addi	sp,sp,-16
   11984:	df000315 	stw	fp,12(sp)
   11988:	df000304 	addi	fp,sp,12
   1198c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   11990:	e0bfff17 	ldw	r2,-4(fp)
   11994:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   11998:	e0bffe17 	ldw	r2,-8(fp)
   1199c:	10800017 	ldw	r2,0(r2)
   119a0:	10800104 	addi	r2,r2,4
   119a4:	10800037 	ldwio	r2,0(r2)
   119a8:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   119ac:	e0bffd17 	ldw	r2,-12(fp)
   119b0:	1081000c 	andi	r2,r2,1024
   119b4:	1005003a 	cmpeq	r2,r2,zero
   119b8:	10000c1e 	bne	r2,zero,119ec <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   119bc:	e0bffe17 	ldw	r2,-8(fp)
   119c0:	10800017 	ldw	r2,0(r2)
   119c4:	11000104 	addi	r4,r2,4
   119c8:	e0bffe17 	ldw	r2,-8(fp)
   119cc:	10800817 	ldw	r2,32(r2)
   119d0:	10810014 	ori	r2,r2,1024
   119d4:	1007883a 	mov	r3,r2
   119d8:	2005883a 	mov	r2,r4
   119dc:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   119e0:	e0bffe17 	ldw	r2,-8(fp)
   119e4:	10000915 	stw	zero,36(r2)
   119e8:	00000a06 	br	11a14 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   119ec:	e0bffe17 	ldw	r2,-8(fp)
   119f0:	10c00917 	ldw	r3,36(r2)
   119f4:	00a00034 	movhi	r2,32768
   119f8:	10bfff04 	addi	r2,r2,-4
   119fc:	10c00536 	bltu	r2,r3,11a14 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11a00:	e0bffe17 	ldw	r2,-8(fp)
   11a04:	10800917 	ldw	r2,36(r2)
   11a08:	10c00044 	addi	r3,r2,1
   11a0c:	e0bffe17 	ldw	r2,-8(fp)
   11a10:	10c00915 	stw	r3,36(r2)
   11a14:	00820034 	movhi	r2,2048
   11a18:	10896204 	addi	r2,r2,9608
   11a1c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   11a20:	e037883a 	mov	sp,fp
   11a24:	df000017 	ldw	fp,0(sp)
   11a28:	dec00104 	addi	sp,sp,4
   11a2c:	f800283a 	ret

00011a30 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   11a30:	defffc04 	addi	sp,sp,-16
   11a34:	df000315 	stw	fp,12(sp)
   11a38:	df000304 	addi	fp,sp,12
   11a3c:	e13ffd15 	stw	r4,-12(fp)
   11a40:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11a44:	00000706 	br	11a64 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   11a48:	e0bffe17 	ldw	r2,-8(fp)
   11a4c:	1090000c 	andi	r2,r2,16384
   11a50:	1005003a 	cmpeq	r2,r2,zero
   11a54:	1000031e 	bne	r2,zero,11a64 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   11a58:	00bffd44 	movi	r2,-11
   11a5c:	e0bfff15 	stw	r2,-4(fp)
   11a60:	00000b06 	br	11a90 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11a64:	e0bffd17 	ldw	r2,-12(fp)
   11a68:	10c00d17 	ldw	r3,52(r2)
   11a6c:	e0bffd17 	ldw	r2,-12(fp)
   11a70:	10800c17 	ldw	r2,48(r2)
   11a74:	18800526 	beq	r3,r2,11a8c <altera_avalon_jtag_uart_close+0x5c>
   11a78:	e0bffd17 	ldw	r2,-12(fp)
   11a7c:	10c00917 	ldw	r3,36(r2)
   11a80:	e0bffd17 	ldw	r2,-12(fp)
   11a84:	10800117 	ldw	r2,4(r2)
   11a88:	18bfef36 	bltu	r3,r2,11a48 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   11a8c:	e03fff15 	stw	zero,-4(fp)
   11a90:	e0bfff17 	ldw	r2,-4(fp)
}
   11a94:	e037883a 	mov	sp,fp
   11a98:	df000017 	ldw	fp,0(sp)
   11a9c:	dec00104 	addi	sp,sp,4
   11aa0:	f800283a 	ret

00011aa4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   11aa4:	defff804 	addi	sp,sp,-32
   11aa8:	df000715 	stw	fp,28(sp)
   11aac:	df000704 	addi	fp,sp,28
   11ab0:	e13ffb15 	stw	r4,-20(fp)
   11ab4:	e17ffc15 	stw	r5,-16(fp)
   11ab8:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   11abc:	00bff9c4 	movi	r2,-25
   11ac0:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   11ac4:	e0bffc17 	ldw	r2,-16(fp)
   11ac8:	e0bfff15 	stw	r2,-4(fp)
   11acc:	e0ffff17 	ldw	r3,-4(fp)
   11ad0:	189a8060 	cmpeqi	r2,r3,27137
   11ad4:	1000041e 	bne	r2,zero,11ae8 <altera_avalon_jtag_uart_ioctl+0x44>
   11ad8:	e0ffff17 	ldw	r3,-4(fp)
   11adc:	189a80a0 	cmpeqi	r2,r3,27138
   11ae0:	10001b1e 	bne	r2,zero,11b50 <altera_avalon_jtag_uart_ioctl+0xac>
   11ae4:	00002706 	br	11b84 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   11ae8:	e0bffb17 	ldw	r2,-20(fp)
   11aec:	10c00117 	ldw	r3,4(r2)
   11af0:	00a00034 	movhi	r2,32768
   11af4:	10bfffc4 	addi	r2,r2,-1
   11af8:	18802226 	beq	r3,r2,11b84 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11afc:	e0bffd17 	ldw	r2,-12(fp)
   11b00:	10800017 	ldw	r2,0(r2)
   11b04:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11b08:	e0bff917 	ldw	r2,-28(fp)
   11b0c:	10800090 	cmplti	r2,r2,2
   11b10:	1000071e 	bne	r2,zero,11b30 <altera_avalon_jtag_uart_ioctl+0x8c>
   11b14:	e0fff917 	ldw	r3,-28(fp)
   11b18:	00a00034 	movhi	r2,32768
   11b1c:	10bfffc4 	addi	r2,r2,-1
   11b20:	18800326 	beq	r3,r2,11b30 <altera_avalon_jtag_uart_ioctl+0x8c>
   11b24:	e0bff917 	ldw	r2,-28(fp)
   11b28:	e0bffe15 	stw	r2,-8(fp)
   11b2c:	00000306 	br	11b3c <altera_avalon_jtag_uart_ioctl+0x98>
   11b30:	00e00034 	movhi	r3,32768
   11b34:	18ffff84 	addi	r3,r3,-2
   11b38:	e0fffe15 	stw	r3,-8(fp)
   11b3c:	e0bffb17 	ldw	r2,-20(fp)
   11b40:	e0fffe17 	ldw	r3,-8(fp)
   11b44:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11b48:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11b4c:	00000d06 	br	11b84 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11b50:	e0bffb17 	ldw	r2,-20(fp)
   11b54:	10c00117 	ldw	r3,4(r2)
   11b58:	00a00034 	movhi	r2,32768
   11b5c:	10bfffc4 	addi	r2,r2,-1
   11b60:	18800826 	beq	r3,r2,11b84 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11b64:	e13ffd17 	ldw	r4,-12(fp)
   11b68:	e0bffb17 	ldw	r2,-20(fp)
   11b6c:	10c00917 	ldw	r3,36(r2)
   11b70:	e0bffb17 	ldw	r2,-20(fp)
   11b74:	10800117 	ldw	r2,4(r2)
   11b78:	1885803a 	cmpltu	r2,r3,r2
   11b7c:	20800015 	stw	r2,0(r4)
      rc = 0;
   11b80:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   11b84:	e0bffa17 	ldw	r2,-24(fp)
}
   11b88:	e037883a 	mov	sp,fp
   11b8c:	df000017 	ldw	fp,0(sp)
   11b90:	dec00104 	addi	sp,sp,4
   11b94:	f800283a 	ret

00011b98 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   11b98:	defff204 	addi	sp,sp,-56
   11b9c:	dfc00d15 	stw	ra,52(sp)
   11ba0:	df000c15 	stw	fp,48(sp)
   11ba4:	df000c04 	addi	fp,sp,48
   11ba8:	e13ffb15 	stw	r4,-20(fp)
   11bac:	e17ffc15 	stw	r5,-16(fp)
   11bb0:	e1bffd15 	stw	r6,-12(fp)
   11bb4:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   11bb8:	e0bffc17 	ldw	r2,-16(fp)
   11bbc:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11bc0:	00004806 	br	11ce4 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11bc4:	e0bffb17 	ldw	r2,-20(fp)
   11bc8:	10800a17 	ldw	r2,40(r2)
   11bcc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11bd0:	e0bffb17 	ldw	r2,-20(fp)
   11bd4:	10800b17 	ldw	r2,44(r2)
   11bd8:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   11bdc:	e0fff717 	ldw	r3,-36(fp)
   11be0:	e0bff617 	ldw	r2,-40(fp)
   11be4:	18800536 	bltu	r3,r2,11bfc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   11be8:	e0bff717 	ldw	r2,-36(fp)
   11bec:	e0fff617 	ldw	r3,-40(fp)
   11bf0:	10c5c83a 	sub	r2,r2,r3
   11bf4:	e0bff815 	stw	r2,-32(fp)
   11bf8:	00000406 	br	11c0c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11bfc:	00820004 	movi	r2,2048
   11c00:	e0fff617 	ldw	r3,-40(fp)
   11c04:	10c5c83a 	sub	r2,r2,r3
   11c08:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11c0c:	e0bff817 	ldw	r2,-32(fp)
   11c10:	1005003a 	cmpeq	r2,r2,zero
   11c14:	10001f1e 	bne	r2,zero,11c94 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11c18:	e0fffd17 	ldw	r3,-12(fp)
   11c1c:	e0bff817 	ldw	r2,-32(fp)
   11c20:	1880022e 	bgeu	r3,r2,11c2c <altera_avalon_jtag_uart_read+0x94>
        n = space;
   11c24:	e0bffd17 	ldw	r2,-12(fp)
   11c28:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11c2c:	e0bffb17 	ldw	r2,-20(fp)
   11c30:	10c00e04 	addi	r3,r2,56
   11c34:	e0bff617 	ldw	r2,-40(fp)
   11c38:	1887883a 	add	r3,r3,r2
   11c3c:	e0bffa17 	ldw	r2,-24(fp)
   11c40:	1009883a 	mov	r4,r2
   11c44:	180b883a 	mov	r5,r3
   11c48:	e1bff817 	ldw	r6,-32(fp)
   11c4c:	00052940 	call	5294 <memcpy>
      ptr   += n;
   11c50:	e0fff817 	ldw	r3,-32(fp)
   11c54:	e0bffa17 	ldw	r2,-24(fp)
   11c58:	10c5883a 	add	r2,r2,r3
   11c5c:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11c60:	e0fffd17 	ldw	r3,-12(fp)
   11c64:	e0bff817 	ldw	r2,-32(fp)
   11c68:	1885c83a 	sub	r2,r3,r2
   11c6c:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11c70:	e0fff617 	ldw	r3,-40(fp)
   11c74:	e0bff817 	ldw	r2,-32(fp)
   11c78:	1885883a 	add	r2,r3,r2
   11c7c:	10c1ffcc 	andi	r3,r2,2047
   11c80:	e0bffb17 	ldw	r2,-20(fp)
   11c84:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11c88:	e0bffd17 	ldw	r2,-12(fp)
   11c8c:	10800048 	cmpgei	r2,r2,1
   11c90:	103fcc1e 	bne	r2,zero,11bc4 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   11c94:	e0fffa17 	ldw	r3,-24(fp)
   11c98:	e0bffc17 	ldw	r2,-16(fp)
   11c9c:	1880141e 	bne	r3,r2,11cf0 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11ca0:	e0bffe17 	ldw	r2,-8(fp)
   11ca4:	1090000c 	andi	r2,r2,16384
   11ca8:	1004c03a 	cmpne	r2,r2,zero
   11cac:	1000101e 	bne	r2,zero,11cf0 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   11cb0:	e0bffb17 	ldw	r2,-20(fp)
   11cb4:	10c00a17 	ldw	r3,40(r2)
   11cb8:	e0bff717 	ldw	r2,-36(fp)
   11cbc:	1880051e 	bne	r3,r2,11cd4 <altera_avalon_jtag_uart_read+0x13c>
   11cc0:	e0bffb17 	ldw	r2,-20(fp)
   11cc4:	10c00917 	ldw	r3,36(r2)
   11cc8:	e0bffb17 	ldw	r2,-20(fp)
   11ccc:	10800117 	ldw	r2,4(r2)
   11cd0:	18bff736 	bltu	r3,r2,11cb0 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11cd4:	e0bffb17 	ldw	r2,-20(fp)
   11cd8:	10c00a17 	ldw	r3,40(r2)
   11cdc:	e0bff717 	ldw	r2,-36(fp)
   11ce0:	18800326 	beq	r3,r2,11cf0 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11ce4:	e0bffd17 	ldw	r2,-12(fp)
   11ce8:	10800048 	cmpgei	r2,r2,1
   11cec:	103fb51e 	bne	r2,zero,11bc4 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   11cf0:	e0fffa17 	ldw	r3,-24(fp)
   11cf4:	e0bffc17 	ldw	r2,-16(fp)
   11cf8:	18801926 	beq	r3,r2,11d60 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11cfc:	0005303a 	rdctl	r2,status
   11d00:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11d04:	e0fff517 	ldw	r3,-44(fp)
   11d08:	00bfff84 	movi	r2,-2
   11d0c:	1884703a 	and	r2,r3,r2
   11d10:	1001703a 	wrctl	status,r2
  
  return context;
   11d14:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11d18:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11d1c:	e0bffb17 	ldw	r2,-20(fp)
   11d20:	10800817 	ldw	r2,32(r2)
   11d24:	10c00054 	ori	r3,r2,1
   11d28:	e0bffb17 	ldw	r2,-20(fp)
   11d2c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11d30:	e0bffb17 	ldw	r2,-20(fp)
   11d34:	10800017 	ldw	r2,0(r2)
   11d38:	11000104 	addi	r4,r2,4
   11d3c:	e0bffb17 	ldw	r2,-20(fp)
   11d40:	10800817 	ldw	r2,32(r2)
   11d44:	1007883a 	mov	r3,r2
   11d48:	2005883a 	mov	r2,r4
   11d4c:	10c00035 	stwio	r3,0(r2)
   11d50:	e0bff917 	ldw	r2,-28(fp)
   11d54:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11d58:	e0bff417 	ldw	r2,-48(fp)
   11d5c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11d60:	e0fffa17 	ldw	r3,-24(fp)
   11d64:	e0bffc17 	ldw	r2,-16(fp)
   11d68:	18800526 	beq	r3,r2,11d80 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11d6c:	e0fffa17 	ldw	r3,-24(fp)
   11d70:	e0bffc17 	ldw	r2,-16(fp)
   11d74:	1887c83a 	sub	r3,r3,r2
   11d78:	e0ffff15 	stw	r3,-4(fp)
   11d7c:	00000906 	br	11da4 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11d80:	e0bffe17 	ldw	r2,-8(fp)
   11d84:	1090000c 	andi	r2,r2,16384
   11d88:	1005003a 	cmpeq	r2,r2,zero
   11d8c:	1000031e 	bne	r2,zero,11d9c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11d90:	00bffd44 	movi	r2,-11
   11d94:	e0bfff15 	stw	r2,-4(fp)
   11d98:	00000206 	br	11da4 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   11d9c:	00bffec4 	movi	r2,-5
   11da0:	e0bfff15 	stw	r2,-4(fp)
   11da4:	e0bfff17 	ldw	r2,-4(fp)
}
   11da8:	e037883a 	mov	sp,fp
   11dac:	dfc00117 	ldw	ra,4(sp)
   11db0:	df000017 	ldw	fp,0(sp)
   11db4:	dec00204 	addi	sp,sp,8
   11db8:	f800283a 	ret

00011dbc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11dbc:	defff204 	addi	sp,sp,-56
   11dc0:	dfc00d15 	stw	ra,52(sp)
   11dc4:	df000c15 	stw	fp,48(sp)
   11dc8:	df000c04 	addi	fp,sp,48
   11dcc:	e13ffb15 	stw	r4,-20(fp)
   11dd0:	e17ffc15 	stw	r5,-16(fp)
   11dd4:	e1bffd15 	stw	r6,-12(fp)
   11dd8:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11ddc:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   11de0:	e0bffc17 	ldw	r2,-16(fp)
   11de4:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11de8:	00003a06 	br	11ed4 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11dec:	e0bffb17 	ldw	r2,-20(fp)
   11df0:	10800c17 	ldw	r2,48(r2)
   11df4:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11df8:	e0bffb17 	ldw	r2,-20(fp)
   11dfc:	10800d17 	ldw	r2,52(r2)
   11e00:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   11e04:	e0fffa17 	ldw	r3,-24(fp)
   11e08:	e0bff917 	ldw	r2,-28(fp)
   11e0c:	1880062e 	bgeu	r3,r2,11e28 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11e10:	e0fff917 	ldw	r3,-28(fp)
   11e14:	e0bffa17 	ldw	r2,-24(fp)
   11e18:	1885c83a 	sub	r2,r3,r2
   11e1c:	10bfffc4 	addi	r2,r2,-1
   11e20:	e0bff815 	stw	r2,-32(fp)
   11e24:	00000c06 	br	11e58 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11e28:	e0bff917 	ldw	r2,-28(fp)
   11e2c:	1005003a 	cmpeq	r2,r2,zero
   11e30:	1000051e 	bne	r2,zero,11e48 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   11e34:	00820004 	movi	r2,2048
   11e38:	e0fffa17 	ldw	r3,-24(fp)
   11e3c:	10c5c83a 	sub	r2,r2,r3
   11e40:	e0bff815 	stw	r2,-32(fp)
   11e44:	00000406 	br	11e58 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11e48:	0081ffc4 	movi	r2,2047
   11e4c:	e0fffa17 	ldw	r3,-24(fp)
   11e50:	10c5c83a 	sub	r2,r2,r3
   11e54:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11e58:	e0bff817 	ldw	r2,-32(fp)
   11e5c:	1005003a 	cmpeq	r2,r2,zero
   11e60:	10001f1e 	bne	r2,zero,11ee0 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   11e64:	e0fffd17 	ldw	r3,-12(fp)
   11e68:	e0bff817 	ldw	r2,-32(fp)
   11e6c:	1880022e 	bgeu	r3,r2,11e78 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11e70:	e0bffd17 	ldw	r2,-12(fp)
   11e74:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11e78:	e0bffb17 	ldw	r2,-20(fp)
   11e7c:	10c20e04 	addi	r3,r2,2104
   11e80:	e0bffa17 	ldw	r2,-24(fp)
   11e84:	1885883a 	add	r2,r3,r2
   11e88:	e0fffc17 	ldw	r3,-16(fp)
   11e8c:	1009883a 	mov	r4,r2
   11e90:	180b883a 	mov	r5,r3
   11e94:	e1bff817 	ldw	r6,-32(fp)
   11e98:	00052940 	call	5294 <memcpy>
      ptr   += n;
   11e9c:	e0fff817 	ldw	r3,-32(fp)
   11ea0:	e0bffc17 	ldw	r2,-16(fp)
   11ea4:	10c5883a 	add	r2,r2,r3
   11ea8:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   11eac:	e0fffd17 	ldw	r3,-12(fp)
   11eb0:	e0bff817 	ldw	r2,-32(fp)
   11eb4:	1885c83a 	sub	r2,r3,r2
   11eb8:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11ebc:	e0fffa17 	ldw	r3,-24(fp)
   11ec0:	e0bff817 	ldw	r2,-32(fp)
   11ec4:	1885883a 	add	r2,r3,r2
   11ec8:	10c1ffcc 	andi	r3,r2,2047
   11ecc:	e0bffb17 	ldw	r2,-20(fp)
   11ed0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11ed4:	e0bffd17 	ldw	r2,-12(fp)
   11ed8:	10800048 	cmpgei	r2,r2,1
   11edc:	103fc31e 	bne	r2,zero,11dec <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11ee0:	0005303a 	rdctl	r2,status
   11ee4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11ee8:	e0fff517 	ldw	r3,-44(fp)
   11eec:	00bfff84 	movi	r2,-2
   11ef0:	1884703a 	and	r2,r3,r2
   11ef4:	1001703a 	wrctl	status,r2
  
  return context;
   11ef8:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   11efc:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11f00:	e0bffb17 	ldw	r2,-20(fp)
   11f04:	10800817 	ldw	r2,32(r2)
   11f08:	10c00094 	ori	r3,r2,2
   11f0c:	e0bffb17 	ldw	r2,-20(fp)
   11f10:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11f14:	e0bffb17 	ldw	r2,-20(fp)
   11f18:	10800017 	ldw	r2,0(r2)
   11f1c:	11000104 	addi	r4,r2,4
   11f20:	e0bffb17 	ldw	r2,-20(fp)
   11f24:	10800817 	ldw	r2,32(r2)
   11f28:	1007883a 	mov	r3,r2
   11f2c:	2005883a 	mov	r2,r4
   11f30:	10c00035 	stwio	r3,0(r2)
   11f34:	e0bff717 	ldw	r2,-36(fp)
   11f38:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11f3c:	e0bff417 	ldw	r2,-48(fp)
   11f40:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   11f44:	e0bffd17 	ldw	r2,-12(fp)
   11f48:	10800050 	cmplti	r2,r2,1
   11f4c:	1000111e 	bne	r2,zero,11f94 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   11f50:	e0bffe17 	ldw	r2,-8(fp)
   11f54:	1090000c 	andi	r2,r2,16384
   11f58:	1004c03a 	cmpne	r2,r2,zero
   11f5c:	1000101e 	bne	r2,zero,11fa0 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11f60:	e0bffb17 	ldw	r2,-20(fp)
   11f64:	10c00d17 	ldw	r3,52(r2)
   11f68:	e0bff917 	ldw	r2,-28(fp)
   11f6c:	1880051e 	bne	r3,r2,11f84 <altera_avalon_jtag_uart_write+0x1c8>
   11f70:	e0bffb17 	ldw	r2,-20(fp)
   11f74:	10c00917 	ldw	r3,36(r2)
   11f78:	e0bffb17 	ldw	r2,-20(fp)
   11f7c:	10800117 	ldw	r2,4(r2)
   11f80:	18bff736 	bltu	r3,r2,11f60 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   11f84:	e0bffb17 	ldw	r2,-20(fp)
   11f88:	10c00d17 	ldw	r3,52(r2)
   11f8c:	e0bff917 	ldw	r2,-28(fp)
   11f90:	18800326 	beq	r3,r2,11fa0 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   11f94:	e0bffd17 	ldw	r2,-12(fp)
   11f98:	10800048 	cmpgei	r2,r2,1
   11f9c:	103fcd1e 	bne	r2,zero,11ed4 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11fa0:	e0fffc17 	ldw	r3,-16(fp)
   11fa4:	e0bff617 	ldw	r2,-40(fp)
   11fa8:	18800526 	beq	r3,r2,11fc0 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   11fac:	e0fffc17 	ldw	r3,-16(fp)
   11fb0:	e0bff617 	ldw	r2,-40(fp)
   11fb4:	1887c83a 	sub	r3,r3,r2
   11fb8:	e0ffff15 	stw	r3,-4(fp)
   11fbc:	00000906 	br	11fe4 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   11fc0:	e0bffe17 	ldw	r2,-8(fp)
   11fc4:	1090000c 	andi	r2,r2,16384
   11fc8:	1005003a 	cmpeq	r2,r2,zero
   11fcc:	1000031e 	bne	r2,zero,11fdc <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   11fd0:	00bffd44 	movi	r2,-11
   11fd4:	e0bfff15 	stw	r2,-4(fp)
   11fd8:	00000206 	br	11fe4 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   11fdc:	00bffec4 	movi	r2,-5
   11fe0:	e0bfff15 	stw	r2,-4(fp)
   11fe4:	e0bfff17 	ldw	r2,-4(fp)
}
   11fe8:	e037883a 	mov	sp,fp
   11fec:	dfc00117 	ldw	ra,4(sp)
   11ff0:	df000017 	ldw	fp,0(sp)
   11ff4:	dec00204 	addi	sp,sp,8
   11ff8:	f800283a 	ret

00011ffc <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   11ffc:	defffa04 	addi	sp,sp,-24
   12000:	dfc00515 	stw	ra,20(sp)
   12004:	df000415 	stw	fp,16(sp)
   12008:	df000404 	addi	fp,sp,16
   1200c:	e13ffe15 	stw	r4,-8(fp)
   12010:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   12014:	e0bffe17 	ldw	r2,-8(fp)
   12018:	10800017 	ldw	r2,0(r2)
   1201c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   12020:	008003f4 	movhi	r2,15
   12024:	10909004 	addi	r2,r2,16960
   12028:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   1202c:	e0bffe17 	ldw	r2,-8(fp)
   12030:	10800803 	ldbu	r2,32(r2)
   12034:	10803fcc 	andi	r2,r2,255
   12038:	1080201c 	xori	r2,r2,128
   1203c:	10bfe004 	addi	r2,r2,-128
   12040:	1004c03a 	cmpne	r2,r2,zero
   12044:	1000161e 	bne	r2,zero,120a0 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12048:	00000a06 	br	12074 <lcd_write_command+0x78>
    if (--i == 0)
   1204c:	e0bffc17 	ldw	r2,-16(fp)
   12050:	10bfffc4 	addi	r2,r2,-1
   12054:	e0bffc15 	stw	r2,-16(fp)
   12058:	e0bffc17 	ldw	r2,-16(fp)
   1205c:	1004c03a 	cmpne	r2,r2,zero
   12060:	1000041e 	bne	r2,zero,12074 <lcd_write_command+0x78>
    {
      sp->broken = 1;
   12064:	e0fffe17 	ldw	r3,-8(fp)
   12068:	00800044 	movi	r2,1
   1206c:	18800805 	stb	r2,32(r3)
      return;
   12070:	00000b06 	br	120a0 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12074:	e0bffd17 	ldw	r2,-12(fp)
   12078:	10800104 	addi	r2,r2,4
   1207c:	10800037 	ldwio	r2,0(r2)
   12080:	1080200c 	andi	r2,r2,128
   12084:	1004c03a 	cmpne	r2,r2,zero
   12088:	103ff01e 	bne	r2,zero,1204c <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1208c:	01001904 	movi	r4,100
   12090:	000f24c0 	call	f24c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   12094:	e0bffd17 	ldw	r2,-12(fp)
   12098:	e0ffff03 	ldbu	r3,-4(fp)
   1209c:	10c00035 	stwio	r3,0(r2)
}
   120a0:	e037883a 	mov	sp,fp
   120a4:	dfc00117 	ldw	ra,4(sp)
   120a8:	df000017 	ldw	fp,0(sp)
   120ac:	dec00204 	addi	sp,sp,8
   120b0:	f800283a 	ret

000120b4 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   120b4:	defffa04 	addi	sp,sp,-24
   120b8:	dfc00515 	stw	ra,20(sp)
   120bc:	df000415 	stw	fp,16(sp)
   120c0:	df000404 	addi	fp,sp,16
   120c4:	e13ffe15 	stw	r4,-8(fp)
   120c8:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   120cc:	e0bffe17 	ldw	r2,-8(fp)
   120d0:	10800017 	ldw	r2,0(r2)
   120d4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   120d8:	008003f4 	movhi	r2,15
   120dc:	10909004 	addi	r2,r2,16960
   120e0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   120e4:	e0bffe17 	ldw	r2,-8(fp)
   120e8:	10800803 	ldbu	r2,32(r2)
   120ec:	10803fcc 	andi	r2,r2,255
   120f0:	1080201c 	xori	r2,r2,128
   120f4:	10bfe004 	addi	r2,r2,-128
   120f8:	1004c03a 	cmpne	r2,r2,zero
   120fc:	10001d1e 	bne	r2,zero,12174 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12100:	00000a06 	br	1212c <lcd_write_data+0x78>
    if (--i == 0)
   12104:	e0bffc17 	ldw	r2,-16(fp)
   12108:	10bfffc4 	addi	r2,r2,-1
   1210c:	e0bffc15 	stw	r2,-16(fp)
   12110:	e0bffc17 	ldw	r2,-16(fp)
   12114:	1004c03a 	cmpne	r2,r2,zero
   12118:	1000041e 	bne	r2,zero,1212c <lcd_write_data+0x78>
    {
      sp->broken = 1;
   1211c:	e0fffe17 	ldw	r3,-8(fp)
   12120:	00800044 	movi	r2,1
   12124:	18800805 	stb	r2,32(r3)
      return;
   12128:	00001206 	br	12174 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1212c:	e0bffd17 	ldw	r2,-12(fp)
   12130:	10800104 	addi	r2,r2,4
   12134:	10800037 	ldwio	r2,0(r2)
   12138:	1080200c 	andi	r2,r2,128
   1213c:	1004c03a 	cmpne	r2,r2,zero
   12140:	103ff01e 	bne	r2,zero,12104 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   12144:	01001904 	movi	r4,100
   12148:	000f24c0 	call	f24c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   1214c:	e0bffd17 	ldw	r2,-12(fp)
   12150:	10800204 	addi	r2,r2,8
   12154:	e0ffff03 	ldbu	r3,-4(fp)
   12158:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   1215c:	e0bffe17 	ldw	r2,-8(fp)
   12160:	108008c3 	ldbu	r2,35(r2)
   12164:	10800044 	addi	r2,r2,1
   12168:	1007883a 	mov	r3,r2
   1216c:	e0bffe17 	ldw	r2,-8(fp)
   12170:	10c008c5 	stb	r3,35(r2)
}
   12174:	e037883a 	mov	sp,fp
   12178:	dfc00117 	ldw	ra,4(sp)
   1217c:	df000017 	ldw	fp,0(sp)
   12180:	dec00204 	addi	sp,sp,8
   12184:	f800283a 	ret

00012188 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   12188:	defffc04 	addi	sp,sp,-16
   1218c:	dfc00315 	stw	ra,12(sp)
   12190:	df000215 	stw	fp,8(sp)
   12194:	df000204 	addi	fp,sp,8
   12198:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1219c:	e13fff17 	ldw	r4,-4(fp)
   121a0:	01400044 	movi	r5,1
   121a4:	0011ffc0 	call	11ffc <lcd_write_command>

  sp->x = 0;
   121a8:	e0bfff17 	ldw	r2,-4(fp)
   121ac:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   121b0:	e0bfff17 	ldw	r2,-4(fp)
   121b4:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   121b8:	e0bfff17 	ldw	r2,-4(fp)
   121bc:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   121c0:	e03ffe15 	stw	zero,-8(fp)
   121c4:	00001906 	br	1222c <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   121c8:	e0bffe17 	ldw	r2,-8(fp)
   121cc:	10801924 	muli	r2,r2,100
   121d0:	10c01004 	addi	r3,r2,64
   121d4:	e0bfff17 	ldw	r2,-4(fp)
   121d8:	1889883a 	add	r4,r3,r2
   121dc:	01400804 	movi	r5,32
   121e0:	01801444 	movi	r6,81
   121e4:	00053340 	call	5334 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   121e8:	e0bffe17 	ldw	r2,-8(fp)
   121ec:	10801924 	muli	r2,r2,100
   121f0:	10c00c04 	addi	r3,r2,48
   121f4:	e0bfff17 	ldw	r2,-4(fp)
   121f8:	1889883a 	add	r4,r3,r2
   121fc:	01400804 	movi	r5,32
   12200:	01800404 	movi	r6,16
   12204:	00053340 	call	5334 <memset>
    sp->line[y].width = 0;
   12208:	e0bffe17 	ldw	r2,-8(fp)
   1220c:	e0ffff17 	ldw	r3,-4(fp)
   12210:	10801924 	muli	r2,r2,100
   12214:	10c5883a 	add	r2,r2,r3
   12218:	10802404 	addi	r2,r2,144
   1221c:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12220:	e0bffe17 	ldw	r2,-8(fp)
   12224:	10800044 	addi	r2,r2,1
   12228:	e0bffe15 	stw	r2,-8(fp)
   1222c:	e0bffe17 	ldw	r2,-8(fp)
   12230:	10800090 	cmplti	r2,r2,2
   12234:	103fe41e 	bne	r2,zero,121c8 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   12238:	e037883a 	mov	sp,fp
   1223c:	dfc00117 	ldw	ra,4(sp)
   12240:	df000017 	ldw	fp,0(sp)
   12244:	dec00204 	addi	sp,sp,8
   12248:	f800283a 	ret

0001224c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   1224c:	defff704 	addi	sp,sp,-36
   12250:	dfc00815 	stw	ra,32(sp)
   12254:	df000715 	stw	fp,28(sp)
   12258:	df000704 	addi	fp,sp,28
   1225c:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   12260:	e0bfff17 	ldw	r2,-4(fp)
   12264:	10800943 	ldbu	r2,37(r2)
   12268:	10803fcc 	andi	r2,r2,255
   1226c:	1080201c 	xori	r2,r2,128
   12270:	10bfe004 	addi	r2,r2,-128
   12274:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12278:	e03ffe15 	stw	zero,-8(fp)
   1227c:	00006606 	br	12418 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   12280:	e0bffe17 	ldw	r2,-8(fp)
   12284:	e0ffff17 	ldw	r3,-4(fp)
   12288:	10801924 	muli	r2,r2,100
   1228c:	10c5883a 	add	r2,r2,r3
   12290:	10802404 	addi	r2,r2,144
   12294:	10800043 	ldbu	r2,1(r2)
   12298:	10803fcc 	andi	r2,r2,255
   1229c:	1080201c 	xori	r2,r2,128
   122a0:	10bfe004 	addi	r2,r2,-128
   122a4:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   122a8:	e0bffe17 	ldw	r2,-8(fp)
   122ac:	e0ffff17 	ldw	r3,-4(fp)
   122b0:	10801924 	muli	r2,r2,100
   122b4:	10c5883a 	add	r2,r2,r3
   122b8:	10802404 	addi	r2,r2,144
   122bc:	10800083 	ldbu	r2,2(r2)
   122c0:	10c03fcc 	andi	r3,r2,255
   122c4:	e0bffc17 	ldw	r2,-16(fp)
   122c8:	1885383a 	mul	r2,r3,r2
   122cc:	1005d23a 	srai	r2,r2,8
   122d0:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   122d4:	e0fffa17 	ldw	r3,-24(fp)
   122d8:	e0bffb17 	ldw	r2,-20(fp)
   122dc:	18800116 	blt	r3,r2,122e4 <lcd_repaint_screen+0x98>
      offset = 0;
   122e0:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   122e4:	e03ffd15 	stw	zero,-12(fp)
   122e8:	00004506 	br	12400 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   122ec:	e17ffe17 	ldw	r5,-8(fp)
   122f0:	e0fffd17 	ldw	r3,-12(fp)
   122f4:	e0bffa17 	ldw	r2,-24(fp)
   122f8:	1889883a 	add	r4,r3,r2
   122fc:	e0bffb17 	ldw	r2,-20(fp)
   12300:	2087283a 	div	r3,r4,r2
   12304:	e0bffb17 	ldw	r2,-20(fp)
   12308:	1885383a 	mul	r2,r3,r2
   1230c:	2089c83a 	sub	r4,r4,r2
   12310:	e0ffff17 	ldw	r3,-4(fp)
   12314:	28801924 	muli	r2,r5,100
   12318:	10c5883a 	add	r2,r2,r3
   1231c:	1105883a 	add	r2,r2,r4
   12320:	10801004 	addi	r2,r2,64
   12324:	10800003 	ldbu	r2,0(r2)
   12328:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   1232c:	e0bffe17 	ldw	r2,-8(fp)
   12330:	e13ffd17 	ldw	r4,-12(fp)
   12334:	e0ffff17 	ldw	r3,-4(fp)
   12338:	10801924 	muli	r2,r2,100
   1233c:	10c5883a 	add	r2,r2,r3
   12340:	1105883a 	add	r2,r2,r4
   12344:	10800c04 	addi	r2,r2,48
   12348:	10800003 	ldbu	r2,0(r2)
   1234c:	10c03fcc 	andi	r3,r2,255
   12350:	18c0201c 	xori	r3,r3,128
   12354:	18ffe004 	addi	r3,r3,-128
   12358:	e0bff947 	ldb	r2,-27(fp)
   1235c:	18802526 	beq	r3,r2,123f4 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   12360:	e0fffe17 	ldw	r3,-8(fp)
   12364:	d0a01204 	addi	r2,gp,-32696
   12368:	1885883a 	add	r2,r3,r2
   1236c:	10800003 	ldbu	r2,0(r2)
   12370:	1007883a 	mov	r3,r2
   12374:	e0bffd17 	ldw	r2,-12(fp)
   12378:	1885883a 	add	r2,r3,r2
   1237c:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   12380:	e0fff903 	ldbu	r3,-28(fp)
   12384:	e0bfff17 	ldw	r2,-4(fp)
   12388:	108008c3 	ldbu	r2,35(r2)
   1238c:	10803fcc 	andi	r2,r2,255
   12390:	1080201c 	xori	r2,r2,128
   12394:	10bfe004 	addi	r2,r2,-128
   12398:	18800926 	beq	r3,r2,123c0 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   1239c:	e0fff903 	ldbu	r3,-28(fp)
   123a0:	00bfe004 	movi	r2,-128
   123a4:	1884b03a 	or	r2,r3,r2
   123a8:	11403fcc 	andi	r5,r2,255
   123ac:	e13fff17 	ldw	r4,-4(fp)
   123b0:	0011ffc0 	call	11ffc <lcd_write_command>
          sp->address = address;
   123b4:	e0fff903 	ldbu	r3,-28(fp)
   123b8:	e0bfff17 	ldw	r2,-4(fp)
   123bc:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   123c0:	e0bff943 	ldbu	r2,-27(fp)
   123c4:	11403fcc 	andi	r5,r2,255
   123c8:	e13fff17 	ldw	r4,-4(fp)
   123cc:	00120b40 	call	120b4 <lcd_write_data>
        sp->line[y].visible[x] = c;
   123d0:	e0bffe17 	ldw	r2,-8(fp)
   123d4:	e13ffd17 	ldw	r4,-12(fp)
   123d8:	e0ffff17 	ldw	r3,-4(fp)
   123dc:	10801924 	muli	r2,r2,100
   123e0:	10c5883a 	add	r2,r2,r3
   123e4:	1105883a 	add	r2,r2,r4
   123e8:	10c00c04 	addi	r3,r2,48
   123ec:	e0bff943 	ldbu	r2,-27(fp)
   123f0:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   123f4:	e0bffd17 	ldw	r2,-12(fp)
   123f8:	10800044 	addi	r2,r2,1
   123fc:	e0bffd15 	stw	r2,-12(fp)
   12400:	e0bffd17 	ldw	r2,-12(fp)
   12404:	10800410 	cmplti	r2,r2,16
   12408:	103fb81e 	bne	r2,zero,122ec <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1240c:	e0bffe17 	ldw	r2,-8(fp)
   12410:	10800044 	addi	r2,r2,1
   12414:	e0bffe15 	stw	r2,-8(fp)
   12418:	e0bffe17 	ldw	r2,-8(fp)
   1241c:	10800090 	cmplti	r2,r2,2
   12420:	103f971e 	bne	r2,zero,12280 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   12424:	e037883a 	mov	sp,fp
   12428:	dfc00117 	ldw	ra,4(sp)
   1242c:	df000017 	ldw	fp,0(sp)
   12430:	dec00204 	addi	sp,sp,8
   12434:	f800283a 	ret

00012438 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   12438:	defffc04 	addi	sp,sp,-16
   1243c:	dfc00315 	stw	ra,12(sp)
   12440:	df000215 	stw	fp,8(sp)
   12444:	df000204 	addi	fp,sp,8
   12448:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1244c:	e03ffe15 	stw	zero,-8(fp)
   12450:	00001d06 	br	124c8 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   12454:	e0bffe17 	ldw	r2,-8(fp)
   12458:	10800048 	cmpgei	r2,r2,1
   1245c:	10000f1e 	bne	r2,zero,1249c <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   12460:	e0bffe17 	ldw	r2,-8(fp)
   12464:	10801924 	muli	r2,r2,100
   12468:	10c01004 	addi	r3,r2,64
   1246c:	e0bfff17 	ldw	r2,-4(fp)
   12470:	1889883a 	add	r4,r3,r2
   12474:	e0bffe17 	ldw	r2,-8(fp)
   12478:	10800044 	addi	r2,r2,1
   1247c:	10801924 	muli	r2,r2,100
   12480:	10c01004 	addi	r3,r2,64
   12484:	e0bfff17 	ldw	r2,-4(fp)
   12488:	1885883a 	add	r2,r3,r2
   1248c:	100b883a 	mov	r5,r2
   12490:	01801404 	movi	r6,80
   12494:	00052940 	call	5294 <memcpy>
   12498:	00000806 	br	124bc <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1249c:	e0bffe17 	ldw	r2,-8(fp)
   124a0:	10801924 	muli	r2,r2,100
   124a4:	10c01004 	addi	r3,r2,64
   124a8:	e0bfff17 	ldw	r2,-4(fp)
   124ac:	1889883a 	add	r4,r3,r2
   124b0:	01400804 	movi	r5,32
   124b4:	01801404 	movi	r6,80
   124b8:	00053340 	call	5334 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   124bc:	e0bffe17 	ldw	r2,-8(fp)
   124c0:	10800044 	addi	r2,r2,1
   124c4:	e0bffe15 	stw	r2,-8(fp)
   124c8:	e0bffe17 	ldw	r2,-8(fp)
   124cc:	10800090 	cmplti	r2,r2,2
   124d0:	103fe01e 	bne	r2,zero,12454 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   124d4:	e0bfff17 	ldw	r2,-4(fp)
   124d8:	10800883 	ldbu	r2,34(r2)
   124dc:	10bfffc4 	addi	r2,r2,-1
   124e0:	1007883a 	mov	r3,r2
   124e4:	e0bfff17 	ldw	r2,-4(fp)
   124e8:	10c00885 	stb	r3,34(r2)
}
   124ec:	e037883a 	mov	sp,fp
   124f0:	dfc00117 	ldw	ra,4(sp)
   124f4:	df000017 	ldw	fp,0(sp)
   124f8:	dec00204 	addi	sp,sp,8
   124fc:	f800283a 	ret

00012500 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12500:	defff804 	addi	sp,sp,-32
   12504:	dfc00715 	stw	ra,28(sp)
   12508:	df000615 	stw	fp,24(sp)
   1250c:	df000604 	addi	fp,sp,24
   12510:	e13ffd15 	stw	r4,-12(fp)
   12514:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   12518:	e03ffc15 	stw	zero,-16(fp)
   1251c:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   12520:	e0bffd17 	ldw	r2,-12(fp)
   12524:	10800a03 	ldbu	r2,40(r2)
   12528:	10803fcc 	andi	r2,r2,255
   1252c:	1080201c 	xori	r2,r2,128
   12530:	10bfe004 	addi	r2,r2,-128
   12534:	108016d8 	cmpnei	r2,r2,91
   12538:	1000491e 	bne	r2,zero,12660 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   1253c:	e0bffd17 	ldw	r2,-12(fp)
   12540:	10800a04 	addi	r2,r2,40
   12544:	10800044 	addi	r2,r2,1
   12548:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   1254c:	00000d06 	br	12584 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   12550:	e0bffc17 	ldw	r2,-16(fp)
   12554:	10c002a4 	muli	r3,r2,10
   12558:	e0bffa17 	ldw	r2,-24(fp)
   1255c:	10800003 	ldbu	r2,0(r2)
   12560:	10803fcc 	andi	r2,r2,255
   12564:	1080201c 	xori	r2,r2,128
   12568:	10bfe004 	addi	r2,r2,-128
   1256c:	1885883a 	add	r2,r3,r2
   12570:	10bff404 	addi	r2,r2,-48
   12574:	e0bffc15 	stw	r2,-16(fp)
   12578:	e0bffa17 	ldw	r2,-24(fp)
   1257c:	10800044 	addi	r2,r2,1
   12580:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   12584:	e0bffa17 	ldw	r2,-24(fp)
   12588:	10800003 	ldbu	r2,0(r2)
   1258c:	10803fcc 	andi	r2,r2,255
   12590:	1080201c 	xori	r2,r2,128
   12594:	10bfe004 	addi	r2,r2,-128
   12598:	1007883a 	mov	r3,r2
   1259c:	00820034 	movhi	r2,2048
   125a0:	10893b04 	addi	r2,r2,9452
   125a4:	10800017 	ldw	r2,0(r2)
   125a8:	1885883a 	add	r2,r3,r2
   125ac:	10800003 	ldbu	r2,0(r2)
   125b0:	10803fcc 	andi	r2,r2,255
   125b4:	1080010c 	andi	r2,r2,4
   125b8:	1004c03a 	cmpne	r2,r2,zero
   125bc:	103fe41e 	bne	r2,zero,12550 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   125c0:	e0bffa17 	ldw	r2,-24(fp)
   125c4:	10800003 	ldbu	r2,0(r2)
   125c8:	10803fcc 	andi	r2,r2,255
   125cc:	1080201c 	xori	r2,r2,128
   125d0:	10bfe004 	addi	r2,r2,-128
   125d4:	10800ed8 	cmpnei	r2,r2,59
   125d8:	1000231e 	bne	r2,zero,12668 <lcd_handle_escape+0x168>
    {
      ptr++;
   125dc:	e0bffa17 	ldw	r2,-24(fp)
   125e0:	10800044 	addi	r2,r2,1
   125e4:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   125e8:	00000d06 	br	12620 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   125ec:	e0bffb17 	ldw	r2,-20(fp)
   125f0:	10c002a4 	muli	r3,r2,10
   125f4:	e0bffa17 	ldw	r2,-24(fp)
   125f8:	10800003 	ldbu	r2,0(r2)
   125fc:	10803fcc 	andi	r2,r2,255
   12600:	1080201c 	xori	r2,r2,128
   12604:	10bfe004 	addi	r2,r2,-128
   12608:	1885883a 	add	r2,r3,r2
   1260c:	10bff404 	addi	r2,r2,-48
   12610:	e0bffb15 	stw	r2,-20(fp)
   12614:	e0bffa17 	ldw	r2,-24(fp)
   12618:	10800044 	addi	r2,r2,1
   1261c:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   12620:	e0bffa17 	ldw	r2,-24(fp)
   12624:	10800003 	ldbu	r2,0(r2)
   12628:	10803fcc 	andi	r2,r2,255
   1262c:	1080201c 	xori	r2,r2,128
   12630:	10bfe004 	addi	r2,r2,-128
   12634:	1007883a 	mov	r3,r2
   12638:	00820034 	movhi	r2,2048
   1263c:	10893b04 	addi	r2,r2,9452
   12640:	10800017 	ldw	r2,0(r2)
   12644:	1885883a 	add	r2,r3,r2
   12648:	10800003 	ldbu	r2,0(r2)
   1264c:	10803fcc 	andi	r2,r2,255
   12650:	1080010c 	andi	r2,r2,4
   12654:	1004c03a 	cmpne	r2,r2,zero
   12658:	103fe41e 	bne	r2,zero,125ec <lcd_handle_escape+0xec>
   1265c:	00000206 	br	12668 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   12660:	00bfffc4 	movi	r2,-1
   12664:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   12668:	e0bffe07 	ldb	r2,-8(fp)
   1266c:	e0bfff15 	stw	r2,-4(fp)
   12670:	e0ffff17 	ldw	r3,-4(fp)
   12674:	188012a0 	cmpeqi	r2,r3,74
   12678:	10002f1e 	bne	r2,zero,12738 <lcd_handle_escape+0x238>
   1267c:	e0ffff17 	ldw	r3,-4(fp)
   12680:	188012c8 	cmpgei	r2,r3,75
   12684:	1000041e 	bne	r2,zero,12698 <lcd_handle_escape+0x198>
   12688:	e0ffff17 	ldw	r3,-4(fp)
   1268c:	18801220 	cmpeqi	r2,r3,72
   12690:	1000081e 	bne	r2,zero,126b4 <lcd_handle_escape+0x1b4>
   12694:	00004906 	br	127bc <lcd_handle_escape+0x2bc>
   12698:	e0ffff17 	ldw	r3,-4(fp)
   1269c:	188012e0 	cmpeqi	r2,r3,75
   126a0:	10002b1e 	bne	r2,zero,12750 <lcd_handle_escape+0x250>
   126a4:	e0ffff17 	ldw	r3,-4(fp)
   126a8:	188019a0 	cmpeqi	r2,r3,102
   126ac:	1000011e 	bne	r2,zero,126b4 <lcd_handle_escape+0x1b4>
   126b0:	00004206 	br	127bc <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   126b4:	e0bffb17 	ldw	r2,-20(fp)
   126b8:	10800050 	cmplti	r2,r2,1
   126bc:	1000051e 	bne	r2,zero,126d4 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   126c0:	e0bffb17 	ldw	r2,-20(fp)
   126c4:	10bfffc4 	addi	r2,r2,-1
   126c8:	1007883a 	mov	r3,r2
   126cc:	e0bffd17 	ldw	r2,-12(fp)
   126d0:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   126d4:	e0bffc17 	ldw	r2,-16(fp)
   126d8:	10800050 	cmplti	r2,r2,1
   126dc:	1000371e 	bne	r2,zero,127bc <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   126e0:	e0bffc17 	ldw	r2,-16(fp)
   126e4:	10bfffc4 	addi	r2,r2,-1
   126e8:	1007883a 	mov	r3,r2
   126ec:	e0bffd17 	ldw	r2,-12(fp)
   126f0:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   126f4:	e0bffd17 	ldw	r2,-12(fp)
   126f8:	10800883 	ldbu	r2,34(r2)
   126fc:	10803fcc 	andi	r2,r2,255
   12700:	10800170 	cmpltui	r2,r2,5
   12704:	1000061e 	bne	r2,zero,12720 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   12708:	e0fffd17 	ldw	r3,-12(fp)
   1270c:	00800104 	movi	r2,4
   12710:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   12714:	00000206 	br	12720 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   12718:	e13ffd17 	ldw	r4,-12(fp)
   1271c:	00124380 	call	12438 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   12720:	e0bffd17 	ldw	r2,-12(fp)
   12724:	10800883 	ldbu	r2,34(r2)
   12728:	10803fcc 	andi	r2,r2,255
   1272c:	108000e8 	cmpgeui	r2,r2,3
   12730:	103ff91e 	bne	r2,zero,12718 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   12734:	00002106 	br	127bc <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   12738:	e0bffc17 	ldw	r2,-16(fp)
   1273c:	10800098 	cmpnei	r2,r2,2
   12740:	10001e1e 	bne	r2,zero,127bc <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   12744:	e13ffd17 	ldw	r4,-12(fp)
   12748:	00121880 	call	12188 <lcd_clear_screen>
    break;
   1274c:	00001b06 	br	127bc <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   12750:	e0bffc17 	ldw	r2,-16(fp)
   12754:	10800048 	cmpgei	r2,r2,1
   12758:	1000181e 	bne	r2,zero,127bc <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1275c:	e0bffd17 	ldw	r2,-12(fp)
   12760:	10800843 	ldbu	r2,33(r2)
   12764:	10803fcc 	andi	r2,r2,255
   12768:	10801428 	cmpgeui	r2,r2,80
   1276c:	1000131e 	bne	r2,zero,127bc <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   12770:	e0bffd17 	ldw	r2,-12(fp)
   12774:	10800883 	ldbu	r2,34(r2)
   12778:	10803fcc 	andi	r2,r2,255
   1277c:	10801924 	muli	r2,r2,100
   12780:	10c01004 	addi	r3,r2,64
   12784:	e0bffd17 	ldw	r2,-12(fp)
   12788:	1887883a 	add	r3,r3,r2
   1278c:	e0bffd17 	ldw	r2,-12(fp)
   12790:	10800843 	ldbu	r2,33(r2)
   12794:	10803fcc 	andi	r2,r2,255
   12798:	1889883a 	add	r4,r3,r2
   1279c:	e0bffd17 	ldw	r2,-12(fp)
   127a0:	10800843 	ldbu	r2,33(r2)
   127a4:	10c03fcc 	andi	r3,r2,255
   127a8:	00801404 	movi	r2,80
   127ac:	10c5c83a 	sub	r2,r2,r3
   127b0:	100d883a 	mov	r6,r2
   127b4:	01400804 	movi	r5,32
   127b8:	00053340 	call	5334 <memset>
    }
    break;
  }
}
   127bc:	e037883a 	mov	sp,fp
   127c0:	dfc00117 	ldw	ra,4(sp)
   127c4:	df000017 	ldw	fp,0(sp)
   127c8:	dec00204 	addi	sp,sp,8
   127cc:	f800283a 	ret

000127d0 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   127d0:	defff304 	addi	sp,sp,-52
   127d4:	dfc00c15 	stw	ra,48(sp)
   127d8:	df000b15 	stw	fp,44(sp)
   127dc:	df000b04 	addi	fp,sp,44
   127e0:	e13ffc15 	stw	r4,-16(fp)
   127e4:	e17ffd15 	stw	r5,-12(fp)
   127e8:	e1bffe15 	stw	r6,-8(fp)
   127ec:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   127f0:	e0bffe17 	ldw	r2,-8(fp)
   127f4:	1007883a 	mov	r3,r2
   127f8:	e0bffd17 	ldw	r2,-12(fp)
   127fc:	10c5883a 	add	r2,r2,r3
   12800:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   12804:	e0fffc17 	ldw	r3,-16(fp)
   12808:	00800044 	movi	r2,1
   1280c:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12810:	0000a206 	br	12a9c <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   12814:	e0bffd17 	ldw	r2,-12(fp)
   12818:	10800003 	ldbu	r2,0(r2)
   1281c:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   12820:	e0bffc17 	ldw	r2,-16(fp)
   12824:	10800903 	ldbu	r2,36(r2)
   12828:	10803fcc 	andi	r2,r2,255
   1282c:	1080201c 	xori	r2,r2,128
   12830:	10bfe004 	addi	r2,r2,-128
   12834:	1004803a 	cmplt	r2,r2,zero
   12838:	10003b1e 	bne	r2,zero,12928 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   1283c:	e0bffc17 	ldw	r2,-16(fp)
   12840:	10800903 	ldbu	r2,36(r2)
   12844:	10803fcc 	andi	r2,r2,255
   12848:	1080201c 	xori	r2,r2,128
   1284c:	10bfe004 	addi	r2,r2,-128
   12850:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   12854:	e0bff717 	ldw	r2,-36(fp)
   12858:	1004c03a 	cmpne	r2,r2,zero
   1285c:	1000031e 	bne	r2,zero,1286c <altera_avalon_lcd_16207_write+0x9c>
   12860:	e0bff807 	ldb	r2,-32(fp)
   12864:	108016d8 	cmpnei	r2,r2,91
   12868:	1000111e 	bne	r2,zero,128b0 <altera_avalon_lcd_16207_write+0xe0>
   1286c:	e0bff717 	ldw	r2,-36(fp)
   12870:	1005003a 	cmpeq	r2,r2,zero
   12874:	10001a1e 	bne	r2,zero,128e0 <altera_avalon_lcd_16207_write+0x110>
   12878:	e0bff807 	ldb	r2,-32(fp)
   1287c:	1007883a 	mov	r3,r2
   12880:	00820034 	movhi	r2,2048
   12884:	10893b04 	addi	r2,r2,9452
   12888:	10800017 	ldw	r2,0(r2)
   1288c:	1885883a 	add	r2,r3,r2
   12890:	10800003 	ldbu	r2,0(r2)
   12894:	10803fcc 	andi	r2,r2,255
   12898:	1080010c 	andi	r2,r2,4
   1289c:	1004c03a 	cmpne	r2,r2,zero
   128a0:	10000f1e 	bne	r2,zero,128e0 <altera_avalon_lcd_16207_write+0x110>
   128a4:	e0bff807 	ldb	r2,-32(fp)
   128a8:	10800ee0 	cmpeqi	r2,r2,59
   128ac:	10000c1e 	bne	r2,zero,128e0 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   128b0:	e0fff717 	ldw	r3,-36(fp)
   128b4:	e0bffc17 	ldw	r2,-16(fp)
   128b8:	1885883a 	add	r2,r3,r2
   128bc:	10800a04 	addi	r2,r2,40
   128c0:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   128c4:	e17ff807 	ldb	r5,-32(fp)
   128c8:	e13ffc17 	ldw	r4,-16(fp)
   128cc:	00125000 	call	12500 <lcd_handle_escape>

        sp->esccount = -1;
   128d0:	e0fffc17 	ldw	r3,-16(fp)
   128d4:	00bfffc4 	movi	r2,-1
   128d8:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   128dc:	00006c06 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   128e0:	e0bffc17 	ldw	r2,-16(fp)
   128e4:	10800903 	ldbu	r2,36(r2)
   128e8:	10803fcc 	andi	r2,r2,255
   128ec:	108001e8 	cmpgeui	r2,r2,7
   128f0:	1000671e 	bne	r2,zero,12a90 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   128f4:	e0fff717 	ldw	r3,-36(fp)
   128f8:	e0bffc17 	ldw	r2,-16(fp)
   128fc:	1885883a 	add	r2,r3,r2
   12900:	10c00a04 	addi	r3,r2,40
   12904:	e0bff803 	ldbu	r2,-32(fp)
   12908:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   1290c:	e0bffc17 	ldw	r2,-16(fp)
   12910:	10800903 	ldbu	r2,36(r2)
   12914:	10800044 	addi	r2,r2,1
   12918:	1007883a 	mov	r3,r2
   1291c:	e0bffc17 	ldw	r2,-16(fp)
   12920:	10c00905 	stb	r3,36(r2)
   12924:	00005a06 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   12928:	e0bff807 	ldb	r2,-32(fp)
   1292c:	108006d8 	cmpnei	r2,r2,27
   12930:	1000031e 	bne	r2,zero,12940 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   12934:	e0bffc17 	ldw	r2,-16(fp)
   12938:	10000905 	stb	zero,36(r2)
   1293c:	00005406 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   12940:	e0bff807 	ldb	r2,-32(fp)
   12944:	10800358 	cmpnei	r2,r2,13
   12948:	1000031e 	bne	r2,zero,12958 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   1294c:	e0bffc17 	ldw	r2,-16(fp)
   12950:	10000845 	stb	zero,33(r2)
   12954:	00004e06 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   12958:	e0bff807 	ldb	r2,-32(fp)
   1295c:	10800298 	cmpnei	r2,r2,10
   12960:	1000101e 	bne	r2,zero,129a4 <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   12964:	e0bffc17 	ldw	r2,-16(fp)
   12968:	10000845 	stb	zero,33(r2)
      sp->y++;
   1296c:	e0bffc17 	ldw	r2,-16(fp)
   12970:	10800883 	ldbu	r2,34(r2)
   12974:	10800044 	addi	r2,r2,1
   12978:	1007883a 	mov	r3,r2
   1297c:	e0bffc17 	ldw	r2,-16(fp)
   12980:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   12984:	e0bffc17 	ldw	r2,-16(fp)
   12988:	10800883 	ldbu	r2,34(r2)
   1298c:	10803fcc 	andi	r2,r2,255
   12990:	108000f0 	cmpltui	r2,r2,3
   12994:	10003e1e 	bne	r2,zero,12a90 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   12998:	e13ffc17 	ldw	r4,-16(fp)
   1299c:	00124380 	call	12438 <lcd_scroll_up>
   129a0:	00003b06 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   129a4:	e0bff807 	ldb	r2,-32(fp)
   129a8:	10800218 	cmpnei	r2,r2,8
   129ac:	10000c1e 	bne	r2,zero,129e0 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   129b0:	e0bffc17 	ldw	r2,-16(fp)
   129b4:	10800843 	ldbu	r2,33(r2)
   129b8:	10803fcc 	andi	r2,r2,255
   129bc:	1005003a 	cmpeq	r2,r2,zero
   129c0:	1000331e 	bne	r2,zero,12a90 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   129c4:	e0bffc17 	ldw	r2,-16(fp)
   129c8:	10800843 	ldbu	r2,33(r2)
   129cc:	10bfffc4 	addi	r2,r2,-1
   129d0:	1007883a 	mov	r3,r2
   129d4:	e0bffc17 	ldw	r2,-16(fp)
   129d8:	10c00845 	stb	r3,33(r2)
   129dc:	00002c06 	br	12a90 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   129e0:	e0bff807 	ldb	r2,-32(fp)
   129e4:	1007883a 	mov	r3,r2
   129e8:	00820034 	movhi	r2,2048
   129ec:	10893b04 	addi	r2,r2,9452
   129f0:	10800017 	ldw	r2,0(r2)
   129f4:	1885883a 	add	r2,r3,r2
   129f8:	10800003 	ldbu	r2,0(r2)
   129fc:	10803fcc 	andi	r2,r2,255
   12a00:	1080201c 	xori	r2,r2,128
   12a04:	10bfe004 	addi	r2,r2,-128
   12a08:	108025cc 	andi	r2,r2,151
   12a0c:	1005003a 	cmpeq	r2,r2,zero
   12a10:	10001f1e 	bne	r2,zero,12a90 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   12a14:	e0bffc17 	ldw	r2,-16(fp)
   12a18:	10800883 	ldbu	r2,34(r2)
   12a1c:	10803fcc 	andi	r2,r2,255
   12a20:	108000b0 	cmpltui	r2,r2,2
   12a24:	1000021e 	bne	r2,zero,12a30 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   12a28:	e13ffc17 	ldw	r4,-16(fp)
   12a2c:	00124380 	call	12438 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12a30:	e0bffc17 	ldw	r2,-16(fp)
   12a34:	10800843 	ldbu	r2,33(r2)
   12a38:	10803fcc 	andi	r2,r2,255
   12a3c:	10801428 	cmpgeui	r2,r2,80
   12a40:	10000d1e 	bne	r2,zero,12a78 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   12a44:	e0bffc17 	ldw	r2,-16(fp)
   12a48:	10800883 	ldbu	r2,34(r2)
   12a4c:	11003fcc 	andi	r4,r2,255
   12a50:	e0bffc17 	ldw	r2,-16(fp)
   12a54:	10800843 	ldbu	r2,33(r2)
   12a58:	11403fcc 	andi	r5,r2,255
   12a5c:	e0fffc17 	ldw	r3,-16(fp)
   12a60:	20801924 	muli	r2,r4,100
   12a64:	10c5883a 	add	r2,r2,r3
   12a68:	1145883a 	add	r2,r2,r5
   12a6c:	10c01004 	addi	r3,r2,64
   12a70:	e0bff803 	ldbu	r2,-32(fp)
   12a74:	18800005 	stb	r2,0(r3)

      sp->x++;
   12a78:	e0bffc17 	ldw	r2,-16(fp)
   12a7c:	10800843 	ldbu	r2,33(r2)
   12a80:	10800044 	addi	r2,r2,1
   12a84:	1007883a 	mov	r3,r2
   12a88:	e0bffc17 	ldw	r2,-16(fp)
   12a8c:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   12a90:	e0bffd17 	ldw	r2,-12(fp)
   12a94:	10800044 	addi	r2,r2,1
   12a98:	e0bffd15 	stw	r2,-12(fp)
   12a9c:	e0fffd17 	ldw	r3,-12(fp)
   12aa0:	e0bffb17 	ldw	r2,-20(fp)
   12aa4:	18bf5b36 	bltu	r3,r2,12814 <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   12aa8:	00800404 	movi	r2,16
   12aac:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12ab0:	e03ffa15 	stw	zero,-24(fp)
   12ab4:	00003606 	br	12b90 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12ab8:	00801404 	movi	r2,80
   12abc:	e0bff615 	stw	r2,-40(fp)
   12ac0:	00001106 	br	12b08 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   12ac4:	e13ffa17 	ldw	r4,-24(fp)
   12ac8:	e0bff617 	ldw	r2,-40(fp)
   12acc:	117fffc4 	addi	r5,r2,-1
   12ad0:	e0fffc17 	ldw	r3,-16(fp)
   12ad4:	20801924 	muli	r2,r4,100
   12ad8:	10c5883a 	add	r2,r2,r3
   12adc:	1145883a 	add	r2,r2,r5
   12ae0:	10801004 	addi	r2,r2,64
   12ae4:	10800003 	ldbu	r2,0(r2)
   12ae8:	10803fcc 	andi	r2,r2,255
   12aec:	1080201c 	xori	r2,r2,128
   12af0:	10bfe004 	addi	r2,r2,-128
   12af4:	10800818 	cmpnei	r2,r2,32
   12af8:	1000061e 	bne	r2,zero,12b14 <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12afc:	e0bff617 	ldw	r2,-40(fp)
   12b00:	10bfffc4 	addi	r2,r2,-1
   12b04:	e0bff615 	stw	r2,-40(fp)
   12b08:	e0bff617 	ldw	r2,-40(fp)
   12b0c:	10800048 	cmpgei	r2,r2,1
   12b10:	103fec1e 	bne	r2,zero,12ac4 <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   12b14:	e0bff617 	ldw	r2,-40(fp)
   12b18:	10800448 	cmpgei	r2,r2,17
   12b1c:	1000031e 	bne	r2,zero,12b2c <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12b20:	00800404 	movi	r2,16
   12b24:	e0bff615 	stw	r2,-40(fp)
   12b28:	00000306 	br	12b38 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12b2c:	e0bff617 	ldw	r2,-40(fp)
   12b30:	10800044 	addi	r2,r2,1
   12b34:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12b38:	e13ffa17 	ldw	r4,-24(fp)
   12b3c:	e0bff617 	ldw	r2,-40(fp)
   12b40:	100b883a 	mov	r5,r2
   12b44:	e0fffc17 	ldw	r3,-16(fp)
   12b48:	20801924 	muli	r2,r4,100
   12b4c:	10c5883a 	add	r2,r2,r3
   12b50:	10802404 	addi	r2,r2,144
   12b54:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12b58:	e0fff917 	ldw	r3,-28(fp)
   12b5c:	e0bff617 	ldw	r2,-40(fp)
   12b60:	1880020e 	bge	r3,r2,12b6c <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   12b64:	e0bff617 	ldw	r2,-40(fp)
   12b68:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12b6c:	e0bffa17 	ldw	r2,-24(fp)
   12b70:	e0fffc17 	ldw	r3,-16(fp)
   12b74:	10801924 	muli	r2,r2,100
   12b78:	10c5883a 	add	r2,r2,r3
   12b7c:	10802404 	addi	r2,r2,144
   12b80:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12b84:	e0bffa17 	ldw	r2,-24(fp)
   12b88:	10800044 	addi	r2,r2,1
   12b8c:	e0bffa15 	stw	r2,-24(fp)
   12b90:	e0bffa17 	ldw	r2,-24(fp)
   12b94:	10800090 	cmplti	r2,r2,2
   12b98:	103fc71e 	bne	r2,zero,12ab8 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   12b9c:	e0bff917 	ldw	r2,-28(fp)
   12ba0:	10800448 	cmpgei	r2,r2,17
   12ba4:	1000031e 	bne	r2,zero,12bb4 <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   12ba8:	e0bffc17 	ldw	r2,-16(fp)
   12bac:	10000985 	stb	zero,38(r2)
   12bb0:	00002d06 	br	12c68 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   12bb4:	e0bff917 	ldw	r2,-28(fp)
   12bb8:	1085883a 	add	r2,r2,r2
   12bbc:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   12bc0:	e0bff917 	ldw	r2,-28(fp)
   12bc4:	1007883a 	mov	r3,r2
   12bc8:	e0bffc17 	ldw	r2,-16(fp)
   12bcc:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12bd0:	e03ffa15 	stw	zero,-24(fp)
   12bd4:	00002106 	br	12c5c <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   12bd8:	e0bffa17 	ldw	r2,-24(fp)
   12bdc:	e0fffc17 	ldw	r3,-16(fp)
   12be0:	10801924 	muli	r2,r2,100
   12be4:	10c5883a 	add	r2,r2,r3
   12be8:	10802404 	addi	r2,r2,144
   12bec:	10800043 	ldbu	r2,1(r2)
   12bf0:	10803fcc 	andi	r2,r2,255
   12bf4:	1080201c 	xori	r2,r2,128
   12bf8:	10bfe004 	addi	r2,r2,-128
   12bfc:	10800450 	cmplti	r2,r2,17
   12c00:	1000131e 	bne	r2,zero,12c50 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   12c04:	e17ffa17 	ldw	r5,-24(fp)
   12c08:	e0bffa17 	ldw	r2,-24(fp)
   12c0c:	e0fffc17 	ldw	r3,-16(fp)
   12c10:	10801924 	muli	r2,r2,100
   12c14:	10c5883a 	add	r2,r2,r3
   12c18:	10802404 	addi	r2,r2,144
   12c1c:	10800043 	ldbu	r2,1(r2)
   12c20:	10803fcc 	andi	r2,r2,255
   12c24:	1080201c 	xori	r2,r2,128
   12c28:	10bfe004 	addi	r2,r2,-128
   12c2c:	1006923a 	slli	r3,r2,8
   12c30:	e0bff917 	ldw	r2,-28(fp)
   12c34:	1885283a 	div	r2,r3,r2
   12c38:	1009883a 	mov	r4,r2
   12c3c:	e0fffc17 	ldw	r3,-16(fp)
   12c40:	28801924 	muli	r2,r5,100
   12c44:	10c5883a 	add	r2,r2,r3
   12c48:	10802404 	addi	r2,r2,144
   12c4c:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12c50:	e0bffa17 	ldw	r2,-24(fp)
   12c54:	10800044 	addi	r2,r2,1
   12c58:	e0bffa15 	stw	r2,-24(fp)
   12c5c:	e0bffa17 	ldw	r2,-24(fp)
   12c60:	10800090 	cmplti	r2,r2,2
   12c64:	103fdc1e 	bne	r2,zero,12bd8 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12c68:	e0bffc17 	ldw	r2,-16(fp)
   12c6c:	10800943 	ldbu	r2,37(r2)
   12c70:	10803fcc 	andi	r2,r2,255
   12c74:	1080201c 	xori	r2,r2,128
   12c78:	10bfe004 	addi	r2,r2,-128
   12c7c:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12c80:	e13ffc17 	ldw	r4,-16(fp)
   12c84:	001224c0 	call	1224c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12c88:	e0bffc17 	ldw	r2,-16(fp)
   12c8c:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12c90:	e0bffc17 	ldw	r2,-16(fp)
   12c94:	10800943 	ldbu	r2,37(r2)
   12c98:	10c03fcc 	andi	r3,r2,255
   12c9c:	18c0201c 	xori	r3,r3,128
   12ca0:	18ffe004 	addi	r3,r3,-128
   12ca4:	e0bff517 	ldw	r2,-44(fp)
   12ca8:	18800426 	beq	r3,r2,12cbc <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   12cac:	e0fffc17 	ldw	r3,-16(fp)
   12cb0:	00800044 	movi	r2,1
   12cb4:	188009c5 	stb	r2,39(r3)
  }
   12cb8:	003feb06 	br	12c68 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   12cbc:	e0bffe17 	ldw	r2,-8(fp)
}
   12cc0:	e037883a 	mov	sp,fp
   12cc4:	dfc00117 	ldw	ra,4(sp)
   12cc8:	df000017 	ldw	fp,0(sp)
   12ccc:	dec00204 	addi	sp,sp,8
   12cd0:	f800283a 	ret

00012cd4 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   12cd4:	defffc04 	addi	sp,sp,-16
   12cd8:	dfc00315 	stw	ra,12(sp)
   12cdc:	df000215 	stw	fp,8(sp)
   12ce0:	df000204 	addi	fp,sp,8
   12ce4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   12ce8:	e0bfff17 	ldw	r2,-4(fp)
   12cec:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   12cf0:	e0bffe17 	ldw	r2,-8(fp)
   12cf4:	10800943 	ldbu	r2,37(r2)
   12cf8:	10803fcc 	andi	r2,r2,255
   12cfc:	1080201c 	xori	r2,r2,128
   12d00:	10bfe004 	addi	r2,r2,-128
   12d04:	10c00044 	addi	r3,r2,1
   12d08:	e0bffe17 	ldw	r2,-8(fp)
   12d0c:	10800983 	ldbu	r2,38(r2)
   12d10:	10803fcc 	andi	r2,r2,255
   12d14:	1080201c 	xori	r2,r2,128
   12d18:	10bfe004 	addi	r2,r2,-128
   12d1c:	18800316 	blt	r3,r2,12d2c <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12d20:	e0bffe17 	ldw	r2,-8(fp)
   12d24:	10000945 	stb	zero,37(r2)
   12d28:	00000606 	br	12d44 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12d2c:	e0bffe17 	ldw	r2,-8(fp)
   12d30:	10800943 	ldbu	r2,37(r2)
   12d34:	10800044 	addi	r2,r2,1
   12d38:	1007883a 	mov	r3,r2
   12d3c:	e0bffe17 	ldw	r2,-8(fp)
   12d40:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   12d44:	e0bffe17 	ldw	r2,-8(fp)
   12d48:	10800983 	ldbu	r2,38(r2)
   12d4c:	10803fcc 	andi	r2,r2,255
   12d50:	1080201c 	xori	r2,r2,128
   12d54:	10bfe004 	addi	r2,r2,-128
   12d58:	10800050 	cmplti	r2,r2,1
   12d5c:	1000091e 	bne	r2,zero,12d84 <alt_lcd_16207_timeout+0xb0>
   12d60:	e0bffe17 	ldw	r2,-8(fp)
   12d64:	108009c3 	ldbu	r2,39(r2)
   12d68:	10803fcc 	andi	r2,r2,255
   12d6c:	1080201c 	xori	r2,r2,128
   12d70:	10bfe004 	addi	r2,r2,-128
   12d74:	1004c03a 	cmpne	r2,r2,zero
   12d78:	1000021e 	bne	r2,zero,12d84 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12d7c:	e13ffe17 	ldw	r4,-8(fp)
   12d80:	001224c0 	call	1224c <lcd_repaint_screen>

  return sp->period;
   12d84:	e0bffe17 	ldw	r2,-8(fp)
   12d88:	10800717 	ldw	r2,28(r2)
}
   12d8c:	e037883a 	mov	sp,fp
   12d90:	dfc00117 	ldw	ra,4(sp)
   12d94:	df000017 	ldw	fp,0(sp)
   12d98:	dec00204 	addi	sp,sp,8
   12d9c:	f800283a 	ret

00012da0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   12da0:	defffc04 	addi	sp,sp,-16
   12da4:	dfc00315 	stw	ra,12(sp)
   12da8:	df000215 	stw	fp,8(sp)
   12dac:	df000204 	addi	fp,sp,8
   12db0:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   12db4:	e0bfff17 	ldw	r2,-4(fp)
   12db8:	10800017 	ldw	r2,0(r2)
   12dbc:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   12dc0:	e0bfff17 	ldw	r2,-4(fp)
   12dc4:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   12dc8:	010ea604 	movi	r4,15000
   12dcc:	000f24c0 	call	f24c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12dd0:	e0bffe17 	ldw	r2,-8(fp)
   12dd4:	1007883a 	mov	r3,r2
   12dd8:	00800c04 	movi	r2,48
   12ddc:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   12de0:	01040104 	movi	r4,4100
   12de4:	000f24c0 	call	f24c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12de8:	e0bffe17 	ldw	r2,-8(fp)
   12dec:	1007883a 	mov	r3,r2
   12df0:	00800c04 	movi	r2,48
   12df4:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12df8:	0100fa04 	movi	r4,1000
   12dfc:	000f24c0 	call	f24c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12e00:	e0bffe17 	ldw	r2,-8(fp)
   12e04:	1007883a 	mov	r3,r2
   12e08:	00800c04 	movi	r2,48
   12e0c:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12e10:	e13fff17 	ldw	r4,-4(fp)
   12e14:	01400e04 	movi	r5,56
   12e18:	0011ffc0 	call	11ffc <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12e1c:	e13fff17 	ldw	r4,-4(fp)
   12e20:	01400204 	movi	r5,8
   12e24:	0011ffc0 	call	11ffc <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12e28:	e13fff17 	ldw	r4,-4(fp)
   12e2c:	00121880 	call	12188 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12e30:	e13fff17 	ldw	r4,-4(fp)
   12e34:	01400184 	movi	r5,6
   12e38:	0011ffc0 	call	11ffc <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12e3c:	e13fff17 	ldw	r4,-4(fp)
   12e40:	01400304 	movi	r5,12
   12e44:	0011ffc0 	call	11ffc <lcd_write_command>

  sp->esccount = -1;
   12e48:	e0ffff17 	ldw	r3,-4(fp)
   12e4c:	00bfffc4 	movi	r2,-1
   12e50:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   12e54:	e0bfff17 	ldw	r2,-4(fp)
   12e58:	11000a04 	addi	r4,r2,40
   12e5c:	000b883a 	mov	r5,zero
   12e60:	01800204 	movi	r6,8
   12e64:	00053340 	call	5334 <memset>

  sp->scrollpos = 0;
   12e68:	e0bfff17 	ldw	r2,-4(fp)
   12e6c:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12e70:	e0bfff17 	ldw	r2,-4(fp)
   12e74:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12e78:	e0bfff17 	ldw	r2,-4(fp)
   12e7c:	100009c5 	stb	zero,39(r2)
   12e80:	00820034 	movhi	r2,2048
   12e84:	10896204 	addi	r2,r2,9608
   12e88:	10800017 	ldw	r2,0(r2)
   12e8c:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12e90:	00800284 	movi	r2,10
   12e94:	1885203a 	divu	r2,r3,r2
   12e98:	1007883a 	mov	r3,r2
   12e9c:	e0bfff17 	ldw	r2,-4(fp)
   12ea0:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   12ea4:	e0bfff17 	ldw	r2,-4(fp)
   12ea8:	11000104 	addi	r4,r2,4
   12eac:	e0bfff17 	ldw	r2,-4(fp)
   12eb0:	10800717 	ldw	r2,28(r2)
   12eb4:	100b883a 	mov	r5,r2
   12eb8:	01800074 	movhi	r6,1
   12ebc:	318b3504 	addi	r6,r6,11476
   12ec0:	e1ffff17 	ldw	r7,-4(fp)
   12ec4:	00143e00 	call	143e0 <alt_alarm_start>
}
   12ec8:	e037883a 	mov	sp,fp
   12ecc:	dfc00117 	ldw	ra,4(sp)
   12ed0:	df000017 	ldw	fp,0(sp)
   12ed4:	dec00204 	addi	sp,sp,8
   12ed8:	f800283a 	ret

00012edc <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12edc:	defffa04 	addi	sp,sp,-24
   12ee0:	dfc00515 	stw	ra,20(sp)
   12ee4:	df000415 	stw	fp,16(sp)
   12ee8:	df000404 	addi	fp,sp,16
   12eec:	e13ffd15 	stw	r4,-12(fp)
   12ef0:	e17ffe15 	stw	r5,-8(fp)
   12ef4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   12ef8:	e0bffd17 	ldw	r2,-12(fp)
   12efc:	10800017 	ldw	r2,0(r2)
   12f00:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   12f04:	e0bffc17 	ldw	r2,-16(fp)
   12f08:	11000a04 	addi	r4,r2,40
   12f0c:	e0bffd17 	ldw	r2,-12(fp)
   12f10:	11c00217 	ldw	r7,8(r2)
   12f14:	e17ffe17 	ldw	r5,-8(fp)
   12f18:	e1bfff17 	ldw	r6,-4(fp)
   12f1c:	00127d00 	call	127d0 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   12f20:	e037883a 	mov	sp,fp
   12f24:	dfc00117 	ldw	ra,4(sp)
   12f28:	df000017 	ldw	fp,0(sp)
   12f2c:	dec00204 	addi	sp,sp,8
   12f30:	f800283a 	ret

00012f34 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   12f34:	defff904 	addi	sp,sp,-28
   12f38:	dfc00615 	stw	ra,24(sp)
   12f3c:	df000515 	stw	fp,20(sp)
   12f40:	df000504 	addi	fp,sp,20
   12f44:	e13ffe15 	stw	r4,-8(fp)
   12f48:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   12f4c:	e0bffe17 	ldw	r2,-8(fp)
   12f50:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   12f54:	e0bffe17 	ldw	r2,-8(fp)
   12f58:	10800104 	addi	r2,r2,4
   12f5c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12f60:	0005303a 	rdctl	r2,status
   12f64:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12f68:	e0fffc17 	ldw	r3,-16(fp)
   12f6c:	00bfff84 	movi	r2,-2
   12f70:	1884703a 	and	r2,r3,r2
   12f74:	1001703a 	wrctl	status,r2
  
  return context;
   12f78:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   12f7c:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
   12f80:	0014eb00 	call	14eb0 <alt_tick>
   12f84:	e0bffd17 	ldw	r2,-12(fp)
   12f88:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12f8c:	e0bffb17 	ldw	r2,-20(fp)
   12f90:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   12f94:	e037883a 	mov	sp,fp
   12f98:	dfc00117 	ldw	ra,4(sp)
   12f9c:	df000017 	ldw	fp,0(sp)
   12fa0:	dec00204 	addi	sp,sp,8
   12fa4:	f800283a 	ret

00012fa8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   12fa8:	defff904 	addi	sp,sp,-28
   12fac:	dfc00615 	stw	ra,24(sp)
   12fb0:	df000515 	stw	fp,20(sp)
   12fb4:	df000504 	addi	fp,sp,20
   12fb8:	e13ffc15 	stw	r4,-16(fp)
   12fbc:	e17ffd15 	stw	r5,-12(fp)
   12fc0:	e1bffe15 	stw	r6,-8(fp)
   12fc4:	e1ffff15 	stw	r7,-4(fp)
   12fc8:	e0bfff17 	ldw	r2,-4(fp)
   12fcc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   12fd0:	00820034 	movhi	r2,2048
   12fd4:	10896204 	addi	r2,r2,9608
   12fd8:	10800017 	ldw	r2,0(r2)
   12fdc:	1004c03a 	cmpne	r2,r2,zero
   12fe0:	1000041e 	bne	r2,zero,12ff4 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   12fe4:	00c20034 	movhi	r3,2048
   12fe8:	18c96204 	addi	r3,r3,9608
   12fec:	e0bffb17 	ldw	r2,-20(fp)
   12ff0:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   12ff4:	e0bffc17 	ldw	r2,-16(fp)
   12ff8:	10800104 	addi	r2,r2,4
   12ffc:	1007883a 	mov	r3,r2
   13000:	008001c4 	movi	r2,7
   13004:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   13008:	e13ffe17 	ldw	r4,-8(fp)
   1300c:	e17ffc17 	ldw	r5,-16(fp)
   13010:	01800074 	movhi	r6,1
   13014:	318bcd04 	addi	r6,r6,12084
   13018:	00019140 	call	1914 <alt_irq_register>
#endif  
}
   1301c:	e037883a 	mov	sp,fp
   13020:	dfc00117 	ldw	ra,4(sp)
   13024:	df000017 	ldw	fp,0(sp)
   13028:	dec00204 	addi	sp,sp,8
   1302c:	f800283a 	ret

00013030 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   13030:	defffa04 	addi	sp,sp,-24
   13034:	dfc00515 	stw	ra,20(sp)
   13038:	df000415 	stw	fp,16(sp)
   1303c:	df000404 	addi	fp,sp,16
   13040:	e13ffd15 	stw	r4,-12(fp)
   13044:	e17ffe15 	stw	r5,-8(fp)
   13048:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1304c:	e0bffd17 	ldw	r2,-12(fp)
   13050:	10800017 	ldw	r2,0(r2)
   13054:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   13058:	e0bffc17 	ldw	r2,-16(fp)
   1305c:	11000a04 	addi	r4,r2,40
   13060:	e0bffd17 	ldw	r2,-12(fp)
   13064:	11c00217 	ldw	r7,8(r2)
   13068:	e17ffe17 	ldw	r5,-8(fp)
   1306c:	e1bfff17 	ldw	r6,-4(fp)
   13070:	00135240 	call	13524 <altera_avalon_uart_read>
      fd->fd_flags);
}
   13074:	e037883a 	mov	sp,fp
   13078:	dfc00117 	ldw	ra,4(sp)
   1307c:	df000017 	ldw	fp,0(sp)
   13080:	dec00204 	addi	sp,sp,8
   13084:	f800283a 	ret

00013088 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   13088:	defffa04 	addi	sp,sp,-24
   1308c:	dfc00515 	stw	ra,20(sp)
   13090:	df000415 	stw	fp,16(sp)
   13094:	df000404 	addi	fp,sp,16
   13098:	e13ffd15 	stw	r4,-12(fp)
   1309c:	e17ffe15 	stw	r5,-8(fp)
   130a0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   130a4:	e0bffd17 	ldw	r2,-12(fp)
   130a8:	10800017 	ldw	r2,0(r2)
   130ac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   130b0:	e0bffc17 	ldw	r2,-16(fp)
   130b4:	11000a04 	addi	r4,r2,40
   130b8:	e0bffd17 	ldw	r2,-12(fp)
   130bc:	11c00217 	ldw	r7,8(r2)
   130c0:	e17ffe17 	ldw	r5,-8(fp)
   130c4:	e1bfff17 	ldw	r6,-4(fp)
   130c8:	00137b40 	call	137b4 <altera_avalon_uart_write>
      fd->fd_flags);
}
   130cc:	e037883a 	mov	sp,fp
   130d0:	dfc00117 	ldw	ra,4(sp)
   130d4:	df000017 	ldw	fp,0(sp)
   130d8:	dec00204 	addi	sp,sp,8
   130dc:	f800283a 	ret

000130e0 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   130e0:	defffc04 	addi	sp,sp,-16
   130e4:	dfc00315 	stw	ra,12(sp)
   130e8:	df000215 	stw	fp,8(sp)
   130ec:	df000204 	addi	fp,sp,8
   130f0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   130f4:	e0bfff17 	ldw	r2,-4(fp)
   130f8:	10800017 	ldw	r2,0(r2)
   130fc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   13100:	e0bffe17 	ldw	r2,-8(fp)
   13104:	11000a04 	addi	r4,r2,40
   13108:	e0bfff17 	ldw	r2,-4(fp)
   1310c:	11400217 	ldw	r5,8(r2)
   13110:	00134c40 	call	134c4 <altera_avalon_uart_close>
}
   13114:	e037883a 	mov	sp,fp
   13118:	dfc00117 	ldw	ra,4(sp)
   1311c:	df000017 	ldw	fp,0(sp)
   13120:	dec00204 	addi	sp,sp,8
   13124:	f800283a 	ret

00013128 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   13128:	defff804 	addi	sp,sp,-32
   1312c:	dfc00715 	stw	ra,28(sp)
   13130:	df000615 	stw	fp,24(sp)
   13134:	df000604 	addi	fp,sp,24
   13138:	e13ffc15 	stw	r4,-16(fp)
   1313c:	e17ffd15 	stw	r5,-12(fp)
   13140:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   13144:	e0bffc17 	ldw	r2,-16(fp)
   13148:	10800017 	ldw	r2,0(r2)
   1314c:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   13150:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   13154:	1004c03a 	cmpne	r2,r2,zero
   13158:	1000061e 	bne	r2,zero,13174 <altera_avalon_uart_init+0x4c>
   1315c:	0005883a 	mov	r2,zero
   13160:	1004c03a 	cmpne	r2,r2,zero
   13164:	1000031e 	bne	r2,zero,13174 <altera_avalon_uart_init+0x4c>
   13168:	0005883a 	mov	r2,zero
   1316c:	1005003a 	cmpeq	r2,r2,zero
   13170:	1000031e 	bne	r2,zero,13180 <altera_avalon_uart_init+0x58>
   13174:	00800044 	movi	r2,1
   13178:	e0bfff15 	stw	r2,-4(fp)
   1317c:	00000106 	br	13184 <altera_avalon_uart_init+0x5c>
   13180:	e03fff15 	stw	zero,-4(fp)
   13184:	e0bfff17 	ldw	r2,-4(fp)
   13188:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   1318c:	e0bffa17 	ldw	r2,-24(fp)
   13190:	1004c03a 	cmpne	r2,r2,zero
   13194:	10000f1e 	bne	r2,zero,131d4 <altera_avalon_uart_init+0xac>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   13198:	e0fffc17 	ldw	r3,-16(fp)
   1319c:	00832004 	movi	r2,3200
   131a0:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   131a4:	e0bffb17 	ldw	r2,-20(fp)
   131a8:	11000304 	addi	r4,r2,12
   131ac:	e0bffc17 	ldw	r2,-16(fp)
   131b0:	10800117 	ldw	r2,4(r2)
   131b4:	1007883a 	mov	r3,r2
   131b8:	2005883a 	mov	r2,r4
   131bc:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   131c0:	e13ffe17 	ldw	r4,-8(fp)
   131c4:	e17ffc17 	ldw	r5,-16(fp)
   131c8:	01800074 	movhi	r6,1
   131cc:	318c7a04 	addi	r6,r6,12776
   131d0:	00019140 	call	1914 <alt_irq_register>
#endif  
  }
}
   131d4:	e037883a 	mov	sp,fp
   131d8:	dfc00117 	ldw	ra,4(sp)
   131dc:	df000017 	ldw	fp,0(sp)
   131e0:	dec00204 	addi	sp,sp,8
   131e4:	f800283a 	ret

000131e8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   131e8:	defff904 	addi	sp,sp,-28
   131ec:	dfc00615 	stw	ra,24(sp)
   131f0:	df000515 	stw	fp,20(sp)
   131f4:	df000504 	addi	fp,sp,20
   131f8:	e13ffe15 	stw	r4,-8(fp)
   131fc:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   13200:	e0bffe17 	ldw	r2,-8(fp)
   13204:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   13208:	e0bffc17 	ldw	r2,-16(fp)
   1320c:	10800017 	ldw	r2,0(r2)
   13210:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   13214:	e0bffb17 	ldw	r2,-20(fp)
   13218:	10800204 	addi	r2,r2,8
   1321c:	10800037 	ldwio	r2,0(r2)
   13220:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   13224:	e0bffb17 	ldw	r2,-20(fp)
   13228:	10800204 	addi	r2,r2,8
   1322c:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   13230:	e0bffb17 	ldw	r2,-20(fp)
   13234:	10800204 	addi	r2,r2,8
   13238:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1323c:	e0bffd17 	ldw	r2,-12(fp)
   13240:	1080200c 	andi	r2,r2,128
   13244:	1005003a 	cmpeq	r2,r2,zero
   13248:	1000031e 	bne	r2,zero,13258 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   1324c:	e13ffc17 	ldw	r4,-16(fp)
   13250:	e17ffd17 	ldw	r5,-12(fp)
   13254:	00132880 	call	13288 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   13258:	e0bffd17 	ldw	r2,-12(fp)
   1325c:	1081100c 	andi	r2,r2,1088
   13260:	1005003a 	cmpeq	r2,r2,zero
   13264:	1000031e 	bne	r2,zero,13274 <altera_avalon_uart_irq+0x8c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   13268:	e13ffc17 	ldw	r4,-16(fp)
   1326c:	e17ffd17 	ldw	r5,-12(fp)
   13270:	00133680 	call	13368 <altera_avalon_uart_txirq>
  }
  

}
   13274:	e037883a 	mov	sp,fp
   13278:	dfc00117 	ldw	ra,4(sp)
   1327c:	df000017 	ldw	fp,0(sp)
   13280:	dec00204 	addi	sp,sp,8
   13284:	f800283a 	ret

00013288 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13288:	defffc04 	addi	sp,sp,-16
   1328c:	df000315 	stw	fp,12(sp)
   13290:	df000304 	addi	fp,sp,12
   13294:	e13ffe15 	stw	r4,-8(fp)
   13298:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   1329c:	e0bfff17 	ldw	r2,-4(fp)
   132a0:	108000cc 	andi	r2,r2,3
   132a4:	1004c03a 	cmpne	r2,r2,zero
   132a8:	10002b1e 	bne	r2,zero,13358 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   132ac:	e0bffe17 	ldw	r2,-8(fp)
   132b0:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   132b4:	e0bffe17 	ldw	r2,-8(fp)
   132b8:	10800317 	ldw	r2,12(r2)
   132bc:	10800044 	addi	r2,r2,1
   132c0:	10800fcc 	andi	r2,r2,63
   132c4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   132c8:	e0bffe17 	ldw	r2,-8(fp)
   132cc:	11000317 	ldw	r4,12(r2)
   132d0:	e0bffe17 	ldw	r2,-8(fp)
   132d4:	10800017 	ldw	r2,0(r2)
   132d8:	10800037 	ldwio	r2,0(r2)
   132dc:	1007883a 	mov	r3,r2
   132e0:	e0bffe17 	ldw	r2,-8(fp)
   132e4:	2085883a 	add	r2,r4,r2
   132e8:	10800704 	addi	r2,r2,28
   132ec:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   132f0:	e0fffe17 	ldw	r3,-8(fp)
   132f4:	e0bffd17 	ldw	r2,-12(fp)
   132f8:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   132fc:	e0bffe17 	ldw	r2,-8(fp)
   13300:	10800317 	ldw	r2,12(r2)
   13304:	10800044 	addi	r2,r2,1
   13308:	10800fcc 	andi	r2,r2,63
   1330c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13310:	e0bffe17 	ldw	r2,-8(fp)
   13314:	10c00217 	ldw	r3,8(r2)
   13318:	e0bffd17 	ldw	r2,-12(fp)
   1331c:	18800e1e 	bne	r3,r2,13358 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13320:	e0bffe17 	ldw	r2,-8(fp)
   13324:	10c00117 	ldw	r3,4(r2)
   13328:	00bfdfc4 	movi	r2,-129
   1332c:	1886703a 	and	r3,r3,r2
   13330:	e0bffe17 	ldw	r2,-8(fp)
   13334:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   13338:	e0bffe17 	ldw	r2,-8(fp)
   1333c:	10800017 	ldw	r2,0(r2)
   13340:	11000304 	addi	r4,r2,12
   13344:	e0bffe17 	ldw	r2,-8(fp)
   13348:	10800117 	ldw	r2,4(r2)
   1334c:	1007883a 	mov	r3,r2
   13350:	2005883a 	mov	r2,r4
   13354:	10c00035 	stwio	r3,0(r2)
  }   
}
   13358:	e037883a 	mov	sp,fp
   1335c:	df000017 	ldw	fp,0(sp)
   13360:	dec00104 	addi	sp,sp,4
   13364:	f800283a 	ret

00013368 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13368:	defffd04 	addi	sp,sp,-12
   1336c:	df000215 	stw	fp,8(sp)
   13370:	df000204 	addi	fp,sp,8
   13374:	e13ffe15 	stw	r4,-8(fp)
   13378:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   1337c:	e0bffe17 	ldw	r2,-8(fp)
   13380:	10c00417 	ldw	r3,16(r2)
   13384:	e0bffe17 	ldw	r2,-8(fp)
   13388:	10800517 	ldw	r2,20(r2)
   1338c:	18803626 	beq	r3,r2,13468 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13390:	e0bffe17 	ldw	r2,-8(fp)
   13394:	10800617 	ldw	r2,24(r2)
   13398:	1080008c 	andi	r2,r2,2
   1339c:	1005003a 	cmpeq	r2,r2,zero
   133a0:	1000041e 	bne	r2,zero,133b4 <altera_avalon_uart_txirq+0x4c>
   133a4:	e0bfff17 	ldw	r2,-4(fp)
   133a8:	1082000c 	andi	r2,r2,2048
   133ac:	1005003a 	cmpeq	r2,r2,zero
   133b0:	10001e1e 	bne	r2,zero,1342c <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   133b4:	e0bffe17 	ldw	r2,-8(fp)
   133b8:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   133bc:	e0bffe17 	ldw	r2,-8(fp)
   133c0:	10800017 	ldw	r2,0(r2)
   133c4:	11000104 	addi	r4,r2,4
   133c8:	e0bffe17 	ldw	r2,-8(fp)
   133cc:	10c00417 	ldw	r3,16(r2)
   133d0:	e0bffe17 	ldw	r2,-8(fp)
   133d4:	1885883a 	add	r2,r3,r2
   133d8:	10801704 	addi	r2,r2,92
   133dc:	10800003 	ldbu	r2,0(r2)
   133e0:	10c03fcc 	andi	r3,r2,255
   133e4:	2005883a 	mov	r2,r4
   133e8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   133ec:	e0bffe17 	ldw	r2,-8(fp)
   133f0:	10800417 	ldw	r2,16(r2)
   133f4:	10c00044 	addi	r3,r2,1
   133f8:	e0bffe17 	ldw	r2,-8(fp)
   133fc:	10c00415 	stw	r3,16(r2)
   13400:	e0bffe17 	ldw	r2,-8(fp)
   13404:	10800417 	ldw	r2,16(r2)
   13408:	10c00fcc 	andi	r3,r2,63
   1340c:	e0bffe17 	ldw	r2,-8(fp)
   13410:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13414:	e0bffe17 	ldw	r2,-8(fp)
   13418:	10800117 	ldw	r2,4(r2)
   1341c:	10c01014 	ori	r3,r2,64
   13420:	e0bffe17 	ldw	r2,-8(fp)
   13424:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13428:	00000f06 	br	13468 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   1342c:	e0bffe17 	ldw	r2,-8(fp)
   13430:	10800017 	ldw	r2,0(r2)
   13434:	10800204 	addi	r2,r2,8
   13438:	10800037 	ldwio	r2,0(r2)
   1343c:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   13440:	e0bfff17 	ldw	r2,-4(fp)
   13444:	1082000c 	andi	r2,r2,2048
   13448:	1004c03a 	cmpne	r2,r2,zero
   1344c:	1000061e 	bne	r2,zero,13468 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13450:	e0bffe17 	ldw	r2,-8(fp)
   13454:	10c00117 	ldw	r3,4(r2)
   13458:	00bfefc4 	movi	r2,-65
   1345c:	1886703a 	and	r3,r3,r2
   13460:	e0bffe17 	ldw	r2,-8(fp)
   13464:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   13468:	e0bffe17 	ldw	r2,-8(fp)
   1346c:	10c00417 	ldw	r3,16(r2)
   13470:	e0bffe17 	ldw	r2,-8(fp)
   13474:	10800517 	ldw	r2,20(r2)
   13478:	1880061e 	bne	r3,r2,13494 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1347c:	e0bffe17 	ldw	r2,-8(fp)
   13480:	10c00117 	ldw	r3,4(r2)
   13484:	00beefc4 	movi	r2,-1089
   13488:	1886703a 	and	r3,r3,r2
   1348c:	e0bffe17 	ldw	r2,-8(fp)
   13490:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13494:	e0bffe17 	ldw	r2,-8(fp)
   13498:	10800017 	ldw	r2,0(r2)
   1349c:	11000304 	addi	r4,r2,12
   134a0:	e0bffe17 	ldw	r2,-8(fp)
   134a4:	10800117 	ldw	r2,4(r2)
   134a8:	1007883a 	mov	r3,r2
   134ac:	2005883a 	mov	r2,r4
   134b0:	10c00035 	stwio	r3,0(r2)
}
   134b4:	e037883a 	mov	sp,fp
   134b8:	df000017 	ldw	fp,0(sp)
   134bc:	dec00104 	addi	sp,sp,4
   134c0:	f800283a 	ret

000134c4 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   134c4:	defffc04 	addi	sp,sp,-16
   134c8:	df000315 	stw	fp,12(sp)
   134cc:	df000304 	addi	fp,sp,12
   134d0:	e13ffd15 	stw	r4,-12(fp)
   134d4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   134d8:	00000706 	br	134f8 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   134dc:	e0bffe17 	ldw	r2,-8(fp)
   134e0:	1090000c 	andi	r2,r2,16384
   134e4:	1005003a 	cmpeq	r2,r2,zero
   134e8:	1000031e 	bne	r2,zero,134f8 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   134ec:	00bffd44 	movi	r2,-11
   134f0:	e0bfff15 	stw	r2,-4(fp)
   134f4:	00000606 	br	13510 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   134f8:	e0bffd17 	ldw	r2,-12(fp)
   134fc:	10c00417 	ldw	r3,16(r2)
   13500:	e0bffd17 	ldw	r2,-12(fp)
   13504:	10800517 	ldw	r2,20(r2)
   13508:	18bff41e 	bne	r3,r2,134dc <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   1350c:	e03fff15 	stw	zero,-4(fp)
   13510:	e0bfff17 	ldw	r2,-4(fp)
}
   13514:	e037883a 	mov	sp,fp
   13518:	df000017 	ldw	fp,0(sp)
   1351c:	dec00104 	addi	sp,sp,4
   13520:	f800283a 	ret

00013524 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   13524:	defff004 	addi	sp,sp,-64
   13528:	dfc00f15 	stw	ra,60(sp)
   1352c:	df000e15 	stw	fp,56(sp)
   13530:	df000e04 	addi	fp,sp,56
   13534:	e13ffb15 	stw	r4,-20(fp)
   13538:	e17ffc15 	stw	r5,-16(fp)
   1353c:	e1bffd15 	stw	r6,-12(fp)
   13540:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   13544:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   13548:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   1354c:	e0bffe17 	ldw	r2,-8(fp)
   13550:	1090000c 	andi	r2,r2,16384
   13554:	1005003a 	cmpeq	r2,r2,zero
   13558:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   1355c:	e0bffb17 	ldw	r2,-20(fp)
   13560:	10800217 	ldw	r2,8(r2)
   13564:	10800044 	addi	r2,r2,1
   13568:	10800fcc 	andi	r2,r2,63
   1356c:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13570:	00001906 	br	135d8 <altera_avalon_uart_read+0xb4>
    {
      count++;
   13574:	e0bff617 	ldw	r2,-40(fp)
   13578:	10800044 	addi	r2,r2,1
   1357c:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13580:	e0bffb17 	ldw	r2,-20(fp)
   13584:	10c00217 	ldw	r3,8(r2)
   13588:	e0bffb17 	ldw	r2,-20(fp)
   1358c:	1885883a 	add	r2,r3,r2
   13590:	10800704 	addi	r2,r2,28
   13594:	10800003 	ldbu	r2,0(r2)
   13598:	1007883a 	mov	r3,r2
   1359c:	e0bffc17 	ldw	r2,-16(fp)
   135a0:	10c00005 	stb	r3,0(r2)
   135a4:	e0bffc17 	ldw	r2,-16(fp)
   135a8:	10800044 	addi	r2,r2,1
   135ac:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   135b0:	e0bffb17 	ldw	r2,-20(fp)
   135b4:	10800217 	ldw	r2,8(r2)
   135b8:	10c00044 	addi	r3,r2,1
   135bc:	e0bffb17 	ldw	r2,-20(fp)
   135c0:	10c00215 	stw	r3,8(r2)
   135c4:	e0bffb17 	ldw	r2,-20(fp)
   135c8:	10800217 	ldw	r2,8(r2)
   135cc:	10c00fcc 	andi	r3,r2,63
   135d0:	e0bffb17 	ldw	r2,-20(fp)
   135d4:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   135d8:	e0fff617 	ldw	r3,-40(fp)
   135dc:	e0bffd17 	ldw	r2,-12(fp)
   135e0:	1880050e 	bge	r3,r2,135f8 <altera_avalon_uart_read+0xd4>
   135e4:	e0bffb17 	ldw	r2,-20(fp)
   135e8:	10c00217 	ldw	r3,8(r2)
   135ec:	e0bffb17 	ldw	r2,-20(fp)
   135f0:	10800317 	ldw	r2,12(r2)
   135f4:	18bfdf1e 	bne	r3,r2,13574 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   135f8:	e0bff617 	ldw	r2,-40(fp)
   135fc:	1004c03a 	cmpne	r2,r2,zero
   13600:	1000271e 	bne	r2,zero,136a0 <altera_avalon_uart_read+0x17c>
   13604:	e0bffb17 	ldw	r2,-20(fp)
   13608:	10c00217 	ldw	r3,8(r2)
   1360c:	e0bffb17 	ldw	r2,-20(fp)
   13610:	10800317 	ldw	r2,12(r2)
   13614:	1880221e 	bne	r3,r2,136a0 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   13618:	e0bff917 	ldw	r2,-28(fp)
   1361c:	1004c03a 	cmpne	r2,r2,zero
   13620:	1000061e 	bne	r2,zero,1363c <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   13624:	00137540 	call	13754 <alt_get_errno>
   13628:	00c002c4 	movi	r3,11
   1362c:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   13630:	00800044 	movi	r2,1
   13634:	e0bff705 	stb	r2,-36(fp)
        break;
   13638:	00001f06 	br	136b8 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1363c:	0005303a 	rdctl	r2,status
   13640:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13644:	e0fff517 	ldw	r3,-44(fp)
   13648:	00bfff84 	movi	r2,-2
   1364c:	1884703a 	and	r2,r3,r2
   13650:	1001703a 	wrctl	status,r2
  
  return context;
   13654:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   13658:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1365c:	e0bffb17 	ldw	r2,-20(fp)
   13660:	10800117 	ldw	r2,4(r2)
   13664:	10c02014 	ori	r3,r2,128
   13668:	e0bffb17 	ldw	r2,-20(fp)
   1366c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13670:	e0bffb17 	ldw	r2,-20(fp)
   13674:	10800017 	ldw	r2,0(r2)
   13678:	11000304 	addi	r4,r2,12
   1367c:	e0bffb17 	ldw	r2,-20(fp)
   13680:	10800117 	ldw	r2,4(r2)
   13684:	1007883a 	mov	r3,r2
   13688:	2005883a 	mov	r2,r4
   1368c:	10c00035 	stwio	r3,0(r2)
   13690:	e0bffa17 	ldw	r2,-24(fp)
   13694:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13698:	e0bff417 	ldw	r2,-48(fp)
   1369c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   136a0:	e0bff617 	ldw	r2,-40(fp)
   136a4:	1004c03a 	cmpne	r2,r2,zero
   136a8:	1000031e 	bne	r2,zero,136b8 <altera_avalon_uart_read+0x194>
   136ac:	e0bffd17 	ldw	r2,-12(fp)
   136b0:	1004c03a 	cmpne	r2,r2,zero
   136b4:	103fc81e 	bne	r2,zero,135d8 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   136b8:	0005303a 	rdctl	r2,status
   136bc:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   136c0:	e0fff317 	ldw	r3,-52(fp)
   136c4:	00bfff84 	movi	r2,-2
   136c8:	1884703a 	and	r2,r3,r2
   136cc:	1001703a 	wrctl	status,r2
  
  return context;
   136d0:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   136d4:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   136d8:	e0bffb17 	ldw	r2,-20(fp)
   136dc:	10800117 	ldw	r2,4(r2)
   136e0:	10c02014 	ori	r3,r2,128
   136e4:	e0bffb17 	ldw	r2,-20(fp)
   136e8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   136ec:	e0bffb17 	ldw	r2,-20(fp)
   136f0:	10800017 	ldw	r2,0(r2)
   136f4:	11000304 	addi	r4,r2,12
   136f8:	e0bffb17 	ldw	r2,-20(fp)
   136fc:	10800117 	ldw	r2,4(r2)
   13700:	1007883a 	mov	r3,r2
   13704:	2005883a 	mov	r2,r4
   13708:	10c00035 	stwio	r3,0(r2)
   1370c:	e0bffa17 	ldw	r2,-24(fp)
   13710:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13714:	e0bff217 	ldw	r2,-56(fp)
   13718:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   1371c:	e0bff703 	ldbu	r2,-36(fp)
   13720:	1005003a 	cmpeq	r2,r2,zero
   13724:	1000031e 	bne	r2,zero,13734 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   13728:	00bffd04 	movi	r2,-12
   1372c:	e0bfff15 	stw	r2,-4(fp)
   13730:	00000206 	br	1373c <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   13734:	e0bff617 	ldw	r2,-40(fp)
   13738:	e0bfff15 	stw	r2,-4(fp)
   1373c:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   13740:	e037883a 	mov	sp,fp
   13744:	dfc00117 	ldw	ra,4(sp)
   13748:	df000017 	ldw	fp,0(sp)
   1374c:	dec00204 	addi	sp,sp,8
   13750:	f800283a 	ret

00013754 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13754:	defffd04 	addi	sp,sp,-12
   13758:	dfc00215 	stw	ra,8(sp)
   1375c:	df000115 	stw	fp,4(sp)
   13760:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13764:	00820034 	movhi	r2,2048
   13768:	10893304 	addi	r2,r2,9420
   1376c:	10800017 	ldw	r2,0(r2)
   13770:	1005003a 	cmpeq	r2,r2,zero
   13774:	1000061e 	bne	r2,zero,13790 <alt_get_errno+0x3c>
   13778:	00820034 	movhi	r2,2048
   1377c:	10893304 	addi	r2,r2,9420
   13780:	10800017 	ldw	r2,0(r2)
   13784:	103ee83a 	callr	r2
   13788:	e0bfff15 	stw	r2,-4(fp)
   1378c:	00000306 	br	1379c <alt_get_errno+0x48>
   13790:	00820034 	movhi	r2,2048
   13794:	10895d04 	addi	r2,r2,9588
   13798:	e0bfff15 	stw	r2,-4(fp)
   1379c:	e0bfff17 	ldw	r2,-4(fp)
}
   137a0:	e037883a 	mov	sp,fp
   137a4:	dfc00117 	ldw	ra,4(sp)
   137a8:	df000017 	ldw	fp,0(sp)
   137ac:	dec00204 	addi	sp,sp,8
   137b0:	f800283a 	ret

000137b4 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   137b4:	defff204 	addi	sp,sp,-56
   137b8:	dfc00d15 	stw	ra,52(sp)
   137bc:	df000c15 	stw	fp,48(sp)
   137c0:	df000c04 	addi	fp,sp,48
   137c4:	e13ffc15 	stw	r4,-16(fp)
   137c8:	e17ffd15 	stw	r5,-12(fp)
   137cc:	e1bffe15 	stw	r6,-8(fp)
   137d0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   137d4:	e0bffe17 	ldw	r2,-8(fp)
   137d8:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   137dc:	e0bfff17 	ldw	r2,-4(fp)
   137e0:	1090000c 	andi	r2,r2,16384
   137e4:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   137e8:	00004006 	br	138ec <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   137ec:	e0bffc17 	ldw	r2,-16(fp)
   137f0:	10800517 	ldw	r2,20(r2)
   137f4:	10800044 	addi	r2,r2,1
   137f8:	10800fcc 	andi	r2,r2,63
   137fc:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13800:	e0bffc17 	ldw	r2,-16(fp)
   13804:	10c00417 	ldw	r3,16(r2)
   13808:	e0bff917 	ldw	r2,-28(fp)
   1380c:	1880251e 	bne	r3,r2,138a4 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13810:	e0bffa17 	ldw	r2,-24(fp)
   13814:	1005003a 	cmpeq	r2,r2,zero
   13818:	1000051e 	bne	r2,zero,13830 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   1381c:	001397c0 	call	1397c <alt_get_errno>
   13820:	1007883a 	mov	r3,r2
   13824:	008002c4 	movi	r2,11
   13828:	18800015 	stw	r2,0(r3)
        break;
   1382c:	00003206 	br	138f8 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13830:	0005303a 	rdctl	r2,status
   13834:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13838:	e0fff717 	ldw	r3,-36(fp)
   1383c:	00bfff84 	movi	r2,-2
   13840:	1884703a 	and	r2,r3,r2
   13844:	1001703a 	wrctl	status,r2
  
  return context;
   13848:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   1384c:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13850:	e0bffc17 	ldw	r2,-16(fp)
   13854:	10800117 	ldw	r2,4(r2)
   13858:	10c11014 	ori	r3,r2,1088
   1385c:	e0bffc17 	ldw	r2,-16(fp)
   13860:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13864:	e0bffc17 	ldw	r2,-16(fp)
   13868:	10800017 	ldw	r2,0(r2)
   1386c:	11000304 	addi	r4,r2,12
   13870:	e0bffc17 	ldw	r2,-16(fp)
   13874:	10800117 	ldw	r2,4(r2)
   13878:	1007883a 	mov	r3,r2
   1387c:	2005883a 	mov	r2,r4
   13880:	10c00035 	stwio	r3,0(r2)
   13884:	e0bffb17 	ldw	r2,-20(fp)
   13888:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1388c:	e0bff617 	ldw	r2,-40(fp)
   13890:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   13894:	e0bffc17 	ldw	r2,-16(fp)
   13898:	10c00417 	ldw	r3,16(r2)
   1389c:	e0bff917 	ldw	r2,-28(fp)
   138a0:	18bffc26 	beq	r3,r2,13894 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   138a4:	e0bff817 	ldw	r2,-32(fp)
   138a8:	10bfffc4 	addi	r2,r2,-1
   138ac:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   138b0:	e0bffc17 	ldw	r2,-16(fp)
   138b4:	10c00517 	ldw	r3,20(r2)
   138b8:	e0bffd17 	ldw	r2,-12(fp)
   138bc:	10800003 	ldbu	r2,0(r2)
   138c0:	1009883a 	mov	r4,r2
   138c4:	e0bffc17 	ldw	r2,-16(fp)
   138c8:	1885883a 	add	r2,r3,r2
   138cc:	10801704 	addi	r2,r2,92
   138d0:	11000005 	stb	r4,0(r2)
   138d4:	e0bffd17 	ldw	r2,-12(fp)
   138d8:	10800044 	addi	r2,r2,1
   138dc:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   138e0:	e0fffc17 	ldw	r3,-16(fp)
   138e4:	e0bff917 	ldw	r2,-28(fp)
   138e8:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   138ec:	e0bff817 	ldw	r2,-32(fp)
   138f0:	1004c03a 	cmpne	r2,r2,zero
   138f4:	103fbd1e 	bne	r2,zero,137ec <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   138f8:	0005303a 	rdctl	r2,status
   138fc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13900:	e0fff517 	ldw	r3,-44(fp)
   13904:	00bfff84 	movi	r2,-2
   13908:	1884703a 	and	r2,r3,r2
   1390c:	1001703a 	wrctl	status,r2
  
  return context;
   13910:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   13914:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13918:	e0bffc17 	ldw	r2,-16(fp)
   1391c:	10800117 	ldw	r2,4(r2)
   13920:	10c11014 	ori	r3,r2,1088
   13924:	e0bffc17 	ldw	r2,-16(fp)
   13928:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1392c:	e0bffc17 	ldw	r2,-16(fp)
   13930:	10800017 	ldw	r2,0(r2)
   13934:	11000304 	addi	r4,r2,12
   13938:	e0bffc17 	ldw	r2,-16(fp)
   1393c:	10800117 	ldw	r2,4(r2)
   13940:	1007883a 	mov	r3,r2
   13944:	2005883a 	mov	r2,r4
   13948:	10c00035 	stwio	r3,0(r2)
   1394c:	e0bffb17 	ldw	r2,-20(fp)
   13950:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13954:	e0bff417 	ldw	r2,-48(fp)
   13958:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   1395c:	e0fffe17 	ldw	r3,-8(fp)
   13960:	e0bff817 	ldw	r2,-32(fp)
   13964:	1885c83a 	sub	r2,r3,r2
}
   13968:	e037883a 	mov	sp,fp
   1396c:	dfc00117 	ldw	ra,4(sp)
   13970:	df000017 	ldw	fp,0(sp)
   13974:	dec00204 	addi	sp,sp,8
   13978:	f800283a 	ret

0001397c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1397c:	defffd04 	addi	sp,sp,-12
   13980:	dfc00215 	stw	ra,8(sp)
   13984:	df000115 	stw	fp,4(sp)
   13988:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1398c:	00820034 	movhi	r2,2048
   13990:	10893304 	addi	r2,r2,9420
   13994:	10800017 	ldw	r2,0(r2)
   13998:	1005003a 	cmpeq	r2,r2,zero
   1399c:	1000061e 	bne	r2,zero,139b8 <alt_get_errno+0x3c>
   139a0:	00820034 	movhi	r2,2048
   139a4:	10893304 	addi	r2,r2,9420
   139a8:	10800017 	ldw	r2,0(r2)
   139ac:	103ee83a 	callr	r2
   139b0:	e0bfff15 	stw	r2,-4(fp)
   139b4:	00000306 	br	139c4 <alt_get_errno+0x48>
   139b8:	00820034 	movhi	r2,2048
   139bc:	10895d04 	addi	r2,r2,9588
   139c0:	e0bfff15 	stw	r2,-4(fp)
   139c4:	e0bfff17 	ldw	r2,-4(fp)
}
   139c8:	e037883a 	mov	sp,fp
   139cc:	dfc00117 	ldw	ra,4(sp)
   139d0:	df000017 	ldw	fp,0(sp)
   139d4:	dec00204 	addi	sp,sp,8
   139d8:	f800283a 	ret

000139dc <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   139dc:	defffd04 	addi	sp,sp,-12
   139e0:	df000215 	stw	fp,8(sp)
   139e4:	df000204 	addi	fp,sp,8
   139e8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   139ec:	e0bfff17 	ldw	r2,-4(fp)
   139f0:	1080400c 	andi	r2,r2,256
   139f4:	1004d23a 	srli	r2,r2,8
   139f8:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   139fc:	e0bffe03 	ldbu	r2,-8(fp)
}
   13a00:	e037883a 	mov	sp,fp
   13a04:	df000017 	ldw	fp,0(sp)
   13a08:	dec00104 	addi	sp,sp,4
   13a0c:	f800283a 	ret

00013a10 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   13a10:	defffd04 	addi	sp,sp,-12
   13a14:	df000215 	stw	fp,8(sp)
   13a18:	df000204 	addi	fp,sp,8
   13a1c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   13a20:	e0bfff17 	ldw	r2,-4(fp)
   13a24:	1080004c 	andi	r2,r2,1
   13a28:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13a2c:	e0bffe03 	ldbu	r2,-8(fp)
}
   13a30:	e037883a 	mov	sp,fp
   13a34:	df000017 	ldw	fp,0(sp)
   13a38:	dec00104 	addi	sp,sp,4
   13a3c:	f800283a 	ret

00013a40 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   13a40:	defffd04 	addi	sp,sp,-12
   13a44:	df000215 	stw	fp,8(sp)
   13a48:	df000204 	addi	fp,sp,8
   13a4c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   13a50:	e0bfff17 	ldw	r2,-4(fp)
   13a54:	1081000c 	andi	r2,r2,1024
   13a58:	1004d2ba 	srli	r2,r2,10
   13a5c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13a60:	e0bffe03 	ldbu	r2,-8(fp)
}
   13a64:	e037883a 	mov	sp,fp
   13a68:	df000017 	ldw	fp,0(sp)
   13a6c:	dec00104 	addi	sp,sp,4
   13a70:	f800283a 	ret

00013a74 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   13a74:	defffd04 	addi	sp,sp,-12
   13a78:	df000215 	stw	fp,8(sp)
   13a7c:	df000204 	addi	fp,sp,8
   13a80:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   13a84:	e0bfff17 	ldw	r2,-4(fp)
   13a88:	10bfffec 	andhi	r2,r2,65535
   13a8c:	1004d43a 	srli	r2,r2,16
   13a90:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   13a94:	e0bffe0b 	ldhu	r2,-8(fp)
}
   13a98:	e037883a 	mov	sp,fp
   13a9c:	df000017 	ldw	fp,0(sp)
   13aa0:	dec00104 	addi	sp,sp,4
   13aa4:	f800283a 	ret

00013aa8 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   13aa8:	defffd04 	addi	sp,sp,-12
   13aac:	df000215 	stw	fp,8(sp)
   13ab0:	df000204 	addi	fp,sp,8
   13ab4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   13ab8:	e0bfff17 	ldw	r2,-4(fp)
   13abc:	10a0000c 	andi	r2,r2,32768
   13ac0:	1004d3fa 	srli	r2,r2,15
   13ac4:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   13ac8:	e0bffe03 	ldbu	r2,-8(fp)
}
   13acc:	e037883a 	mov	sp,fp
   13ad0:	df000017 	ldw	fp,0(sp)
   13ad4:	dec00104 	addi	sp,sp,4
   13ad8:	f800283a 	ret

00013adc <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   13adc:	defffd04 	addi	sp,sp,-12
   13ae0:	df000215 	stw	fp,8(sp)
   13ae4:	df000204 	addi	fp,sp,8
   13ae8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   13aec:	e0bfff17 	ldw	r2,-4(fp)
   13af0:	e0bffe05 	stb	r2,-8(fp)
	return data;
   13af4:	e0bffe03 	ldbu	r2,-8(fp)
}
   13af8:	e037883a 	mov	sp,fp
   13afc:	df000017 	ldw	fp,0(sp)
   13b00:	dec00104 	addi	sp,sp,4
   13b04:	f800283a 	ret

00013b08 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   13b08:	defffb04 	addi	sp,sp,-20
   13b0c:	dfc00415 	stw	ra,16(sp)
   13b10:	df000315 	stw	fp,12(sp)
   13b14:	df000304 	addi	fp,sp,12
   13b18:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   13b1c:	e13fff17 	ldw	r4,-4(fp)
   13b20:	01403fc4 	movi	r5,255
   13b24:	0013d680 	call	13d68 <alt_up_ps2_write_data_byte_with_ack>
   13b28:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   13b2c:	e0bffd17 	ldw	r2,-12(fp)
   13b30:	1004c03a 	cmpne	r2,r2,zero
   13b34:	1000221e 	bne	r2,zero,13bc0 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13b38:	e17ffe04 	addi	r5,fp,-8
   13b3c:	e13fff17 	ldw	r4,-4(fp)
   13b40:	0013dd40 	call	13dd4 <alt_up_ps2_read_data_byte_timeout>
   13b44:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   13b48:	e0bffd17 	ldw	r2,-12(fp)
   13b4c:	1004c03a 	cmpne	r2,r2,zero
   13b50:	10001b1e 	bne	r2,zero,13bc0 <alt_up_ps2_init+0xb8>
   13b54:	e0bffe03 	ldbu	r2,-8(fp)
   13b58:	10803fcc 	andi	r2,r2,255
   13b5c:	10802a98 	cmpnei	r2,r2,170
   13b60:	1000171e 	bne	r2,zero,13bc0 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13b64:	e17ffe04 	addi	r5,fp,-8
   13b68:	e13fff17 	ldw	r4,-4(fp)
   13b6c:	0013dd40 	call	13dd4 <alt_up_ps2_read_data_byte_timeout>
   13b70:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   13b74:	e0bffd17 	ldw	r2,-12(fp)
   13b78:	10bfe318 	cmpnei	r2,r2,-116
   13b7c:	1000041e 	bne	r2,zero,13b90 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   13b80:	e0ffff17 	ldw	r3,-4(fp)
   13b84:	00800044 	movi	r2,1
   13b88:	18800d15 	stw	r2,52(r3)
   13b8c:	00000c06 	br	13bc0 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
   13b90:	e0bffd17 	ldw	r2,-12(fp)
   13b94:	1004c03a 	cmpne	r2,r2,zero
   13b98:	1000091e 	bne	r2,zero,13bc0 <alt_up_ps2_init+0xb8>
   13b9c:	e0bffe03 	ldbu	r2,-8(fp)
   13ba0:	10803fcc 	andi	r2,r2,255
   13ba4:	1004c03a 	cmpne	r2,r2,zero
   13ba8:	1000051e 	bne	r2,zero,13bc0 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   13bac:	e0bfff17 	ldw	r2,-4(fp)
   13bb0:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   13bb4:	e13fff17 	ldw	r4,-4(fp)
   13bb8:	01403d04 	movi	r5,244
   13bbc:	0013c800 	call	13c80 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   13bc0:	e037883a 	mov	sp,fp
   13bc4:	dfc00117 	ldw	ra,4(sp)
   13bc8:	df000017 	ldw	fp,0(sp)
   13bcc:	dec00204 	addi	sp,sp,8
   13bd0:	f800283a 	ret

00013bd4 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13bd4:	defffd04 	addi	sp,sp,-12
   13bd8:	df000215 	stw	fp,8(sp)
   13bdc:	df000204 	addi	fp,sp,8
   13be0:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13be4:	e0bfff17 	ldw	r2,-4(fp)
   13be8:	10800a17 	ldw	r2,40(r2)
   13bec:	10800104 	addi	r2,r2,4
   13bf0:	10800037 	ldwio	r2,0(r2)
   13bf4:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13bf8:	e0bffe17 	ldw	r2,-8(fp)
   13bfc:	10800054 	ori	r2,r2,1
   13c00:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13c04:	e0bfff17 	ldw	r2,-4(fp)
   13c08:	10800a17 	ldw	r2,40(r2)
   13c0c:	10800104 	addi	r2,r2,4
   13c10:	e0fffe17 	ldw	r3,-8(fp)
   13c14:	10c00035 	stwio	r3,0(r2)
}
   13c18:	e037883a 	mov	sp,fp
   13c1c:	df000017 	ldw	fp,0(sp)
   13c20:	dec00104 	addi	sp,sp,4
   13c24:	f800283a 	ret

00013c28 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13c28:	defffd04 	addi	sp,sp,-12
   13c2c:	df000215 	stw	fp,8(sp)
   13c30:	df000204 	addi	fp,sp,8
   13c34:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13c38:	e0bfff17 	ldw	r2,-4(fp)
   13c3c:	10800a17 	ldw	r2,40(r2)
   13c40:	10800104 	addi	r2,r2,4
   13c44:	10800037 	ldwio	r2,0(r2)
   13c48:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13c4c:	e0fffe17 	ldw	r3,-8(fp)
   13c50:	00bfff84 	movi	r2,-2
   13c54:	1884703a 	and	r2,r3,r2
   13c58:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13c5c:	e0bfff17 	ldw	r2,-4(fp)
   13c60:	10800a17 	ldw	r2,40(r2)
   13c64:	10800104 	addi	r2,r2,4
   13c68:	e0fffe17 	ldw	r3,-8(fp)
   13c6c:	10c00035 	stwio	r3,0(r2)
}
   13c70:	e037883a 	mov	sp,fp
   13c74:	df000017 	ldw	fp,0(sp)
   13c78:	dec00104 	addi	sp,sp,4
   13c7c:	f800283a 	ret

00013c80 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13c80:	defffa04 	addi	sp,sp,-24
   13c84:	dfc00515 	stw	ra,20(sp)
   13c88:	df000415 	stw	fp,16(sp)
   13c8c:	df000404 	addi	fp,sp,16
   13c90:	e13ffd15 	stw	r4,-12(fp)
   13c94:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   13c98:	e0bffd17 	ldw	r2,-12(fp)
   13c9c:	10800a17 	ldw	r2,40(r2)
   13ca0:	e0fffe03 	ldbu	r3,-8(fp)
   13ca4:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   13ca8:	e0bffd17 	ldw	r2,-12(fp)
   13cac:	10800a17 	ldw	r2,40(r2)
   13cb0:	10800104 	addi	r2,r2,4
   13cb4:	10800037 	ldwio	r2,0(r2)
   13cb8:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
   13cbc:	e13ffc17 	ldw	r4,-16(fp)
   13cc0:	0013a400 	call	13a40 <read_CE_bit>
   13cc4:	10803fcc 	andi	r2,r2,255
   13cc8:	1005003a 	cmpeq	r2,r2,zero
   13ccc:	1000031e 	bne	r2,zero,13cdc <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   13cd0:	00bffec4 	movi	r2,-5
   13cd4:	e0bfff15 	stw	r2,-4(fp)
   13cd8:	00000106 	br	13ce0 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   13cdc:	e03fff15 	stw	zero,-4(fp)
   13ce0:	e0bfff17 	ldw	r2,-4(fp)
}
   13ce4:	e037883a 	mov	sp,fp
   13ce8:	dfc00117 	ldw	ra,4(sp)
   13cec:	df000017 	ldw	fp,0(sp)
   13cf0:	dec00204 	addi	sp,sp,8
   13cf4:	f800283a 	ret

00013cf8 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   13cf8:	defffb04 	addi	sp,sp,-20
   13cfc:	dfc00415 	stw	ra,16(sp)
   13d00:	df000315 	stw	fp,12(sp)
   13d04:	df000304 	addi	fp,sp,12
   13d08:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
   13d0c:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
   13d10:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   13d14:	e17ffd44 	addi	r5,fp,-11
   13d18:	e13ffe17 	ldw	r4,-8(fp)
   13d1c:	0013dd40 	call	13dd4 <alt_up_ps2_read_data_byte_timeout>
   13d20:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
   13d24:	e0bffd03 	ldbu	r2,-12(fp)
   13d28:	1004c03a 	cmpne	r2,r2,zero
   13d2c:	1000061e 	bne	r2,zero,13d48 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   13d30:	e0bffd43 	ldbu	r2,-11(fp)
   13d34:	10803fcc 	andi	r2,r2,255
   13d38:	10803e98 	cmpnei	r2,r2,250
   13d3c:	103ff51e 	bne	r2,zero,13d14 <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
   13d40:	e03fff15 	stw	zero,-4(fp)
   13d44:	00000206 	br	13d50 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
   13d48:	e0bffd03 	ldbu	r2,-12(fp)
   13d4c:	e0bfff15 	stw	r2,-4(fp)
   13d50:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   13d54:	e037883a 	mov	sp,fp
   13d58:	dfc00117 	ldw	ra,4(sp)
   13d5c:	df000017 	ldw	fp,0(sp)
   13d60:	dec00204 	addi	sp,sp,8
   13d64:	f800283a 	ret

00013d68 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13d68:	defff904 	addi	sp,sp,-28
   13d6c:	dfc00615 	stw	ra,24(sp)
   13d70:	df000515 	stw	fp,20(sp)
   13d74:	df000504 	addi	fp,sp,20
   13d78:	e13ffd15 	stw	r4,-12(fp)
   13d7c:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   13d80:	e17ffe03 	ldbu	r5,-8(fp)
   13d84:	e13ffd17 	ldw	r4,-12(fp)
   13d88:	0013c800 	call	13c80 <alt_up_ps2_write_data_byte>
   13d8c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   13d90:	e0bffc17 	ldw	r2,-16(fp)
   13d94:	1005003a 	cmpeq	r2,r2,zero
   13d98:	1000031e 	bne	r2,zero,13da8 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   13d9c:	e0bffc17 	ldw	r2,-16(fp)
   13da0:	e0bfff15 	stw	r2,-4(fp)
   13da4:	00000506 	br	13dbc <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   13da8:	e13ffd17 	ldw	r4,-12(fp)
   13dac:	0013cf80 	call	13cf8 <alt_up_ps2_wait_for_ack>
   13db0:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
   13db4:	e0bffb17 	ldw	r2,-20(fp)
   13db8:	e0bfff15 	stw	r2,-4(fp)
   13dbc:	e0bfff17 	ldw	r2,-4(fp)
}
   13dc0:	e037883a 	mov	sp,fp
   13dc4:	dfc00117 	ldw	ra,4(sp)
   13dc8:	df000017 	ldw	fp,0(sp)
   13dcc:	dec00204 	addi	sp,sp,8
   13dd0:	f800283a 	ret

00013dd4 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13dd4:	defff904 	addi	sp,sp,-28
   13dd8:	dfc00615 	stw	ra,24(sp)
   13ddc:	df000515 	stw	fp,20(sp)
   13de0:	df000504 	addi	fp,sp,20
   13de4:	e13ffd15 	stw	r4,-12(fp)
   13de8:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13dec:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
   13df0:	e03ffb15 	stw	zero,-20(fp)
   13df4:	00000006 	br	13df8 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
   13df8:	e0bffb17 	ldw	r2,-20(fp)
   13dfc:	10800044 	addi	r2,r2,1
   13e00:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13e04:	e0bffd17 	ldw	r2,-12(fp)
   13e08:	10800a17 	ldw	r2,40(r2)
   13e0c:	10800037 	ldwio	r2,0(r2)
   13e10:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
   13e14:	e13ffc17 	ldw	r4,-16(fp)
   13e18:	0013aa80 	call	13aa8 <read_data_valid>
   13e1c:	10803fcc 	andi	r2,r2,255
   13e20:	1005003a 	cmpeq	r2,r2,zero
   13e24:	1000071e 	bne	r2,zero,13e44 <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
   13e28:	e13ffc17 	ldw	r4,-16(fp)
   13e2c:	0013adc0 	call	13adc <read_data_byte>
   13e30:	1007883a 	mov	r3,r2
   13e34:	e0bffe17 	ldw	r2,-8(fp)
   13e38:	10c00005 	stb	r3,0(r2)
			return 0;
   13e3c:	e03fff15 	stw	zero,-4(fp)
   13e40:	00000a06 	br	13e6c <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   13e44:	e0bffd17 	ldw	r2,-12(fp)
   13e48:	10800c17 	ldw	r2,48(r2)
   13e4c:	1005003a 	cmpeq	r2,r2,zero
   13e50:	103fe91e 	bne	r2,zero,13df8 <alt_up_ps2_read_data_byte_timeout+0x24>
   13e54:	e0bffd17 	ldw	r2,-12(fp)
   13e58:	10c00c17 	ldw	r3,48(r2)
   13e5c:	e0bffb17 	ldw	r2,-20(fp)
   13e60:	18bfe52e 	bgeu	r3,r2,13df8 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
   13e64:	00bfe304 	movi	r2,-116
   13e68:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
   13e6c:	e0bfff17 	ldw	r2,-4(fp)
}
   13e70:	e037883a 	mov	sp,fp
   13e74:	dfc00117 	ldw	ra,4(sp)
   13e78:	df000017 	ldw	fp,0(sp)
   13e7c:	dec00204 	addi	sp,sp,8
   13e80:	f800283a 	ret

00013e84 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13e84:	defffa04 	addi	sp,sp,-24
   13e88:	dfc00515 	stw	ra,20(sp)
   13e8c:	df000415 	stw	fp,16(sp)
   13e90:	df000404 	addi	fp,sp,16
   13e94:	e13ffd15 	stw	r4,-12(fp)
   13e98:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13e9c:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13ea0:	e0bffd17 	ldw	r2,-12(fp)
   13ea4:	10800a17 	ldw	r2,40(r2)
   13ea8:	10800037 	ldwio	r2,0(r2)
   13eac:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
   13eb0:	e13ffc17 	ldw	r4,-16(fp)
   13eb4:	0013aa80 	call	13aa8 <read_data_valid>
   13eb8:	10803fcc 	andi	r2,r2,255
   13ebc:	1005003a 	cmpeq	r2,r2,zero
   13ec0:	1000071e 	bne	r2,zero,13ee0 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
   13ec4:	e13ffc17 	ldw	r4,-16(fp)
   13ec8:	0013adc0 	call	13adc <read_data_byte>
   13ecc:	1007883a 	mov	r3,r2
   13ed0:	e0bffe17 	ldw	r2,-8(fp)
   13ed4:	10c00005 	stb	r3,0(r2)
		return 0;
   13ed8:	e03fff15 	stw	zero,-4(fp)
   13edc:	00000206 	br	13ee8 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
   13ee0:	00bfffc4 	movi	r2,-1
   13ee4:	e0bfff15 	stw	r2,-4(fp)
   13ee8:	e0bfff17 	ldw	r2,-4(fp)
}
   13eec:	e037883a 	mov	sp,fp
   13ef0:	dfc00117 	ldw	ra,4(sp)
   13ef4:	df000017 	ldw	fp,0(sp)
   13ef8:	dec00204 	addi	sp,sp,8
   13efc:	f800283a 	ret

00013f00 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   13f00:	defffb04 	addi	sp,sp,-20
   13f04:	dfc00415 	stw	ra,16(sp)
   13f08:	df000315 	stw	fp,12(sp)
   13f0c:	df000304 	addi	fp,sp,12
   13f10:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   13f14:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
   13f18:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13f1c:	e0bfff17 	ldw	r2,-4(fp)
   13f20:	10800a17 	ldw	r2,40(r2)
   13f24:	10800037 	ldwio	r2,0(r2)
   13f28:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   13f2c:	e13ffd17 	ldw	r4,-12(fp)
   13f30:	0013a740 	call	13a74 <read_num_bytes_available>
   13f34:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
   13f38:	e0bffe0b 	ldhu	r2,-8(fp)
   13f3c:	1004c03a 	cmpne	r2,r2,zero
   13f40:	103ff61e 	bne	r2,zero,13f1c <alt_up_ps2_clear_fifo+0x1c>
}
   13f44:	e037883a 	mov	sp,fp
   13f48:	dfc00117 	ldw	ra,4(sp)
   13f4c:	df000017 	ldw	fp,0(sp)
   13f50:	dec00204 	addi	sp,sp,8
   13f54:	f800283a 	ret

00013f58 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   13f58:	defff704 	addi	sp,sp,-36
   13f5c:	dfc00815 	stw	ra,32(sp)
   13f60:	df000715 	stw	fp,28(sp)
   13f64:	df000704 	addi	fp,sp,28
   13f68:	e13ffc15 	stw	r4,-16(fp)
   13f6c:	e17ffd15 	stw	r5,-12(fp)
   13f70:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13f74:	e0bffc17 	ldw	r2,-16(fp)
   13f78:	10800017 	ldw	r2,0(r2)
   13f7c:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13f80:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13f84:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
   13f88:	e0fff917 	ldw	r3,-28(fp)
   13f8c:	e0bffe17 	ldw	r2,-8(fp)
   13f90:	18bffd16 	blt	r3,r2,13f88 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
   13f94:	e17ffd17 	ldw	r5,-12(fp)
   13f98:	e0bffd17 	ldw	r2,-12(fp)
   13f9c:	10800044 	addi	r2,r2,1
   13fa0:	e0bffd15 	stw	r2,-12(fp)
   13fa4:	e13ffb17 	ldw	r4,-20(fp)
   13fa8:	0013dd40 	call	13dd4 <alt_up_ps2_read_data_byte_timeout>
   13fac:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   13fb0:	e0bffa17 	ldw	r2,-24(fp)
   13fb4:	1005003a 	cmpeq	r2,r2,zero
   13fb8:	1000031e 	bne	r2,zero,13fc8 <alt_up_ps2_read_fd+0x70>
			return count;
   13fbc:	e0bff917 	ldw	r2,-28(fp)
   13fc0:	e0bfff15 	stw	r2,-4(fp)
   13fc4:	00000506 	br	13fdc <alt_up_ps2_read_fd+0x84>
		count++;
   13fc8:	e0bff917 	ldw	r2,-28(fp)
   13fcc:	10800044 	addi	r2,r2,1
   13fd0:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
   13fd4:	e0bff917 	ldw	r2,-28(fp)
   13fd8:	e0bfff15 	stw	r2,-4(fp)
   13fdc:	e0bfff17 	ldw	r2,-4(fp)
}
   13fe0:	e037883a 	mov	sp,fp
   13fe4:	dfc00117 	ldw	ra,4(sp)
   13fe8:	df000017 	ldw	fp,0(sp)
   13fec:	dec00204 	addi	sp,sp,8
   13ff0:	f800283a 	ret

00013ff4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   13ff4:	defff704 	addi	sp,sp,-36
   13ff8:	dfc00815 	stw	ra,32(sp)
   13ffc:	df000715 	stw	fp,28(sp)
   14000:	df000704 	addi	fp,sp,28
   14004:	e13ffc15 	stw	r4,-16(fp)
   14008:	e17ffd15 	stw	r5,-12(fp)
   1400c:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   14010:	e0bffc17 	ldw	r2,-16(fp)
   14014:	10800017 	ldw	r2,0(r2)
   14018:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   1401c:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   14020:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
   14024:	00001206 	br	14070 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   14028:	e0bffd17 	ldw	r2,-12(fp)
   1402c:	10800003 	ldbu	r2,0(r2)
   14030:	11403fcc 	andi	r5,r2,255
   14034:	e0bffd17 	ldw	r2,-12(fp)
   14038:	10800044 	addi	r2,r2,1
   1403c:	e0bffd15 	stw	r2,-12(fp)
   14040:	e13ffb17 	ldw	r4,-20(fp)
   14044:	0013c800 	call	13c80 <alt_up_ps2_write_data_byte>
   14048:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   1404c:	e0bffa17 	ldw	r2,-24(fp)
   14050:	1005003a 	cmpeq	r2,r2,zero
   14054:	1000031e 	bne	r2,zero,14064 <alt_up_ps2_write_fd+0x70>
			return count;
   14058:	e0bff917 	ldw	r2,-28(fp)
   1405c:	e0bfff15 	stw	r2,-4(fp)
   14060:	00000806 	br	14084 <alt_up_ps2_write_fd+0x90>
		count++;
   14064:	e0bff917 	ldw	r2,-28(fp)
   14068:	10800044 	addi	r2,r2,1
   1406c:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   14070:	e0fff917 	ldw	r3,-28(fp)
   14074:	e0bffe17 	ldw	r2,-8(fp)
   14078:	18bfeb16 	blt	r3,r2,14028 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1407c:	e0bff917 	ldw	r2,-28(fp)
   14080:	e0bfff15 	stw	r2,-4(fp)
   14084:	e0bfff17 	ldw	r2,-4(fp)
}
   14088:	e037883a 	mov	sp,fp
   1408c:	dfc00117 	ldw	ra,4(sp)
   14090:	df000017 	ldw	fp,0(sp)
   14094:	dec00204 	addi	sp,sp,8
   14098:	f800283a 	ret

0001409c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   1409c:	defffc04 	addi	sp,sp,-16
   140a0:	dfc00315 	stw	ra,12(sp)
   140a4:	df000215 	stw	fp,8(sp)
   140a8:	df000204 	addi	fp,sp,8
   140ac:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   140b0:	e13fff17 	ldw	r4,-4(fp)
   140b4:	01420034 	movhi	r5,2048
   140b8:	29493004 	addi	r5,r5,9408
   140bc:	00148b40 	call	148b4 <alt_find_dev>
   140c0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   140c4:	e0bffe17 	ldw	r2,-8(fp)
}
   140c8:	e037883a 	mov	sp,fp
   140cc:	dfc00117 	ldw	ra,4(sp)
   140d0:	df000017 	ldw	fp,0(sp)
   140d4:	dec00204 	addi	sp,sp,8
   140d8:	f800283a 	ret

000140dc <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   140dc:	defffc04 	addi	sp,sp,-16
   140e0:	dfc00315 	stw	ra,12(sp)
   140e4:	df000215 	stw	fp,8(sp)
   140e8:	df000204 	addi	fp,sp,8
   140ec:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   140f0:	e0bfff17 	ldw	r2,-4(fp)
   140f4:	10800217 	ldw	r2,8(r2)
   140f8:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   140fc:	00000c06 	br	14130 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   14100:	e13ffe17 	ldw	r4,-8(fp)
   14104:	01420034 	movhi	r5,2048
   14108:	29411104 	addi	r5,r5,1092
   1410c:	000c0580 	call	c058 <strcmp>
   14110:	1004c03a 	cmpne	r2,r2,zero
   14114:	1000031e 	bne	r2,zero,14124 <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
   14118:	e0bffe17 	ldw	r2,-8(fp)
   1411c:	10000005 	stb	zero,0(r2)
			break;
   14120:	00000a06 	br	1414c <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   14124:	e0bffe17 	ldw	r2,-8(fp)
   14128:	10800044 	addi	r2,r2,1
   1412c:	e0bffe15 	stw	r2,-8(fp)
   14130:	e0bffe17 	ldw	r2,-8(fp)
   14134:	10800003 	ldbu	r2,0(r2)
   14138:	10803fcc 	andi	r2,r2,255
   1413c:	1080201c 	xori	r2,r2,128
   14140:	10bfe004 	addi	r2,r2,-128
   14144:	1004c03a 	cmpne	r2,r2,zero
   14148:	103fed1e 	bne	r2,zero,14100 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
   1414c:	e037883a 	mov	sp,fp
   14150:	dfc00117 	ldw	ra,4(sp)
   14154:	df000017 	ldw	fp,0(sp)
   14158:	dec00204 	addi	sp,sp,8
   1415c:	f800283a 	ret

00014160 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   14160:	defffc04 	addi	sp,sp,-16
   14164:	dfc00315 	stw	ra,12(sp)
   14168:	df000215 	stw	fp,8(sp)
   1416c:	df000204 	addi	fp,sp,8
   14170:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   14174:	e13fff17 	ldw	r4,-4(fp)
   14178:	01420034 	movhi	r5,2048
   1417c:	29493004 	addi	r5,r5,9408
   14180:	00148b40 	call	148b4 <alt_find_dev>
   14184:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   14188:	e0bffe17 	ldw	r2,-8(fp)
}
   1418c:	e037883a 	mov	sp,fp
   14190:	dfc00117 	ldw	ra,4(sp)
   14194:	df000017 	ldw	fp,0(sp)
   14198:	dec00204 	addi	sp,sp,8
   1419c:	f800283a 	ret

000141a0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   141a0:	defff904 	addi	sp,sp,-28
   141a4:	df000615 	stw	fp,24(sp)
   141a8:	df000604 	addi	fp,sp,24
   141ac:	e13ffb15 	stw	r4,-20(fp)
   141b0:	e1bffd15 	stw	r6,-12(fp)
   141b4:	e1fffe15 	stw	r7,-8(fp)
   141b8:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   141bc:	e0bffb17 	ldw	r2,-20(fp)
   141c0:	10c00c17 	ldw	r3,48(r2)
   141c4:	e0bffd17 	ldw	r2,-12(fp)
   141c8:	10c0042e 	bgeu	r2,r3,141dc <alt_up_char_buffer_draw+0x3c>
   141cc:	e0bffb17 	ldw	r2,-20(fp)
   141d0:	10c00d17 	ldw	r3,52(r2)
   141d4:	e0bffe17 	ldw	r2,-8(fp)
   141d8:	10c00336 	bltu	r2,r3,141e8 <alt_up_char_buffer_draw+0x48>
		return -1;
   141dc:	00bfffc4 	movi	r2,-1
   141e0:	e0bfff15 	stw	r2,-4(fp)
   141e4:	00001d06 	br	1425c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   141e8:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   141ec:	e0bffb17 	ldw	r2,-20(fp)
   141f0:	10c00f17 	ldw	r3,60(r2)
   141f4:	e0bffd17 	ldw	r2,-12(fp)
   141f8:	1886703a 	and	r3,r3,r2
   141fc:	e0bffb17 	ldw	r2,-20(fp)
   14200:	10800e17 	ldw	r2,56(r2)
   14204:	1886983a 	sll	r3,r3,r2
   14208:	e0bffa17 	ldw	r2,-24(fp)
   1420c:	10c4b03a 	or	r2,r2,r3
   14210:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   14214:	e0bffb17 	ldw	r2,-20(fp)
   14218:	10c01117 	ldw	r3,68(r2)
   1421c:	e0bffe17 	ldw	r2,-8(fp)
   14220:	1886703a 	and	r3,r3,r2
   14224:	e0bffb17 	ldw	r2,-20(fp)
   14228:	10801017 	ldw	r2,64(r2)
   1422c:	1886983a 	sll	r3,r3,r2
   14230:	e0bffa17 	ldw	r2,-24(fp)
   14234:	10c4b03a 	or	r2,r2,r3
   14238:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1423c:	e0bffb17 	ldw	r2,-20(fp)
   14240:	10800b17 	ldw	r2,44(r2)
   14244:	1007883a 	mov	r3,r2
   14248:	e0bffa17 	ldw	r2,-24(fp)
   1424c:	1885883a 	add	r2,r3,r2
   14250:	e0fffc03 	ldbu	r3,-16(fp)
   14254:	10c00025 	stbio	r3,0(r2)

	return 0;
   14258:	e03fff15 	stw	zero,-4(fp)
   1425c:	e0bfff17 	ldw	r2,-4(fp)
}
   14260:	e037883a 	mov	sp,fp
   14264:	df000017 	ldw	fp,0(sp)
   14268:	dec00104 	addi	sp,sp,4
   1426c:	f800283a 	ret

00014270 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   14270:	defff904 	addi	sp,sp,-28
   14274:	df000615 	stw	fp,24(sp)
   14278:	df000604 	addi	fp,sp,24
   1427c:	e13ffb15 	stw	r4,-20(fp)
   14280:	e17ffc15 	stw	r5,-16(fp)
   14284:	e1bffd15 	stw	r6,-12(fp)
   14288:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1428c:	e0bffb17 	ldw	r2,-20(fp)
   14290:	10c00c17 	ldw	r3,48(r2)
   14294:	e0bffd17 	ldw	r2,-12(fp)
   14298:	10c0042e 	bgeu	r2,r3,142ac <alt_up_char_buffer_string+0x3c>
   1429c:	e0bffb17 	ldw	r2,-20(fp)
   142a0:	10c00d17 	ldw	r3,52(r2)
   142a4:	e0bffe17 	ldw	r2,-8(fp)
   142a8:	10c00336 	bltu	r2,r3,142b8 <alt_up_char_buffer_string+0x48>
		return -1;
   142ac:	00bfffc4 	movi	r2,-1
   142b0:	e0bfff15 	stw	r2,-4(fp)
   142b4:	00002e06 	br	14370 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
   142b8:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   142bc:	e0bffb17 	ldw	r2,-20(fp)
   142c0:	10801017 	ldw	r2,64(r2)
   142c4:	1007883a 	mov	r3,r2
   142c8:	e0bffe17 	ldw	r2,-8(fp)
   142cc:	10c6983a 	sll	r3,r2,r3
   142d0:	e0bffd17 	ldw	r2,-12(fp)
   142d4:	1885883a 	add	r2,r3,r2
   142d8:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
   142dc:	00001c06 	br	14350 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   142e0:	e0bffb17 	ldw	r2,-20(fp)
   142e4:	10800b17 	ldw	r2,44(r2)
   142e8:	1007883a 	mov	r3,r2
   142ec:	e0bffa17 	ldw	r2,-24(fp)
   142f0:	1889883a 	add	r4,r3,r2
   142f4:	e0bffc17 	ldw	r2,-16(fp)
   142f8:	10800003 	ldbu	r2,0(r2)
   142fc:	10c03fcc 	andi	r3,r2,255
   14300:	18c0201c 	xori	r3,r3,128
   14304:	18ffe004 	addi	r3,r3,-128
   14308:	2005883a 	mov	r2,r4
   1430c:	10c00025 	stbio	r3,0(r2)
		++ptr;
   14310:	e0bffc17 	ldw	r2,-16(fp)
   14314:	10800044 	addi	r2,r2,1
   14318:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
   1431c:	e0bffd17 	ldw	r2,-12(fp)
   14320:	10800044 	addi	r2,r2,1
   14324:	e0bffd15 	stw	r2,-12(fp)
   14328:	e0bffb17 	ldw	r2,-20(fp)
   1432c:	10c00c17 	ldw	r3,48(r2)
   14330:	e0bffd17 	ldw	r2,-12(fp)
   14334:	10c00336 	bltu	r2,r3,14344 <alt_up_char_buffer_string+0xd4>
			return -1;
   14338:	00bfffc4 	movi	r2,-1
   1433c:	e0bfff15 	stw	r2,-4(fp)
   14340:	00000b06 	br	14370 <alt_up_char_buffer_string+0x100>
		++offset;
   14344:	e0bffa17 	ldw	r2,-24(fp)
   14348:	10800044 	addi	r2,r2,1
   1434c:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   14350:	e0bffc17 	ldw	r2,-16(fp)
   14354:	10800003 	ldbu	r2,0(r2)
   14358:	10803fcc 	andi	r2,r2,255
   1435c:	1080201c 	xori	r2,r2,128
   14360:	10bfe004 	addi	r2,r2,-128
   14364:	1004c03a 	cmpne	r2,r2,zero
   14368:	103fdd1e 	bne	r2,zero,142e0 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   1436c:	e03fff15 	stw	zero,-4(fp)
   14370:	e0bfff17 	ldw	r2,-4(fp)
}
   14374:	e037883a 	mov	sp,fp
   14378:	df000017 	ldw	fp,0(sp)
   1437c:	dec00104 	addi	sp,sp,4
   14380:	f800283a 	ret

00014384 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   14384:	defffe04 	addi	sp,sp,-8
   14388:	df000115 	stw	fp,4(sp)
   1438c:	df000104 	addi	fp,sp,4
   14390:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   14394:	e0bfff17 	ldw	r2,-4(fp)
   14398:	10800a17 	ldw	r2,40(r2)
   1439c:	10800084 	addi	r2,r2,2
   143a0:	1007883a 	mov	r3,r2
   143a4:	00800044 	movi	r2,1
   143a8:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   143ac:	e0bfff17 	ldw	r2,-4(fp)
   143b0:	10800a17 	ldw	r2,40(r2)
   143b4:	10800084 	addi	r2,r2,2
   143b8:	10800023 	ldbuio	r2,0(r2)
   143bc:	1080004c 	andi	r2,r2,1
   143c0:	10803fcc 	andi	r2,r2,255
   143c4:	1004c03a 	cmpne	r2,r2,zero
   143c8:	103ff81e 	bne	r2,zero,143ac <alt_up_char_buffer_clear+0x28>
	return 0;
   143cc:	0005883a 	mov	r2,zero
}
   143d0:	e037883a 	mov	sp,fp
   143d4:	df000017 	ldw	fp,0(sp)
   143d8:	dec00104 	addi	sp,sp,4
   143dc:	f800283a 	ret

000143e0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   143e0:	defff404 	addi	sp,sp,-48
   143e4:	df000b15 	stw	fp,44(sp)
   143e8:	df000b04 	addi	fp,sp,44
   143ec:	e13ffb15 	stw	r4,-20(fp)
   143f0:	e17ffc15 	stw	r5,-16(fp)
   143f4:	e1bffd15 	stw	r6,-12(fp)
   143f8:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   143fc:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   14400:	00820034 	movhi	r2,2048
   14404:	10896204 	addi	r2,r2,9608
   14408:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   1440c:	1005003a 	cmpeq	r2,r2,zero
   14410:	1000411e 	bne	r2,zero,14518 <alt_alarm_start+0x138>
  {
    if (alarm)
   14414:	e0bffb17 	ldw	r2,-20(fp)
   14418:	1005003a 	cmpeq	r2,r2,zero
   1441c:	10003b1e 	bne	r2,zero,1450c <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   14420:	e0fffb17 	ldw	r3,-20(fp)
   14424:	e0bffd17 	ldw	r2,-12(fp)
   14428:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   1442c:	e0fffb17 	ldw	r3,-20(fp)
   14430:	e0bffe17 	ldw	r2,-8(fp)
   14434:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14438:	0005303a 	rdctl	r2,status
   1443c:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14440:	e0fff817 	ldw	r3,-32(fp)
   14444:	00bfff84 	movi	r2,-2
   14448:	1884703a 	and	r2,r3,r2
   1444c:	1001703a 	wrctl	status,r2
  
  return context;
   14450:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   14454:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   14458:	00820034 	movhi	r2,2048
   1445c:	10896304 	addi	r2,r2,9612
   14460:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   14464:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   14468:	e0fffc17 	ldw	r3,-16(fp)
   1446c:	e0bff917 	ldw	r2,-28(fp)
   14470:	1885883a 	add	r2,r3,r2
   14474:	10c00044 	addi	r3,r2,1
   14478:	e0bffb17 	ldw	r2,-20(fp)
   1447c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   14480:	e0bffb17 	ldw	r2,-20(fp)
   14484:	10c00217 	ldw	r3,8(r2)
   14488:	e0bff917 	ldw	r2,-28(fp)
   1448c:	1880042e 	bgeu	r3,r2,144a0 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   14490:	e0fffb17 	ldw	r3,-20(fp)
   14494:	00800044 	movi	r2,1
   14498:	18800405 	stb	r2,16(r3)
   1449c:	00000206 	br	144a8 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   144a0:	e0bffb17 	ldw	r2,-20(fp)
   144a4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   144a8:	e0fffb17 	ldw	r3,-20(fp)
   144ac:	00820034 	movhi	r2,2048
   144b0:	10893904 	addi	r2,r2,9444
   144b4:	e0bff615 	stw	r2,-40(fp)
   144b8:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   144bc:	e0fff717 	ldw	r3,-36(fp)
   144c0:	e0bff617 	ldw	r2,-40(fp)
   144c4:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   144c8:	e0bff617 	ldw	r2,-40(fp)
   144cc:	10c00017 	ldw	r3,0(r2)
   144d0:	e0bff717 	ldw	r2,-36(fp)
   144d4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   144d8:	e0bff617 	ldw	r2,-40(fp)
   144dc:	10c00017 	ldw	r3,0(r2)
   144e0:	e0bff717 	ldw	r2,-36(fp)
   144e4:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   144e8:	e0fff617 	ldw	r3,-40(fp)
   144ec:	e0bff717 	ldw	r2,-36(fp)
   144f0:	18800015 	stw	r2,0(r3)
   144f4:	e0bffa17 	ldw	r2,-24(fp)
   144f8:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   144fc:	e0bff517 	ldw	r2,-44(fp)
   14500:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   14504:	e03fff15 	stw	zero,-4(fp)
   14508:	00000506 	br	14520 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   1450c:	00bffa84 	movi	r2,-22
   14510:	e0bfff15 	stw	r2,-4(fp)
   14514:	00000206 	br	14520 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   14518:	00bfde84 	movi	r2,-134
   1451c:	e0bfff15 	stw	r2,-4(fp)
   14520:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   14524:	e037883a 	mov	sp,fp
   14528:	df000017 	ldw	fp,0(sp)
   1452c:	dec00104 	addi	sp,sp,4
   14530:	f800283a 	ret

00014534 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   14534:	defffb04 	addi	sp,sp,-20
   14538:	df000415 	stw	fp,16(sp)
   1453c:	df000404 	addi	fp,sp,16
   14540:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   14544:	008000c4 	movi	r2,3
   14548:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   1454c:	e0fffc17 	ldw	r3,-16(fp)
   14550:	008003f4 	movhi	r2,15
   14554:	10909004 	addi	r2,r2,16960
   14558:	1887383a 	mul	r3,r3,r2
   1455c:	00817db4 	movhi	r2,1526
   14560:	10b84004 	addi	r2,r2,-7936
   14564:	10c7203a 	divu	r3,r2,r3
   14568:	00a00034 	movhi	r2,32768
   1456c:	10bfffc4 	addi	r2,r2,-1
   14570:	10c7203a 	divu	r3,r2,r3
   14574:	e0bfff17 	ldw	r2,-4(fp)
   14578:	10c5203a 	divu	r2,r2,r3
   1457c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   14580:	e0bffd17 	ldw	r2,-12(fp)
   14584:	1005003a 	cmpeq	r2,r2,zero
   14588:	1000251e 	bne	r2,zero,14620 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   1458c:	e03ffe15 	stw	zero,-8(fp)
   14590:	00001406 	br	145e4 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   14594:	00a00034 	movhi	r2,32768
   14598:	10bfffc4 	addi	r2,r2,-1
   1459c:	10bfffc4 	addi	r2,r2,-1
   145a0:	103ffe1e 	bne	r2,zero,1459c <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   145a4:	e0fffc17 	ldw	r3,-16(fp)
   145a8:	008003f4 	movhi	r2,15
   145ac:	10909004 	addi	r2,r2,16960
   145b0:	1887383a 	mul	r3,r3,r2
   145b4:	00817db4 	movhi	r2,1526
   145b8:	10b84004 	addi	r2,r2,-7936
   145bc:	10c7203a 	divu	r3,r2,r3
   145c0:	00a00034 	movhi	r2,32768
   145c4:	10bfffc4 	addi	r2,r2,-1
   145c8:	10c7203a 	divu	r3,r2,r3
   145cc:	e0bfff17 	ldw	r2,-4(fp)
   145d0:	10c5c83a 	sub	r2,r2,r3
   145d4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   145d8:	e0bffe17 	ldw	r2,-8(fp)
   145dc:	10800044 	addi	r2,r2,1
   145e0:	e0bffe15 	stw	r2,-8(fp)
   145e4:	e0fffe17 	ldw	r3,-8(fp)
   145e8:	e0bffd17 	ldw	r2,-12(fp)
   145ec:	18bfe916 	blt	r3,r2,14594 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   145f0:	e0fffc17 	ldw	r3,-16(fp)
   145f4:	008003f4 	movhi	r2,15
   145f8:	10909004 	addi	r2,r2,16960
   145fc:	1887383a 	mul	r3,r3,r2
   14600:	00817db4 	movhi	r2,1526
   14604:	10b84004 	addi	r2,r2,-7936
   14608:	10c7203a 	divu	r3,r2,r3
   1460c:	e0bfff17 	ldw	r2,-4(fp)
   14610:	1885383a 	mul	r2,r3,r2
   14614:	10bfffc4 	addi	r2,r2,-1
   14618:	103ffe1e 	bne	r2,zero,14614 <alt_busy_sleep+0xe0>
   1461c:	00000b06 	br	1464c <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   14620:	e0fffc17 	ldw	r3,-16(fp)
   14624:	008003f4 	movhi	r2,15
   14628:	10909004 	addi	r2,r2,16960
   1462c:	1887383a 	mul	r3,r3,r2
   14630:	00817db4 	movhi	r2,1526
   14634:	10b84004 	addi	r2,r2,-7936
   14638:	10c7203a 	divu	r3,r2,r3
   1463c:	e0bfff17 	ldw	r2,-4(fp)
   14640:	1885383a 	mul	r2,r3,r2
   14644:	10bfffc4 	addi	r2,r2,-1
   14648:	00bffe16 	blt	zero,r2,14644 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1464c:	0005883a 	mov	r2,zero
}
   14650:	e037883a 	mov	sp,fp
   14654:	df000017 	ldw	fp,0(sp)
   14658:	dec00104 	addi	sp,sp,4
   1465c:	f800283a 	ret

00014660 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   14660:	defffb04 	addi	sp,sp,-20
   14664:	df000415 	stw	fp,16(sp)
   14668:	df000404 	addi	fp,sp,16
   1466c:	e13ffe15 	stw	r4,-8(fp)
   14670:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   14674:	e0fffe17 	ldw	r3,-8(fp)
   14678:	e0bfff17 	ldw	r2,-4(fp)
   1467c:	1885883a 	add	r2,r3,r2
   14680:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14684:	e0bffe17 	ldw	r2,-8(fp)
   14688:	e0bffd15 	stw	r2,-12(fp)
   1468c:	00000506 	br	146a4 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   14690:	e0bffd17 	ldw	r2,-12(fp)
   14694:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14698:	e0bffd17 	ldw	r2,-12(fp)
   1469c:	10800804 	addi	r2,r2,32
   146a0:	e0bffd15 	stw	r2,-12(fp)
   146a4:	e0fffd17 	ldw	r3,-12(fp)
   146a8:	e0bffc17 	ldw	r2,-16(fp)
   146ac:	18bff836 	bltu	r3,r2,14690 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   146b0:	e0bffe17 	ldw	r2,-8(fp)
   146b4:	108007cc 	andi	r2,r2,31
   146b8:	1005003a 	cmpeq	r2,r2,zero
   146bc:	1000021e 	bne	r2,zero,146c8 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   146c0:	e0bffd17 	ldw	r2,-12(fp)
   146c4:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   146c8:	e037883a 	mov	sp,fp
   146cc:	df000017 	ldw	fp,0(sp)
   146d0:	dec00104 	addi	sp,sp,4
   146d4:	f800283a 	ret

000146d8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   146d8:	defff904 	addi	sp,sp,-28
   146dc:	dfc00615 	stw	ra,24(sp)
   146e0:	df000515 	stw	fp,20(sp)
   146e4:	df000504 	addi	fp,sp,20
   146e8:	e13ffd15 	stw	r4,-12(fp)
   146ec:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   146f0:	e0bffd17 	ldw	r2,-12(fp)
   146f4:	1005003a 	cmpeq	r2,r2,zero
   146f8:	1000041e 	bne	r2,zero,1470c <alt_dev_llist_insert+0x34>
   146fc:	e0bffd17 	ldw	r2,-12(fp)
   14700:	10800217 	ldw	r2,8(r2)
   14704:	1004c03a 	cmpne	r2,r2,zero
   14708:	1000071e 	bne	r2,zero,14728 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   1470c:	001478c0 	call	1478c <alt_get_errno>
   14710:	1007883a 	mov	r3,r2
   14714:	00800584 	movi	r2,22
   14718:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1471c:	00bffa84 	movi	r2,-22
   14720:	e0bfff15 	stw	r2,-4(fp)
   14724:	00001306 	br	14774 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14728:	e0fffd17 	ldw	r3,-12(fp)
   1472c:	e0bffe17 	ldw	r2,-8(fp)
   14730:	e0bffb15 	stw	r2,-20(fp)
   14734:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14738:	e0fffc17 	ldw	r3,-16(fp)
   1473c:	e0bffb17 	ldw	r2,-20(fp)
   14740:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   14744:	e0bffb17 	ldw	r2,-20(fp)
   14748:	10c00017 	ldw	r3,0(r2)
   1474c:	e0bffc17 	ldw	r2,-16(fp)
   14750:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   14754:	e0bffb17 	ldw	r2,-20(fp)
   14758:	10c00017 	ldw	r3,0(r2)
   1475c:	e0bffc17 	ldw	r2,-16(fp)
   14760:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14764:	e0fffb17 	ldw	r3,-20(fp)
   14768:	e0bffc17 	ldw	r2,-16(fp)
   1476c:	18800015 	stw	r2,0(r3)

  return 0;  
   14770:	e03fff15 	stw	zero,-4(fp)
   14774:	e0bfff17 	ldw	r2,-4(fp)
}
   14778:	e037883a 	mov	sp,fp
   1477c:	dfc00117 	ldw	ra,4(sp)
   14780:	df000017 	ldw	fp,0(sp)
   14784:	dec00204 	addi	sp,sp,8
   14788:	f800283a 	ret

0001478c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1478c:	defffd04 	addi	sp,sp,-12
   14790:	dfc00215 	stw	ra,8(sp)
   14794:	df000115 	stw	fp,4(sp)
   14798:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1479c:	00820034 	movhi	r2,2048
   147a0:	10893304 	addi	r2,r2,9420
   147a4:	10800017 	ldw	r2,0(r2)
   147a8:	1005003a 	cmpeq	r2,r2,zero
   147ac:	1000061e 	bne	r2,zero,147c8 <alt_get_errno+0x3c>
   147b0:	00820034 	movhi	r2,2048
   147b4:	10893304 	addi	r2,r2,9420
   147b8:	10800017 	ldw	r2,0(r2)
   147bc:	103ee83a 	callr	r2
   147c0:	e0bfff15 	stw	r2,-4(fp)
   147c4:	00000306 	br	147d4 <alt_get_errno+0x48>
   147c8:	00820034 	movhi	r2,2048
   147cc:	10895d04 	addi	r2,r2,9588
   147d0:	e0bfff15 	stw	r2,-4(fp)
   147d4:	e0bfff17 	ldw	r2,-4(fp)
}
   147d8:	e037883a 	mov	sp,fp
   147dc:	dfc00117 	ldw	ra,4(sp)
   147e0:	df000017 	ldw	fp,0(sp)
   147e4:	dec00204 	addi	sp,sp,8
   147e8:	f800283a 	ret

000147ec <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   147ec:	defffd04 	addi	sp,sp,-12
   147f0:	dfc00215 	stw	ra,8(sp)
   147f4:	df000115 	stw	fp,4(sp)
   147f8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   147fc:	00bfff04 	movi	r2,-4
   14800:	00c00074 	movhi	r3,1
   14804:	18d78304 	addi	r3,r3,24076
   14808:	1885883a 	add	r2,r3,r2
   1480c:	e0bfff15 	stw	r2,-4(fp)
   14810:	00000606 	br	1482c <_do_ctors+0x40>
        (*ctor) (); 
   14814:	e0bfff17 	ldw	r2,-4(fp)
   14818:	10800017 	ldw	r2,0(r2)
   1481c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   14820:	e0bfff17 	ldw	r2,-4(fp)
   14824:	10bfff04 	addi	r2,r2,-4
   14828:	e0bfff15 	stw	r2,-4(fp)
   1482c:	e0ffff17 	ldw	r3,-4(fp)
   14830:	00800074 	movhi	r2,1
   14834:	10978204 	addi	r2,r2,24072
   14838:	18bff62e 	bgeu	r3,r2,14814 <_do_ctors+0x28>
        (*ctor) (); 
}
   1483c:	e037883a 	mov	sp,fp
   14840:	dfc00117 	ldw	ra,4(sp)
   14844:	df000017 	ldw	fp,0(sp)
   14848:	dec00204 	addi	sp,sp,8
   1484c:	f800283a 	ret

00014850 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   14850:	defffd04 	addi	sp,sp,-12
   14854:	dfc00215 	stw	ra,8(sp)
   14858:	df000115 	stw	fp,4(sp)
   1485c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   14860:	00bfff04 	movi	r2,-4
   14864:	00c00074 	movhi	r3,1
   14868:	18d78304 	addi	r3,r3,24076
   1486c:	1885883a 	add	r2,r3,r2
   14870:	e0bfff15 	stw	r2,-4(fp)
   14874:	00000606 	br	14890 <_do_dtors+0x40>
        (*dtor) (); 
   14878:	e0bfff17 	ldw	r2,-4(fp)
   1487c:	10800017 	ldw	r2,0(r2)
   14880:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   14884:	e0bfff17 	ldw	r2,-4(fp)
   14888:	10bfff04 	addi	r2,r2,-4
   1488c:	e0bfff15 	stw	r2,-4(fp)
   14890:	e0ffff17 	ldw	r3,-4(fp)
   14894:	00800074 	movhi	r2,1
   14898:	10978304 	addi	r2,r2,24076
   1489c:	18bff62e 	bgeu	r3,r2,14878 <_do_dtors+0x28>
        (*dtor) (); 
}
   148a0:	e037883a 	mov	sp,fp
   148a4:	dfc00117 	ldw	ra,4(sp)
   148a8:	df000017 	ldw	fp,0(sp)
   148ac:	dec00204 	addi	sp,sp,8
   148b0:	f800283a 	ret

000148b4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   148b4:	defff904 	addi	sp,sp,-28
   148b8:	dfc00615 	stw	ra,24(sp)
   148bc:	df000515 	stw	fp,20(sp)
   148c0:	df000504 	addi	fp,sp,20
   148c4:	e13ffd15 	stw	r4,-12(fp)
   148c8:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   148cc:	e0bffe17 	ldw	r2,-8(fp)
   148d0:	10800017 	ldw	r2,0(r2)
   148d4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   148d8:	e13ffd17 	ldw	r4,-12(fp)
   148dc:	00054f80 	call	54f8 <strlen>
   148e0:	10800044 	addi	r2,r2,1
   148e4:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   148e8:	00000d06 	br	14920 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   148ec:	e0bffc17 	ldw	r2,-16(fp)
   148f0:	11000217 	ldw	r4,8(r2)
   148f4:	e1bffb17 	ldw	r6,-20(fp)
   148f8:	e17ffd17 	ldw	r5,-12(fp)
   148fc:	00052200 	call	5220 <memcmp>
   14900:	1004c03a 	cmpne	r2,r2,zero
   14904:	1000031e 	bne	r2,zero,14914 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   14908:	e0bffc17 	ldw	r2,-16(fp)
   1490c:	e0bfff15 	stw	r2,-4(fp)
   14910:	00000706 	br	14930 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   14914:	e0bffc17 	ldw	r2,-16(fp)
   14918:	10800017 	ldw	r2,0(r2)
   1491c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14920:	e0fffe17 	ldw	r3,-8(fp)
   14924:	e0bffc17 	ldw	r2,-16(fp)
   14928:	10fff01e 	bne	r2,r3,148ec <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1492c:	e03fff15 	stw	zero,-4(fp)
   14930:	e0bfff17 	ldw	r2,-4(fp)
}
   14934:	e037883a 	mov	sp,fp
   14938:	dfc00117 	ldw	ra,4(sp)
   1493c:	df000017 	ldw	fp,0(sp)
   14940:	dec00204 	addi	sp,sp,8
   14944:	f800283a 	ret

00014948 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   14948:	defffb04 	addi	sp,sp,-20
   1494c:	dfc00415 	stw	ra,16(sp)
   14950:	df000315 	stw	fp,12(sp)
   14954:	df000304 	addi	fp,sp,12
   14958:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1495c:	e13ffe17 	ldw	r4,-8(fp)
   14960:	d1601304 	addi	r5,gp,-32692
   14964:	00148b40 	call	148b4 <alt_find_dev>
   14968:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   1496c:	e0bffd17 	ldw	r2,-12(fp)
   14970:	1005003a 	cmpeq	r2,r2,zero
   14974:	10000b1e 	bne	r2,zero,149a4 <alt_flash_open_dev+0x5c>
   14978:	e0bffd17 	ldw	r2,-12(fp)
   1497c:	10800317 	ldw	r2,12(r2)
   14980:	1005003a 	cmpeq	r2,r2,zero
   14984:	1000071e 	bne	r2,zero,149a4 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   14988:	e0bffd17 	ldw	r2,-12(fp)
   1498c:	10800317 	ldw	r2,12(r2)
   14990:	e13ffd17 	ldw	r4,-12(fp)
   14994:	e17ffe17 	ldw	r5,-8(fp)
   14998:	103ee83a 	callr	r2
   1499c:	e0bfff15 	stw	r2,-4(fp)
   149a0:	00000206 	br	149ac <alt_flash_open_dev+0x64>
  }

  return dev;
   149a4:	e0bffd17 	ldw	r2,-12(fp)
   149a8:	e0bfff15 	stw	r2,-4(fp)
   149ac:	e0bfff17 	ldw	r2,-4(fp)
}
   149b0:	e037883a 	mov	sp,fp
   149b4:	dfc00117 	ldw	ra,4(sp)
   149b8:	df000017 	ldw	fp,0(sp)
   149bc:	dec00204 	addi	sp,sp,8
   149c0:	f800283a 	ret

000149c4 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   149c4:	defffd04 	addi	sp,sp,-12
   149c8:	dfc00215 	stw	ra,8(sp)
   149cc:	df000115 	stw	fp,4(sp)
   149d0:	df000104 	addi	fp,sp,4
   149d4:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   149d8:	e0bfff17 	ldw	r2,-4(fp)
   149dc:	1005003a 	cmpeq	r2,r2,zero
   149e0:	1000081e 	bne	r2,zero,14a04 <alt_flash_close_dev+0x40>
   149e4:	e0bfff17 	ldw	r2,-4(fp)
   149e8:	10800417 	ldw	r2,16(r2)
   149ec:	1005003a 	cmpeq	r2,r2,zero
   149f0:	1000041e 	bne	r2,zero,14a04 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   149f4:	e0bfff17 	ldw	r2,-4(fp)
   149f8:	10800417 	ldw	r2,16(r2)
   149fc:	e13fff17 	ldw	r4,-4(fp)
   14a00:	103ee83a 	callr	r2
  }
  return;
}
   14a04:	e037883a 	mov	sp,fp
   14a08:	dfc00117 	ldw	ra,4(sp)
   14a0c:	df000017 	ldw	fp,0(sp)
   14a10:	dec00204 	addi	sp,sp,8
   14a14:	f800283a 	ret

00014a18 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   14a18:	defff904 	addi	sp,sp,-28
   14a1c:	dfc00615 	stw	ra,24(sp)
   14a20:	df000515 	stw	fp,20(sp)
   14a24:	df000504 	addi	fp,sp,20
   14a28:	e13ffc15 	stw	r4,-16(fp)
   14a2c:	e17ffd15 	stw	r5,-12(fp)
   14a30:	e1bffe15 	stw	r6,-8(fp)
   14a34:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   14a38:	e13ffd17 	ldw	r4,-12(fp)
   14a3c:	e17ffe17 	ldw	r5,-8(fp)
   14a40:	e1bfff17 	ldw	r6,-4(fp)
   14a44:	0014c300 	call	14c30 <open>
   14a48:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   14a4c:	e0bffb17 	ldw	r2,-20(fp)
   14a50:	1004803a 	cmplt	r2,r2,zero
   14a54:	10001c1e 	bne	r2,zero,14ac8 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   14a58:	e0bffb17 	ldw	r2,-20(fp)
   14a5c:	00c20034 	movhi	r3,2048
   14a60:	18c3c804 	addi	r3,r3,3872
   14a64:	10800324 	muli	r2,r2,12
   14a68:	10c5883a 	add	r2,r2,r3
   14a6c:	10c00017 	ldw	r3,0(r2)
   14a70:	e0bffc17 	ldw	r2,-16(fp)
   14a74:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   14a78:	e0bffb17 	ldw	r2,-20(fp)
   14a7c:	00c20034 	movhi	r3,2048
   14a80:	18c3c804 	addi	r3,r3,3872
   14a84:	10800324 	muli	r2,r2,12
   14a88:	10c5883a 	add	r2,r2,r3
   14a8c:	10800104 	addi	r2,r2,4
   14a90:	10c00017 	ldw	r3,0(r2)
   14a94:	e0bffc17 	ldw	r2,-16(fp)
   14a98:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14a9c:	e0bffb17 	ldw	r2,-20(fp)
   14aa0:	00c20034 	movhi	r3,2048
   14aa4:	18c3c804 	addi	r3,r3,3872
   14aa8:	10800324 	muli	r2,r2,12
   14aac:	10c5883a 	add	r2,r2,r3
   14ab0:	10800204 	addi	r2,r2,8
   14ab4:	10c00017 	ldw	r3,0(r2)
   14ab8:	e0bffc17 	ldw	r2,-16(fp)
   14abc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   14ac0:	e13ffb17 	ldw	r4,-20(fp)
   14ac4:	000f1300 	call	f130 <alt_release_fd>
  }
} 
   14ac8:	e037883a 	mov	sp,fp
   14acc:	dfc00117 	ldw	ra,4(sp)
   14ad0:	df000017 	ldw	fp,0(sp)
   14ad4:	dec00204 	addi	sp,sp,8
   14ad8:	f800283a 	ret

00014adc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   14adc:	defffb04 	addi	sp,sp,-20
   14ae0:	dfc00415 	stw	ra,16(sp)
   14ae4:	df000315 	stw	fp,12(sp)
   14ae8:	df000304 	addi	fp,sp,12
   14aec:	e13ffd15 	stw	r4,-12(fp)
   14af0:	e17ffe15 	stw	r5,-8(fp)
   14af4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   14af8:	01020034 	movhi	r4,2048
   14afc:	2103cb04 	addi	r4,r4,3884
   14b00:	e17ffd17 	ldw	r5,-12(fp)
   14b04:	01800044 	movi	r6,1
   14b08:	01c07fc4 	movi	r7,511
   14b0c:	0014a180 	call	14a18 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   14b10:	01020034 	movhi	r4,2048
   14b14:	2103c804 	addi	r4,r4,3872
   14b18:	e17ffe17 	ldw	r5,-8(fp)
   14b1c:	000d883a 	mov	r6,zero
   14b20:	01c07fc4 	movi	r7,511
   14b24:	0014a180 	call	14a18 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14b28:	01020034 	movhi	r4,2048
   14b2c:	2103ce04 	addi	r4,r4,3896
   14b30:	e17fff17 	ldw	r5,-4(fp)
   14b34:	01800044 	movi	r6,1
   14b38:	01c07fc4 	movi	r7,511
   14b3c:	0014a180 	call	14a18 <alt_open_fd>
}  
   14b40:	e037883a 	mov	sp,fp
   14b44:	dfc00117 	ldw	ra,4(sp)
   14b48:	df000017 	ldw	fp,0(sp)
   14b4c:	dec00204 	addi	sp,sp,8
   14b50:	f800283a 	ret

00014b54 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14b54:	defffc04 	addi	sp,sp,-16
   14b58:	df000315 	stw	fp,12(sp)
   14b5c:	df000304 	addi	fp,sp,12
   14b60:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14b64:	e0bffe17 	ldw	r2,-8(fp)
   14b68:	10800217 	ldw	r2,8(r2)
   14b6c:	10d00034 	orhi	r3,r2,16384
   14b70:	e0bffe17 	ldw	r2,-8(fp)
   14b74:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14b78:	e03ffd15 	stw	zero,-12(fp)
   14b7c:	00002006 	br	14c00 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   14b80:	e0bffd17 	ldw	r2,-12(fp)
   14b84:	00c20034 	movhi	r3,2048
   14b88:	18c3c804 	addi	r3,r3,3872
   14b8c:	10800324 	muli	r2,r2,12
   14b90:	10c5883a 	add	r2,r2,r3
   14b94:	10c00017 	ldw	r3,0(r2)
   14b98:	e0bffe17 	ldw	r2,-8(fp)
   14b9c:	10800017 	ldw	r2,0(r2)
   14ba0:	1880141e 	bne	r3,r2,14bf4 <alt_file_locked+0xa0>
   14ba4:	e0bffd17 	ldw	r2,-12(fp)
   14ba8:	00c20034 	movhi	r3,2048
   14bac:	18c3c804 	addi	r3,r3,3872
   14bb0:	10800324 	muli	r2,r2,12
   14bb4:	10c5883a 	add	r2,r2,r3
   14bb8:	10800204 	addi	r2,r2,8
   14bbc:	10800017 	ldw	r2,0(r2)
   14bc0:	1004403a 	cmpge	r2,r2,zero
   14bc4:	10000b1e 	bne	r2,zero,14bf4 <alt_file_locked+0xa0>
   14bc8:	e0bffd17 	ldw	r2,-12(fp)
   14bcc:	10800324 	muli	r2,r2,12
   14bd0:	1007883a 	mov	r3,r2
   14bd4:	00820034 	movhi	r2,2048
   14bd8:	1083c804 	addi	r2,r2,3872
   14bdc:	1887883a 	add	r3,r3,r2
   14be0:	e0bffe17 	ldw	r2,-8(fp)
   14be4:	18800326 	beq	r3,r2,14bf4 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   14be8:	00bffcc4 	movi	r2,-13
   14bec:	e0bfff15 	stw	r2,-4(fp)
   14bf0:	00000a06 	br	14c1c <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14bf4:	e0bffd17 	ldw	r2,-12(fp)
   14bf8:	10800044 	addi	r2,r2,1
   14bfc:	e0bffd15 	stw	r2,-12(fp)
   14c00:	00820034 	movhi	r2,2048
   14c04:	10893204 	addi	r2,r2,9416
   14c08:	10800017 	ldw	r2,0(r2)
   14c0c:	1007883a 	mov	r3,r2
   14c10:	e0bffd17 	ldw	r2,-12(fp)
   14c14:	18bfda2e 	bgeu	r3,r2,14b80 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14c18:	e03fff15 	stw	zero,-4(fp)
   14c1c:	e0bfff17 	ldw	r2,-4(fp)
}
   14c20:	e037883a 	mov	sp,fp
   14c24:	df000017 	ldw	fp,0(sp)
   14c28:	dec00104 	addi	sp,sp,4
   14c2c:	f800283a 	ret

00014c30 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14c30:	defff404 	addi	sp,sp,-48
   14c34:	dfc00b15 	stw	ra,44(sp)
   14c38:	df000a15 	stw	fp,40(sp)
   14c3c:	df000a04 	addi	fp,sp,40
   14c40:	e13ffb15 	stw	r4,-20(fp)
   14c44:	e17ffc15 	stw	r5,-16(fp)
   14c48:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14c4c:	00bfffc4 	movi	r2,-1
   14c50:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14c54:	00bffb44 	movi	r2,-19
   14c58:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14c5c:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14c60:	e13ffb17 	ldw	r4,-20(fp)
   14c64:	01420034 	movhi	r5,2048
   14c68:	29493004 	addi	r5,r5,9408
   14c6c:	00148b40 	call	148b4 <alt_find_dev>
   14c70:	e0bffa15 	stw	r2,-24(fp)
   14c74:	e0bffa17 	ldw	r2,-24(fp)
   14c78:	1004c03a 	cmpne	r2,r2,zero
   14c7c:	1000051e 	bne	r2,zero,14c94 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   14c80:	e13ffb17 	ldw	r4,-20(fp)
   14c84:	001589c0 	call	1589c <alt_find_file>
   14c88:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14c8c:	00800044 	movi	r2,1
   14c90:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14c94:	e0bffa17 	ldw	r2,-24(fp)
   14c98:	1005003a 	cmpeq	r2,r2,zero
   14c9c:	1000301e 	bne	r2,zero,14d60 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14ca0:	e13ffa17 	ldw	r4,-24(fp)
   14ca4:	00159bc0 	call	159bc <alt_get_fd>
   14ca8:	e0bff815 	stw	r2,-32(fp)
   14cac:	e0bff817 	ldw	r2,-32(fp)
   14cb0:	1004403a 	cmpge	r2,r2,zero
   14cb4:	1000031e 	bne	r2,zero,14cc4 <open+0x94>
    {
      status = index;
   14cb8:	e0bff817 	ldw	r2,-32(fp)
   14cbc:	e0bff715 	stw	r2,-36(fp)
   14cc0:	00002906 	br	14d68 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   14cc4:	e0bff817 	ldw	r2,-32(fp)
   14cc8:	10800324 	muli	r2,r2,12
   14ccc:	1007883a 	mov	r3,r2
   14cd0:	00820034 	movhi	r2,2048
   14cd4:	1083c804 	addi	r2,r2,3872
   14cd8:	1885883a 	add	r2,r3,r2
   14cdc:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14ce0:	e0fffc17 	ldw	r3,-16(fp)
   14ce4:	00900034 	movhi	r2,16384
   14ce8:	10bfffc4 	addi	r2,r2,-1
   14cec:	1886703a 	and	r3,r3,r2
   14cf0:	e0bff917 	ldw	r2,-28(fp)
   14cf4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14cf8:	e0bff617 	ldw	r2,-40(fp)
   14cfc:	1004c03a 	cmpne	r2,r2,zero
   14d00:	1000061e 	bne	r2,zero,14d1c <open+0xec>
   14d04:	e13ff917 	ldw	r4,-28(fp)
   14d08:	0014b540 	call	14b54 <alt_file_locked>
   14d0c:	e0bff715 	stw	r2,-36(fp)
   14d10:	e0bff717 	ldw	r2,-36(fp)
   14d14:	1004803a 	cmplt	r2,r2,zero
   14d18:	1000131e 	bne	r2,zero,14d68 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   14d1c:	e0bffa17 	ldw	r2,-24(fp)
   14d20:	10800317 	ldw	r2,12(r2)
   14d24:	1005003a 	cmpeq	r2,r2,zero
   14d28:	1000091e 	bne	r2,zero,14d50 <open+0x120>
   14d2c:	e0bffa17 	ldw	r2,-24(fp)
   14d30:	10800317 	ldw	r2,12(r2)
   14d34:	e13ff917 	ldw	r4,-28(fp)
   14d38:	e17ffb17 	ldw	r5,-20(fp)
   14d3c:	e1bffc17 	ldw	r6,-16(fp)
   14d40:	e1fffd17 	ldw	r7,-12(fp)
   14d44:	103ee83a 	callr	r2
   14d48:	e0bfff15 	stw	r2,-4(fp)
   14d4c:	00000106 	br	14d54 <open+0x124>
   14d50:	e03fff15 	stw	zero,-4(fp)
   14d54:	e0bfff17 	ldw	r2,-4(fp)
   14d58:	e0bff715 	stw	r2,-36(fp)
   14d5c:	00000206 	br	14d68 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14d60:	00bffb44 	movi	r2,-19
   14d64:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14d68:	e0bff717 	ldw	r2,-36(fp)
   14d6c:	1004403a 	cmpge	r2,r2,zero
   14d70:	1000091e 	bne	r2,zero,14d98 <open+0x168>
  {
    alt_release_fd (index);  
   14d74:	e13ff817 	ldw	r4,-32(fp)
   14d78:	000f1300 	call	f130 <alt_release_fd>
    ALT_ERRNO = -status;
   14d7c:	0014db80 	call	14db8 <alt_get_errno>
   14d80:	e0fff717 	ldw	r3,-36(fp)
   14d84:	00c7c83a 	sub	r3,zero,r3
   14d88:	10c00015 	stw	r3,0(r2)
    return -1;
   14d8c:	00bfffc4 	movi	r2,-1
   14d90:	e0bffe15 	stw	r2,-8(fp)
   14d94:	00000206 	br	14da0 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   14d98:	e0bff817 	ldw	r2,-32(fp)
   14d9c:	e0bffe15 	stw	r2,-8(fp)
   14da0:	e0bffe17 	ldw	r2,-8(fp)
}
   14da4:	e037883a 	mov	sp,fp
   14da8:	dfc00117 	ldw	ra,4(sp)
   14dac:	df000017 	ldw	fp,0(sp)
   14db0:	dec00204 	addi	sp,sp,8
   14db4:	f800283a 	ret

00014db8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14db8:	defffd04 	addi	sp,sp,-12
   14dbc:	dfc00215 	stw	ra,8(sp)
   14dc0:	df000115 	stw	fp,4(sp)
   14dc4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14dc8:	00820034 	movhi	r2,2048
   14dcc:	10893304 	addi	r2,r2,9420
   14dd0:	10800017 	ldw	r2,0(r2)
   14dd4:	1005003a 	cmpeq	r2,r2,zero
   14dd8:	1000061e 	bne	r2,zero,14df4 <alt_get_errno+0x3c>
   14ddc:	00820034 	movhi	r2,2048
   14de0:	10893304 	addi	r2,r2,9420
   14de4:	10800017 	ldw	r2,0(r2)
   14de8:	103ee83a 	callr	r2
   14dec:	e0bfff15 	stw	r2,-4(fp)
   14df0:	00000306 	br	14e00 <alt_get_errno+0x48>
   14df4:	00820034 	movhi	r2,2048
   14df8:	10895d04 	addi	r2,r2,9588
   14dfc:	e0bfff15 	stw	r2,-4(fp)
   14e00:	e0bfff17 	ldw	r2,-4(fp)
}
   14e04:	e037883a 	mov	sp,fp
   14e08:	dfc00117 	ldw	ra,4(sp)
   14e0c:	df000017 	ldw	fp,0(sp)
   14e10:	dec00204 	addi	sp,sp,8
   14e14:	f800283a 	ret

00014e18 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14e18:	defffa04 	addi	sp,sp,-24
   14e1c:	df000515 	stw	fp,20(sp)
   14e20:	df000504 	addi	fp,sp,20
   14e24:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14e28:	0005303a 	rdctl	r2,status
   14e2c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14e30:	e0fffd17 	ldw	r3,-12(fp)
   14e34:	00bfff84 	movi	r2,-2
   14e38:	1884703a 	and	r2,r3,r2
   14e3c:	1001703a 	wrctl	status,r2
  
  return context;
   14e40:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14e44:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   14e48:	e0bfff17 	ldw	r2,-4(fp)
   14e4c:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14e50:	e0bffc17 	ldw	r2,-16(fp)
   14e54:	10c00017 	ldw	r3,0(r2)
   14e58:	e0bffc17 	ldw	r2,-16(fp)
   14e5c:	10800117 	ldw	r2,4(r2)
   14e60:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14e64:	e0bffc17 	ldw	r2,-16(fp)
   14e68:	10c00117 	ldw	r3,4(r2)
   14e6c:	e0bffc17 	ldw	r2,-16(fp)
   14e70:	10800017 	ldw	r2,0(r2)
   14e74:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   14e78:	e0fffc17 	ldw	r3,-16(fp)
   14e7c:	e0bffc17 	ldw	r2,-16(fp)
   14e80:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14e84:	e0fffc17 	ldw	r3,-16(fp)
   14e88:	e0bffc17 	ldw	r2,-16(fp)
   14e8c:	18800015 	stw	r2,0(r3)
   14e90:	e0bffe17 	ldw	r2,-8(fp)
   14e94:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14e98:	e0bffb17 	ldw	r2,-20(fp)
   14e9c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14ea0:	e037883a 	mov	sp,fp
   14ea4:	df000017 	ldw	fp,0(sp)
   14ea8:	dec00104 	addi	sp,sp,4
   14eac:	f800283a 	ret

00014eb0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   14eb0:	defffb04 	addi	sp,sp,-20
   14eb4:	dfc00415 	stw	ra,16(sp)
   14eb8:	df000315 	stw	fp,12(sp)
   14ebc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14ec0:	d0a01517 	ldw	r2,-32684(gp)
   14ec4:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   14ec8:	d0a03f17 	ldw	r2,-32516(gp)
   14ecc:	10800044 	addi	r2,r2,1
   14ed0:	d0a03f15 	stw	r2,-32516(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14ed4:	00003106 	br	14f9c <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   14ed8:	e0bffe17 	ldw	r2,-8(fp)
   14edc:	10800017 	ldw	r2,0(r2)
   14ee0:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   14ee4:	e0bffe17 	ldw	r2,-8(fp)
   14ee8:	10800403 	ldbu	r2,16(r2)
   14eec:	10803fcc 	andi	r2,r2,255
   14ef0:	1005003a 	cmpeq	r2,r2,zero
   14ef4:	1000051e 	bne	r2,zero,14f0c <alt_tick+0x5c>
   14ef8:	d0a03f17 	ldw	r2,-32516(gp)
   14efc:	1004c03a 	cmpne	r2,r2,zero
   14f00:	1000021e 	bne	r2,zero,14f0c <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   14f04:	e0bffe17 	ldw	r2,-8(fp)
   14f08:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   14f0c:	e0bffe17 	ldw	r2,-8(fp)
   14f10:	10c00217 	ldw	r3,8(r2)
   14f14:	d0a03f17 	ldw	r2,-32516(gp)
   14f18:	10c01e36 	bltu	r2,r3,14f94 <alt_tick+0xe4>
   14f1c:	e0bffe17 	ldw	r2,-8(fp)
   14f20:	10800403 	ldbu	r2,16(r2)
   14f24:	10803fcc 	andi	r2,r2,255
   14f28:	1004c03a 	cmpne	r2,r2,zero
   14f2c:	1000191e 	bne	r2,zero,14f94 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   14f30:	e0bffe17 	ldw	r2,-8(fp)
   14f34:	10c00317 	ldw	r3,12(r2)
   14f38:	e0bffe17 	ldw	r2,-8(fp)
   14f3c:	11000517 	ldw	r4,20(r2)
   14f40:	183ee83a 	callr	r3
   14f44:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14f48:	e0bffd17 	ldw	r2,-12(fp)
   14f4c:	1004c03a 	cmpne	r2,r2,zero
   14f50:	1000031e 	bne	r2,zero,14f60 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14f54:	e13ffe17 	ldw	r4,-8(fp)
   14f58:	0014e180 	call	14e18 <alt_alarm_stop>
   14f5c:	00000d06 	br	14f94 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   14f60:	e0bffe17 	ldw	r2,-8(fp)
   14f64:	10c00217 	ldw	r3,8(r2)
   14f68:	e0bffd17 	ldw	r2,-12(fp)
   14f6c:	1887883a 	add	r3,r3,r2
   14f70:	e0bffe17 	ldw	r2,-8(fp)
   14f74:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14f78:	e0bffe17 	ldw	r2,-8(fp)
   14f7c:	10c00217 	ldw	r3,8(r2)
   14f80:	d0a03f17 	ldw	r2,-32516(gp)
   14f84:	1880032e 	bgeu	r3,r2,14f94 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   14f88:	e0fffe17 	ldw	r3,-8(fp)
   14f8c:	00800044 	movi	r2,1
   14f90:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14f94:	e0bfff17 	ldw	r2,-4(fp)
   14f98:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14f9c:	d0e01504 	addi	r3,gp,-32684
   14fa0:	e0bffe17 	ldw	r2,-8(fp)
   14fa4:	10ffcc1e 	bne	r2,r3,14ed8 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   14fa8:	e037883a 	mov	sp,fp
   14fac:	dfc00117 	ldw	ra,4(sp)
   14fb0:	df000017 	ldw	fp,0(sp)
   14fb4:	dec00204 	addi	sp,sp,8
   14fb8:	f800283a 	ret

00014fbc <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   14fbc:	deffff04 	addi	sp,sp,-4
   14fc0:	df000015 	stw	fp,0(sp)
   14fc4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14fc8:	000170fa 	wrctl	ienable,zero
}
   14fcc:	e037883a 	mov	sp,fp
   14fd0:	df000017 	ldw	fp,0(sp)
   14fd4:	dec00104 	addi	sp,sp,4
   14fd8:	f800283a 	ret

00014fdc <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14fdc:	defff704 	addi	sp,sp,-36
   14fe0:	dfc00815 	stw	ra,32(sp)
   14fe4:	df000715 	stw	fp,28(sp)
   14fe8:	df000704 	addi	fp,sp,28
   14fec:	e13ffc15 	stw	r4,-16(fp)
   14ff0:	e17ffd15 	stw	r5,-12(fp)
   14ff4:	e1bffe15 	stw	r6,-8(fp)
   14ff8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14ffc:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15000:	e0bffc17 	ldw	r2,-16(fp)
   15004:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   15008:	e1bfff17 	ldw	r6,-4(fp)
   1500c:	00800074 	movhi	r2,1
   15010:	1094e004 	addi	r2,r2,21376
   15014:	d8800015 	stw	r2,0(sp)
   15018:	e13ffa17 	ldw	r4,-24(fp)
   1501c:	e17ffe17 	ldw	r5,-8(fp)
   15020:	e1c00217 	ldw	r7,8(fp)
   15024:	000fdc40 	call	fdc4 <alt_flash_program_block>
   15028:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   1502c:	e0bffb17 	ldw	r2,-20(fp)
}
   15030:	e037883a 	mov	sp,fp
   15034:	dfc00117 	ldw	ra,4(sp)
   15038:	df000017 	ldw	fp,0(sp)
   1503c:	dec00204 	addi	sp,sp,8
   15040:	f800283a 	ret

00015044 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   15044:	defff804 	addi	sp,sp,-32
   15048:	dfc00715 	stw	ra,28(sp)
   1504c:	df000615 	stw	fp,24(sp)
   15050:	df000604 	addi	fp,sp,24
   15054:	e13ffe15 	stw	r4,-8(fp)
   15058:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1505c:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15060:	e0bffe17 	ldw	r2,-8(fp)
   15064:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   15068:	e0bffa17 	ldw	r2,-24(fp)
   1506c:	10c03317 	ldw	r3,204(r2)
   15070:	e0bffa17 	ldw	r2,-24(fp)
   15074:	11000a17 	ldw	r4,40(r2)
   15078:	01415544 	movi	r5,1365
   1507c:	01802a84 	movi	r6,170
   15080:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   15084:	e0bffa17 	ldw	r2,-24(fp)
   15088:	10c03317 	ldw	r3,204(r2)
   1508c:	e0bffa17 	ldw	r2,-24(fp)
   15090:	11000a17 	ldw	r4,40(r2)
   15094:	0140aa84 	movi	r5,682
   15098:	01801544 	movi	r6,85
   1509c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   150a0:	e0bffa17 	ldw	r2,-24(fp)
   150a4:	10c03317 	ldw	r3,204(r2)
   150a8:	e0bffa17 	ldw	r2,-24(fp)
   150ac:	11000a17 	ldw	r4,40(r2)
   150b0:	01415544 	movi	r5,1365
   150b4:	01802004 	movi	r6,128
   150b8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   150bc:	e0bffa17 	ldw	r2,-24(fp)
   150c0:	10c03317 	ldw	r3,204(r2)
   150c4:	e0bffa17 	ldw	r2,-24(fp)
   150c8:	11000a17 	ldw	r4,40(r2)
   150cc:	01415544 	movi	r5,1365
   150d0:	01802a84 	movi	r6,170
   150d4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   150d8:	e0bffa17 	ldw	r2,-24(fp)
   150dc:	10c03317 	ldw	r3,204(r2)
   150e0:	e0bffa17 	ldw	r2,-24(fp)
   150e4:	11000a17 	ldw	r4,40(r2)
   150e8:	0140aa84 	movi	r5,682
   150ec:	01801544 	movi	r6,85
   150f0:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   150f4:	e0bffa17 	ldw	r2,-24(fp)
   150f8:	11803517 	ldw	r6,212(r2)
   150fc:	e0bffa17 	ldw	r2,-24(fp)
   15100:	10800a17 	ldw	r2,40(r2)
   15104:	1007883a 	mov	r3,r2
   15108:	e0bfff17 	ldw	r2,-4(fp)
   1510c:	1889883a 	add	r4,r3,r2
   15110:	01400c04 	movi	r5,48
   15114:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   15118:	0109c404 	movi	r4,10000
   1511c:	000f24c0 	call	f24c <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   15120:	00800c84 	movi	r2,50
   15124:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15128:	e0bffa17 	ldw	r2,-24(fp)
   1512c:	10800a17 	ldw	r2,40(r2)
   15130:	1007883a 	mov	r3,r2
   15134:	e0bfff17 	ldw	r2,-4(fp)
   15138:	1885883a 	add	r2,r3,r2
   1513c:	10800023 	ldbuio	r2,0(r2)
   15140:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   15144:	0100fa04 	movi	r4,1000
   15148:	000f24c0 	call	f24c <usleep>
    timeout--;
   1514c:	e0bffb17 	ldw	r2,-20(fp)
   15150:	10bfffc4 	addi	r2,r2,-1
   15154:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   15158:	e0bffd03 	ldbu	r2,-12(fp)
   1515c:	10803fcc 	andi	r2,r2,255
   15160:	1080020c 	andi	r2,r2,8
   15164:	1004c03a 	cmpne	r2,r2,zero
   15168:	1000031e 	bne	r2,zero,15178 <alt_erase_block_amd+0x134>
   1516c:	e0bffb17 	ldw	r2,-20(fp)
   15170:	10800048 	cmpgei	r2,r2,1
   15174:	103fec1e 	bne	r2,zero,15128 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   15178:	e0bffa17 	ldw	r2,-24(fp)
   1517c:	10803117 	ldw	r2,196(r2)
   15180:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   15184:	00001706 	br	151e4 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15188:	e0bffa17 	ldw	r2,-24(fp)
   1518c:	10800a17 	ldw	r2,40(r2)
   15190:	1007883a 	mov	r3,r2
   15194:	e0bfff17 	ldw	r2,-4(fp)
   15198:	1885883a 	add	r2,r3,r2
   1519c:	10800023 	ldbuio	r2,0(r2)
   151a0:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   151a4:	e0bffd03 	ldbu	r2,-12(fp)
   151a8:	10803fcc 	andi	r2,r2,255
   151ac:	1080201c 	xori	r2,r2,128
   151b0:	10bfe004 	addi	r2,r2,-128
   151b4:	1004803a 	cmplt	r2,r2,zero
   151b8:	10000d1e 	bne	r2,zero,151f0 <alt_erase_block_amd+0x1ac>
   151bc:	e0bffd03 	ldbu	r2,-12(fp)
   151c0:	10803fcc 	andi	r2,r2,255
   151c4:	1080080c 	andi	r2,r2,32
   151c8:	1004c03a 	cmpne	r2,r2,zero
   151cc:	1000081e 	bne	r2,zero,151f0 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   151d0:	0100fa04 	movi	r4,1000
   151d4:	000f24c0 	call	f24c <usleep>
    timeout -= 1000;
   151d8:	e0bffb17 	ldw	r2,-20(fp)
   151dc:	10bf0604 	addi	r2,r2,-1000
   151e0:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   151e4:	e0bffb17 	ldw	r2,-20(fp)
   151e8:	10800048 	cmpgei	r2,r2,1
   151ec:	103fe61e 	bne	r2,zero,15188 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   151f0:	e0bffb17 	ldw	r2,-20(fp)
   151f4:	10800048 	cmpgei	r2,r2,1
   151f8:	1000031e 	bne	r2,zero,15208 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   151fc:	00bfe304 	movi	r2,-116
   15200:	e0bffc15 	stw	r2,-16(fp)
   15204:	00000f06 	br	15244 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15208:	e0bffa17 	ldw	r2,-24(fp)
   1520c:	10800a17 	ldw	r2,40(r2)
   15210:	1007883a 	mov	r3,r2
   15214:	e0bfff17 	ldw	r2,-4(fp)
   15218:	1885883a 	add	r2,r3,r2
   1521c:	10800023 	ldbuio	r2,0(r2)
   15220:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   15224:	e0bffd03 	ldbu	r2,-12(fp)
   15228:	10803fcc 	andi	r2,r2,255
   1522c:	1080201c 	xori	r2,r2,128
   15230:	10bfe004 	addi	r2,r2,-128
   15234:	1004803a 	cmplt	r2,r2,zero
   15238:	1000021e 	bne	r2,zero,15244 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   1523c:	00bffec4 	movi	r2,-5
   15240:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   15244:	e0bffc17 	ldw	r2,-16(fp)
}
   15248:	e037883a 	mov	sp,fp
   1524c:	dfc00117 	ldw	ra,4(sp)
   15250:	df000017 	ldw	fp,0(sp)
   15254:	dec00204 	addi	sp,sp,8
   15258:	f800283a 	ret

0001525c <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1525c:	defff804 	addi	sp,sp,-32
   15260:	dfc00715 	stw	ra,28(sp)
   15264:	df000615 	stw	fp,24(sp)
   15268:	df000604 	addi	fp,sp,24
   1526c:	e13ffd15 	stw	r4,-12(fp)
   15270:	e17ffe15 	stw	r5,-8(fp)
   15274:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   15278:	e0bffd17 	ldw	r2,-12(fp)
   1527c:	10803017 	ldw	r2,192(r2)
   15280:	10801924 	muli	r2,r2,100
   15284:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   15288:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1528c:	e0bffd17 	ldw	r2,-12(fp)
   15290:	10800a17 	ldw	r2,40(r2)
   15294:	1007883a 	mov	r3,r2
   15298:	e0bffe17 	ldw	r2,-8(fp)
   1529c:	1885883a 	add	r2,r3,r2
   152a0:	10800023 	ldbuio	r2,0(r2)
   152a4:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   152a8:	00001706 	br	15308 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   152ac:	e0bffc03 	ldbu	r2,-16(fp)
   152b0:	10803fcc 	andi	r2,r2,255
   152b4:	10c0200c 	andi	r3,r2,128
   152b8:	e0bfff03 	ldbu	r2,-4(fp)
   152bc:	1080200c 	andi	r2,r2,128
   152c0:	18801426 	beq	r3,r2,15314 <alt_wait_for_command_to_complete_amd+0xb8>
   152c4:	e0bffc03 	ldbu	r2,-16(fp)
   152c8:	10803fcc 	andi	r2,r2,255
   152cc:	1080080c 	andi	r2,r2,32
   152d0:	1004c03a 	cmpne	r2,r2,zero
   152d4:	10000f1e 	bne	r2,zero,15314 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   152d8:	01000044 	movi	r4,1
   152dc:	000f24c0 	call	f24c <usleep>
    timeout--;
   152e0:	e0bffb17 	ldw	r2,-20(fp)
   152e4:	10bfffc4 	addi	r2,r2,-1
   152e8:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   152ec:	e0bffd17 	ldw	r2,-12(fp)
   152f0:	10800a17 	ldw	r2,40(r2)
   152f4:	1007883a 	mov	r3,r2
   152f8:	e0bffe17 	ldw	r2,-8(fp)
   152fc:	1885883a 	add	r2,r3,r2
   15300:	10800023 	ldbuio	r2,0(r2)
   15304:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   15308:	e0bffb17 	ldw	r2,-20(fp)
   1530c:	10800048 	cmpgei	r2,r2,1
   15310:	103fe61e 	bne	r2,zero,152ac <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   15314:	e0bffb17 	ldw	r2,-20(fp)
   15318:	1004c03a 	cmpne	r2,r2,zero
   1531c:	1000031e 	bne	r2,zero,1532c <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   15320:	00bfe304 	movi	r2,-116
   15324:	e0bffa15 	stw	r2,-24(fp)
   15328:	00000f06 	br	15368 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1532c:	e0bffd17 	ldw	r2,-12(fp)
   15330:	10800a17 	ldw	r2,40(r2)
   15334:	1007883a 	mov	r3,r2
   15338:	e0bffe17 	ldw	r2,-8(fp)
   1533c:	1885883a 	add	r2,r3,r2
   15340:	10800023 	ldbuio	r2,0(r2)
   15344:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   15348:	e0bffc03 	ldbu	r2,-16(fp)
   1534c:	10803fcc 	andi	r2,r2,255
   15350:	10c0200c 	andi	r3,r2,128
   15354:	e0bfff03 	ldbu	r2,-4(fp)
   15358:	1080200c 	andi	r2,r2,128
   1535c:	18800226 	beq	r3,r2,15368 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   15360:	00bffec4 	movi	r2,-5
   15364:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   15368:	e0bffa17 	ldw	r2,-24(fp)
}
   1536c:	e037883a 	mov	sp,fp
   15370:	dfc00117 	ldw	ra,4(sp)
   15374:	df000017 	ldw	fp,0(sp)
   15378:	dec00204 	addi	sp,sp,8
   1537c:	f800283a 	ret

00015380 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   15380:	defff904 	addi	sp,sp,-28
   15384:	dfc00615 	stw	ra,24(sp)
   15388:	df000515 	stw	fp,20(sp)
   1538c:	df000504 	addi	fp,sp,20
   15390:	e13ffd15 	stw	r4,-12(fp)
   15394:	e17ffe15 	stw	r5,-8(fp)
   15398:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1539c:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   153a0:	e0bffd17 	ldw	r2,-12(fp)
   153a4:	10c03317 	ldw	r3,204(r2)
   153a8:	e0bffd17 	ldw	r2,-12(fp)
   153ac:	11000a17 	ldw	r4,40(r2)
   153b0:	01415544 	movi	r5,1365
   153b4:	01802a84 	movi	r6,170
   153b8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   153bc:	e0bffd17 	ldw	r2,-12(fp)
   153c0:	10c03317 	ldw	r3,204(r2)
   153c4:	e0bffd17 	ldw	r2,-12(fp)
   153c8:	11000a17 	ldw	r4,40(r2)
   153cc:	0140aa84 	movi	r5,682
   153d0:	01801544 	movi	r6,85
   153d4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   153d8:	e0bffd17 	ldw	r2,-12(fp)
   153dc:	10c03317 	ldw	r3,204(r2)
   153e0:	e0bffd17 	ldw	r2,-12(fp)
   153e4:	11000a17 	ldw	r4,40(r2)
   153e8:	01415544 	movi	r5,1365
   153ec:	01802804 	movi	r6,160
   153f0:	183ee83a 	callr	r3
  
  value = *src_addr;
   153f4:	e0bfff17 	ldw	r2,-4(fp)
   153f8:	10800003 	ldbu	r2,0(r2)
   153fc:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   15400:	e13ffd17 	ldw	r4,-12(fp)
   15404:	e17ffe17 	ldw	r5,-8(fp)
   15408:	e1bfff17 	ldw	r6,-4(fp)
   1540c:	000fc600 	call	fc60 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   15410:	e1bffb03 	ldbu	r6,-20(fp)
   15414:	e13ffd17 	ldw	r4,-12(fp)
   15418:	e17ffe17 	ldw	r5,-8(fp)
   1541c:	001525c0 	call	1525c <alt_wait_for_command_to_complete_amd>
   15420:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   15424:	e0bffc17 	ldw	r2,-16(fp)
  
}
   15428:	e037883a 	mov	sp,fp
   1542c:	dfc00117 	ldw	ra,4(sp)
   15430:	df000017 	ldw	fp,0(sp)
   15434:	dec00204 	addi	sp,sp,8
   15438:	f800283a 	ret

0001543c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1543c:	defff704 	addi	sp,sp,-36
   15440:	dfc00815 	stw	ra,32(sp)
   15444:	df000715 	stw	fp,28(sp)
   15448:	df000704 	addi	fp,sp,28
   1544c:	e13ffc15 	stw	r4,-16(fp)
   15450:	e17ffd15 	stw	r5,-12(fp)
   15454:	e1bffe15 	stw	r6,-8(fp)
   15458:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1545c:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15460:	e0bffc17 	ldw	r2,-16(fp)
   15464:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   15468:	e13ffa17 	ldw	r4,-24(fp)
   1546c:	e17ffd17 	ldw	r5,-12(fp)
   15470:	00156340 	call	15634 <alt_unlock_block_intel>
   15474:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   15478:	e0bffb17 	ldw	r2,-20(fp)
   1547c:	1004c03a 	cmpne	r2,r2,zero
   15480:	1000091e 	bne	r2,zero,154a8 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   15484:	e1bfff17 	ldw	r6,-4(fp)
   15488:	00800074 	movhi	r2,1
   1548c:	1095f004 	addi	r2,r2,22464
   15490:	d8800015 	stw	r2,0(sp)
   15494:	e13ffa17 	ldw	r4,-24(fp)
   15498:	e17ffe17 	ldw	r5,-8(fp)
   1549c:	e1c00217 	ldw	r7,8(fp)
   154a0:	000fdc40 	call	fdc4 <alt_flash_program_block>
   154a4:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   154a8:	e0bffb17 	ldw	r2,-20(fp)
}
   154ac:	e037883a 	mov	sp,fp
   154b0:	dfc00117 	ldw	ra,4(sp)
   154b4:	df000017 	ldw	fp,0(sp)
   154b8:	dec00204 	addi	sp,sp,8
   154bc:	f800283a 	ret

000154c0 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   154c0:	defff804 	addi	sp,sp,-32
   154c4:	dfc00715 	stw	ra,28(sp)
   154c8:	df000615 	stw	fp,24(sp)
   154cc:	df000604 	addi	fp,sp,24
   154d0:	e13ffe15 	stw	r4,-8(fp)
   154d4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   154d8:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   154dc:	e0bffe17 	ldw	r2,-8(fp)
   154e0:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   154e4:	e0bffb17 	ldw	r2,-20(fp)
   154e8:	10803117 	ldw	r2,196(r2)
   154ec:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   154f0:	e13ffb17 	ldw	r4,-20(fp)
   154f4:	e17fff17 	ldw	r5,-4(fp)
   154f8:	00156340 	call	15634 <alt_unlock_block_intel>
   154fc:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   15500:	e0bffc17 	ldw	r2,-16(fp)
   15504:	1004c03a 	cmpne	r2,r2,zero
   15508:	1000441e 	bne	r2,zero,1561c <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1550c:	e0bffb17 	ldw	r2,-20(fp)
   15510:	11803517 	ldw	r6,212(r2)
   15514:	e0bffb17 	ldw	r2,-20(fp)
   15518:	10800a17 	ldw	r2,40(r2)
   1551c:	1007883a 	mov	r3,r2
   15520:	e0bfff17 	ldw	r2,-4(fp)
   15524:	1889883a 	add	r4,r3,r2
   15528:	01400804 	movi	r5,32
   1552c:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   15530:	e0bffb17 	ldw	r2,-20(fp)
   15534:	11803517 	ldw	r6,212(r2)
   15538:	e0bffb17 	ldw	r2,-20(fp)
   1553c:	10800a17 	ldw	r2,40(r2)
   15540:	1007883a 	mov	r3,r2
   15544:	e0bfff17 	ldw	r2,-4(fp)
   15548:	1889883a 	add	r4,r3,r2
   1554c:	01403404 	movi	r5,208
   15550:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15554:	e0bffb17 	ldw	r2,-20(fp)
   15558:	10800a17 	ldw	r2,40(r2)
   1555c:	1007883a 	mov	r3,r2
   15560:	e0bfff17 	ldw	r2,-4(fp)
   15564:	1885883a 	add	r2,r3,r2
   15568:	10800023 	ldbuio	r2,0(r2)
   1556c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   15570:	e0bffd03 	ldbu	r2,-12(fp)
   15574:	10803fcc 	andi	r2,r2,255
   15578:	1080201c 	xori	r2,r2,128
   1557c:	10bfe004 	addi	r2,r2,-128
   15580:	1004803a 	cmplt	r2,r2,zero
   15584:	1000081e 	bne	r2,zero,155a8 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   15588:	0100fa04 	movi	r4,1000
   1558c:	000f24c0 	call	f24c <usleep>
      timeout -= 1000;
   15590:	e0bffa17 	ldw	r2,-24(fp)
   15594:	10bf0604 	addi	r2,r2,-1000
   15598:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   1559c:	e0bffa17 	ldw	r2,-24(fp)
   155a0:	10800048 	cmpgei	r2,r2,1
   155a4:	103feb1e 	bne	r2,zero,15554 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   155a8:	e0bffa17 	ldw	r2,-24(fp)
   155ac:	10800048 	cmpgei	r2,r2,1
   155b0:	1000031e 	bne	r2,zero,155c0 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   155b4:	00bfe304 	movi	r2,-116
   155b8:	e0bffc15 	stw	r2,-16(fp)
   155bc:	00000e06 	br	155f8 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   155c0:	e0bffd03 	ldbu	r2,-12(fp)
   155c4:	10803fcc 	andi	r2,r2,255
   155c8:	10801fcc 	andi	r2,r2,127
   155cc:	1005003a 	cmpeq	r2,r2,zero
   155d0:	1000091e 	bne	r2,zero,155f8 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   155d4:	00bffec4 	movi	r2,-5
   155d8:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   155dc:	e0bffb17 	ldw	r2,-20(fp)
   155e0:	10800a17 	ldw	r2,40(r2)
   155e4:	1007883a 	mov	r3,r2
   155e8:	e0bfff17 	ldw	r2,-4(fp)
   155ec:	1885883a 	add	r2,r3,r2
   155f0:	10800023 	ldbuio	r2,0(r2)
   155f4:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   155f8:	e0bffb17 	ldw	r2,-20(fp)
   155fc:	11803517 	ldw	r6,212(r2)
   15600:	e0bffb17 	ldw	r2,-20(fp)
   15604:	10800a17 	ldw	r2,40(r2)
   15608:	1007883a 	mov	r3,r2
   1560c:	e0bfff17 	ldw	r2,-4(fp)
   15610:	1889883a 	add	r4,r3,r2
   15614:	01403fc4 	movi	r5,255
   15618:	303ee83a 	callr	r6
  }
  
  return ret_code;
   1561c:	e0bffc17 	ldw	r2,-16(fp)
}
   15620:	e037883a 	mov	sp,fp
   15624:	dfc00117 	ldw	ra,4(sp)
   15628:	df000017 	ldw	fp,0(sp)
   1562c:	dec00204 	addi	sp,sp,8
   15630:	f800283a 	ret

00015634 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   15634:	defff904 	addi	sp,sp,-28
   15638:	dfc00615 	stw	ra,24(sp)
   1563c:	df000515 	stw	fp,20(sp)
   15640:	df000504 	addi	fp,sp,20
   15644:	e13ffe15 	stw	r4,-8(fp)
   15648:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1564c:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   15650:	e0bffe17 	ldw	r2,-8(fp)
   15654:	10803017 	ldw	r2,192(r2)
   15658:	10801924 	muli	r2,r2,100
   1565c:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   15660:	e0bffe17 	ldw	r2,-8(fp)
   15664:	11803517 	ldw	r6,212(r2)
   15668:	e0bffe17 	ldw	r2,-8(fp)
   1566c:	10800a17 	ldw	r2,40(r2)
   15670:	1007883a 	mov	r3,r2
   15674:	e0bfff17 	ldw	r2,-4(fp)
   15678:	1889883a 	add	r4,r3,r2
   1567c:	01402404 	movi	r5,144
   15680:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   15684:	e0bffe17 	ldw	r2,-8(fp)
   15688:	10800a17 	ldw	r2,40(r2)
   1568c:	1007883a 	mov	r3,r2
   15690:	e0bfff17 	ldw	r2,-4(fp)
   15694:	1885883a 	add	r2,r3,r2
   15698:	10800104 	addi	r2,r2,4
   1569c:	10800023 	ldbuio	r2,0(r2)
   156a0:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   156a4:	e0bffd43 	ldbu	r2,-11(fp)
   156a8:	1080004c 	andi	r2,r2,1
   156ac:	10803fcc 	andi	r2,r2,255
   156b0:	1005003a 	cmpeq	r2,r2,zero
   156b4:	1000331e 	bne	r2,zero,15784 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   156b8:	e0bffe17 	ldw	r2,-8(fp)
   156bc:	11803517 	ldw	r6,212(r2)
   156c0:	e0bffe17 	ldw	r2,-8(fp)
   156c4:	10800a17 	ldw	r2,40(r2)
   156c8:	1007883a 	mov	r3,r2
   156cc:	e0bfff17 	ldw	r2,-4(fp)
   156d0:	1889883a 	add	r4,r3,r2
   156d4:	01401804 	movi	r5,96
   156d8:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   156dc:	e0bffe17 	ldw	r2,-8(fp)
   156e0:	11803517 	ldw	r6,212(r2)
   156e4:	e0bffe17 	ldw	r2,-8(fp)
   156e8:	10800a17 	ldw	r2,40(r2)
   156ec:	1007883a 	mov	r3,r2
   156f0:	e0bfff17 	ldw	r2,-4(fp)
   156f4:	1889883a 	add	r4,r3,r2
   156f8:	01403404 	movi	r5,208
   156fc:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15700:	e0bffe17 	ldw	r2,-8(fp)
   15704:	10800a17 	ldw	r2,40(r2)
   15708:	1007883a 	mov	r3,r2
   1570c:	e0bfff17 	ldw	r2,-4(fp)
   15710:	1885883a 	add	r2,r3,r2
   15714:	10800023 	ldbuio	r2,0(r2)
   15718:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1571c:	e0bffd03 	ldbu	r2,-12(fp)
   15720:	10803fcc 	andi	r2,r2,255
   15724:	1080201c 	xori	r2,r2,128
   15728:	10bfe004 	addi	r2,r2,-128
   1572c:	1004803a 	cmplt	r2,r2,zero
   15730:	1000081e 	bne	r2,zero,15754 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   15734:	e0bffb17 	ldw	r2,-20(fp)
   15738:	10bfffc4 	addi	r2,r2,-1
   1573c:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   15740:	01000044 	movi	r4,1
   15744:	000f24c0 	call	f24c <usleep>
    }while(timeout > 0);
   15748:	e0bffb17 	ldw	r2,-20(fp)
   1574c:	10800048 	cmpgei	r2,r2,1
   15750:	103feb1e 	bne	r2,zero,15700 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   15754:	e0bffb17 	ldw	r2,-20(fp)
   15758:	1004c03a 	cmpne	r2,r2,zero
   1575c:	1000031e 	bne	r2,zero,1576c <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   15760:	00bfe304 	movi	r2,-116
   15764:	e0bffc15 	stw	r2,-16(fp)
   15768:	00000606 	br	15784 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   1576c:	e0bffd03 	ldbu	r2,-12(fp)
   15770:	10801fcc 	andi	r2,r2,127
   15774:	1005003a 	cmpeq	r2,r2,zero
   15778:	1000021e 	bne	r2,zero,15784 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1577c:	00bffec4 	movi	r2,-5
   15780:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15784:	e0bffe17 	ldw	r2,-8(fp)
   15788:	11803517 	ldw	r6,212(r2)
   1578c:	e0bffe17 	ldw	r2,-8(fp)
   15790:	10800a17 	ldw	r2,40(r2)
   15794:	1007883a 	mov	r3,r2
   15798:	e0bfff17 	ldw	r2,-4(fp)
   1579c:	1889883a 	add	r4,r3,r2
   157a0:	01403fc4 	movi	r5,255
   157a4:	303ee83a 	callr	r6

  return ret_code;
   157a8:	e0bffc17 	ldw	r2,-16(fp)
}
   157ac:	e037883a 	mov	sp,fp
   157b0:	dfc00117 	ldw	ra,4(sp)
   157b4:	df000017 	ldw	fp,0(sp)
   157b8:	dec00204 	addi	sp,sp,8
   157bc:	f800283a 	ret

000157c0 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   157c0:	defff904 	addi	sp,sp,-28
   157c4:	dfc00615 	stw	ra,24(sp)
   157c8:	df000515 	stw	fp,20(sp)
   157cc:	df000504 	addi	fp,sp,20
   157d0:	e13ffd15 	stw	r4,-12(fp)
   157d4:	e17ffe15 	stw	r5,-8(fp)
   157d8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   157dc:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   157e0:	e0bffd17 	ldw	r2,-12(fp)
   157e4:	11803517 	ldw	r6,212(r2)
   157e8:	e0bffd17 	ldw	r2,-12(fp)
   157ec:	10800a17 	ldw	r2,40(r2)
   157f0:	1007883a 	mov	r3,r2
   157f4:	e0bffe17 	ldw	r2,-8(fp)
   157f8:	1889883a 	add	r4,r3,r2
   157fc:	01401004 	movi	r5,64
   15800:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   15804:	e13ffd17 	ldw	r4,-12(fp)
   15808:	e17ffe17 	ldw	r5,-8(fp)
   1580c:	e1bfff17 	ldw	r6,-4(fp)
   15810:	000fc600 	call	fc60 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   15814:	e0bffd17 	ldw	r2,-12(fp)
   15818:	10800a17 	ldw	r2,40(r2)
   1581c:	1007883a 	mov	r3,r2
   15820:	e0bffe17 	ldw	r2,-8(fp)
   15824:	1885883a 	add	r2,r3,r2
   15828:	10800023 	ldbuio	r2,0(r2)
   1582c:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   15830:	e0bffb03 	ldbu	r2,-20(fp)
   15834:	10803fcc 	andi	r2,r2,255
   15838:	1080201c 	xori	r2,r2,128
   1583c:	10bfe004 	addi	r2,r2,-128
   15840:	1004403a 	cmpge	r2,r2,zero
   15844:	103ff31e 	bne	r2,zero,15814 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   15848:	e0bffb03 	ldbu	r2,-20(fp)
   1584c:	10801fcc 	andi	r2,r2,127
   15850:	1005003a 	cmpeq	r2,r2,zero
   15854:	1000021e 	bne	r2,zero,15860 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   15858:	00bffec4 	movi	r2,-5
   1585c:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   15860:	e0bffd17 	ldw	r2,-12(fp)
   15864:	11803517 	ldw	r6,212(r2)
   15868:	e0bffd17 	ldw	r2,-12(fp)
   1586c:	10800a17 	ldw	r2,40(r2)
   15870:	1007883a 	mov	r3,r2
   15874:	e0bffe17 	ldw	r2,-8(fp)
   15878:	1889883a 	add	r4,r3,r2
   1587c:	01403fc4 	movi	r5,255
   15880:	303ee83a 	callr	r6
  
  return ret_code;
   15884:	e0bffc17 	ldw	r2,-16(fp)
}
   15888:	e037883a 	mov	sp,fp
   1588c:	dfc00117 	ldw	ra,4(sp)
   15890:	df000017 	ldw	fp,0(sp)
   15894:	dec00204 	addi	sp,sp,8
   15898:	f800283a 	ret

0001589c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1589c:	defffa04 	addi	sp,sp,-24
   158a0:	dfc00515 	stw	ra,20(sp)
   158a4:	df000415 	stw	fp,16(sp)
   158a8:	df000404 	addi	fp,sp,16
   158ac:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   158b0:	00820034 	movhi	r2,2048
   158b4:	10892e04 	addi	r2,r2,9400
   158b8:	10800017 	ldw	r2,0(r2)
   158bc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   158c0:	00003306 	br	15990 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   158c4:	e0bffd17 	ldw	r2,-12(fp)
   158c8:	11000217 	ldw	r4,8(r2)
   158cc:	00054f80 	call	54f8 <strlen>
   158d0:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   158d4:	e0bffd17 	ldw	r2,-12(fp)
   158d8:	10c00217 	ldw	r3,8(r2)
   158dc:	e0bffc17 	ldw	r2,-16(fp)
   158e0:	1885883a 	add	r2,r3,r2
   158e4:	10bfffc4 	addi	r2,r2,-1
   158e8:	10800003 	ldbu	r2,0(r2)
   158ec:	10803fcc 	andi	r2,r2,255
   158f0:	1080201c 	xori	r2,r2,128
   158f4:	10bfe004 	addi	r2,r2,-128
   158f8:	10800bd8 	cmpnei	r2,r2,47
   158fc:	1000031e 	bne	r2,zero,1590c <alt_find_file+0x70>
    {
      len -= 1;
   15900:	e0bffc17 	ldw	r2,-16(fp)
   15904:	10bfffc4 	addi	r2,r2,-1
   15908:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1590c:	e0bffc17 	ldw	r2,-16(fp)
   15910:	1007883a 	mov	r3,r2
   15914:	e0bffe17 	ldw	r2,-8(fp)
   15918:	1885883a 	add	r2,r3,r2
   1591c:	10800003 	ldbu	r2,0(r2)
   15920:	10803fcc 	andi	r2,r2,255
   15924:	1080201c 	xori	r2,r2,128
   15928:	10bfe004 	addi	r2,r2,-128
   1592c:	10800be0 	cmpeqi	r2,r2,47
   15930:	10000a1e 	bne	r2,zero,1595c <alt_find_file+0xc0>
   15934:	e0bffc17 	ldw	r2,-16(fp)
   15938:	1007883a 	mov	r3,r2
   1593c:	e0bffe17 	ldw	r2,-8(fp)
   15940:	1885883a 	add	r2,r3,r2
   15944:	10800003 	ldbu	r2,0(r2)
   15948:	10803fcc 	andi	r2,r2,255
   1594c:	1080201c 	xori	r2,r2,128
   15950:	10bfe004 	addi	r2,r2,-128
   15954:	1004c03a 	cmpne	r2,r2,zero
   15958:	10000a1e 	bne	r2,zero,15984 <alt_find_file+0xe8>
   1595c:	e0bffd17 	ldw	r2,-12(fp)
   15960:	11000217 	ldw	r4,8(r2)
   15964:	e1bffc17 	ldw	r6,-16(fp)
   15968:	e17ffe17 	ldw	r5,-8(fp)
   1596c:	00052200 	call	5220 <memcmp>
   15970:	1004c03a 	cmpne	r2,r2,zero
   15974:	1000031e 	bne	r2,zero,15984 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   15978:	e0bffd17 	ldw	r2,-12(fp)
   1597c:	e0bfff15 	stw	r2,-4(fp)
   15980:	00000806 	br	159a4 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   15984:	e0bffd17 	ldw	r2,-12(fp)
   15988:	10800017 	ldw	r2,0(r2)
   1598c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15990:	00c20034 	movhi	r3,2048
   15994:	18c92e04 	addi	r3,r3,9400
   15998:	e0bffd17 	ldw	r2,-12(fp)
   1599c:	10ffc91e 	bne	r2,r3,158c4 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   159a0:	e03fff15 	stw	zero,-4(fp)
   159a4:	e0bfff17 	ldw	r2,-4(fp)
}
   159a8:	e037883a 	mov	sp,fp
   159ac:	dfc00117 	ldw	ra,4(sp)
   159b0:	df000017 	ldw	fp,0(sp)
   159b4:	dec00204 	addi	sp,sp,8
   159b8:	f800283a 	ret

000159bc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   159bc:	defffc04 	addi	sp,sp,-16
   159c0:	df000315 	stw	fp,12(sp)
   159c4:	df000304 	addi	fp,sp,12
   159c8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   159cc:	00bffa04 	movi	r2,-24
   159d0:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   159d4:	e03ffe15 	stw	zero,-8(fp)
   159d8:	00001e06 	br	15a54 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   159dc:	e0bffe17 	ldw	r2,-8(fp)
   159e0:	00c20034 	movhi	r3,2048
   159e4:	18c3c804 	addi	r3,r3,3872
   159e8:	10800324 	muli	r2,r2,12
   159ec:	10c5883a 	add	r2,r2,r3
   159f0:	10800017 	ldw	r2,0(r2)
   159f4:	1004c03a 	cmpne	r2,r2,zero
   159f8:	1000131e 	bne	r2,zero,15a48 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   159fc:	e0bffe17 	ldw	r2,-8(fp)
   15a00:	00c20034 	movhi	r3,2048
   15a04:	18c3c804 	addi	r3,r3,3872
   15a08:	10800324 	muli	r2,r2,12
   15a0c:	10c7883a 	add	r3,r2,r3
   15a10:	e0bfff17 	ldw	r2,-4(fp)
   15a14:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   15a18:	00820034 	movhi	r2,2048
   15a1c:	10893204 	addi	r2,r2,9416
   15a20:	10c00017 	ldw	r3,0(r2)
   15a24:	e0bffe17 	ldw	r2,-8(fp)
   15a28:	1880040e 	bge	r3,r2,15a3c <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   15a2c:	00c20034 	movhi	r3,2048
   15a30:	18c93204 	addi	r3,r3,9416
   15a34:	e0bffe17 	ldw	r2,-8(fp)
   15a38:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   15a3c:	e0bffe17 	ldw	r2,-8(fp)
   15a40:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   15a44:	00000606 	br	15a60 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15a48:	e0bffe17 	ldw	r2,-8(fp)
   15a4c:	10800044 	addi	r2,r2,1
   15a50:	e0bffe15 	stw	r2,-8(fp)
   15a54:	e0bffe17 	ldw	r2,-8(fp)
   15a58:	10800810 	cmplti	r2,r2,32
   15a5c:	103fdf1e 	bne	r2,zero,159dc <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   15a60:	e0bffd17 	ldw	r2,-12(fp)
}
   15a64:	e037883a 	mov	sp,fp
   15a68:	df000017 	ldw	fp,0(sp)
   15a6c:	dec00104 	addi	sp,sp,4
   15a70:	f800283a 	ret

00015a74 <atexit>:
   15a74:	200b883a 	mov	r5,r4
   15a78:	000d883a 	mov	r6,zero
   15a7c:	0009883a 	mov	r4,zero
   15a80:	000f883a 	mov	r7,zero
   15a84:	0015ac01 	jmpi	15ac0 <__register_exitproc>

00015a88 <exit>:
   15a88:	defffe04 	addi	sp,sp,-8
   15a8c:	000b883a 	mov	r5,zero
   15a90:	dc000015 	stw	r16,0(sp)
   15a94:	dfc00115 	stw	ra,4(sp)
   15a98:	2021883a 	mov	r16,r4
   15a9c:	0015bf80 	call	15bf8 <__call_exitprocs>
   15aa0:	00820034 	movhi	r2,2048
   15aa4:	10892904 	addi	r2,r2,9380
   15aa8:	11000017 	ldw	r4,0(r2)
   15aac:	20800f17 	ldw	r2,60(r4)
   15ab0:	10000126 	beq	r2,zero,15ab8 <exit+0x30>
   15ab4:	103ee83a 	callr	r2
   15ab8:	8009883a 	mov	r4,r16
   15abc:	0015de80 	call	15de8 <_exit>

00015ac0 <__register_exitproc>:
   15ac0:	defffa04 	addi	sp,sp,-24
   15ac4:	00820034 	movhi	r2,2048
   15ac8:	10892904 	addi	r2,r2,9380
   15acc:	dc000015 	stw	r16,0(sp)
   15ad0:	14000017 	ldw	r16,0(r2)
   15ad4:	dd000415 	stw	r20,16(sp)
   15ad8:	2829883a 	mov	r20,r5
   15adc:	81405217 	ldw	r5,328(r16)
   15ae0:	dcc00315 	stw	r19,12(sp)
   15ae4:	dc800215 	stw	r18,8(sp)
   15ae8:	dc400115 	stw	r17,4(sp)
   15aec:	dfc00515 	stw	ra,20(sp)
   15af0:	2023883a 	mov	r17,r4
   15af4:	3027883a 	mov	r19,r6
   15af8:	3825883a 	mov	r18,r7
   15afc:	28002526 	beq	r5,zero,15b94 <__register_exitproc+0xd4>
   15b00:	29000117 	ldw	r4,4(r5)
   15b04:	008007c4 	movi	r2,31
   15b08:	11002716 	blt	r2,r4,15ba8 <__register_exitproc+0xe8>
   15b0c:	8800101e 	bne	r17,zero,15b50 <__register_exitproc+0x90>
   15b10:	2105883a 	add	r2,r4,r4
   15b14:	1085883a 	add	r2,r2,r2
   15b18:	20c00044 	addi	r3,r4,1
   15b1c:	1145883a 	add	r2,r2,r5
   15b20:	0009883a 	mov	r4,zero
   15b24:	15000215 	stw	r20,8(r2)
   15b28:	28c00115 	stw	r3,4(r5)
   15b2c:	2005883a 	mov	r2,r4
   15b30:	dfc00517 	ldw	ra,20(sp)
   15b34:	dd000417 	ldw	r20,16(sp)
   15b38:	dcc00317 	ldw	r19,12(sp)
   15b3c:	dc800217 	ldw	r18,8(sp)
   15b40:	dc400117 	ldw	r17,4(sp)
   15b44:	dc000017 	ldw	r16,0(sp)
   15b48:	dec00604 	addi	sp,sp,24
   15b4c:	f800283a 	ret
   15b50:	29802204 	addi	r6,r5,136
   15b54:	00800044 	movi	r2,1
   15b58:	110e983a 	sll	r7,r2,r4
   15b5c:	30c04017 	ldw	r3,256(r6)
   15b60:	2105883a 	add	r2,r4,r4
   15b64:	1085883a 	add	r2,r2,r2
   15b68:	1185883a 	add	r2,r2,r6
   15b6c:	19c6b03a 	or	r3,r3,r7
   15b70:	14802015 	stw	r18,128(r2)
   15b74:	14c00015 	stw	r19,0(r2)
   15b78:	00800084 	movi	r2,2
   15b7c:	30c04015 	stw	r3,256(r6)
   15b80:	88bfe31e 	bne	r17,r2,15b10 <__register_exitproc+0x50>
   15b84:	30804117 	ldw	r2,260(r6)
   15b88:	11c4b03a 	or	r2,r2,r7
   15b8c:	30804115 	stw	r2,260(r6)
   15b90:	003fdf06 	br	15b10 <__register_exitproc+0x50>
   15b94:	00820234 	movhi	r2,2056
   15b98:	10be2104 	addi	r2,r2,-1916
   15b9c:	100b883a 	mov	r5,r2
   15ba0:	80805215 	stw	r2,328(r16)
   15ba4:	003fd606 	br	15b00 <__register_exitproc+0x40>
   15ba8:	00800034 	movhi	r2,0
   15bac:	10800004 	addi	r2,r2,0
   15bb0:	1000021e 	bne	r2,zero,15bbc <__register_exitproc+0xfc>
   15bb4:	013fffc4 	movi	r4,-1
   15bb8:	003fdc06 	br	15b2c <__register_exitproc+0x6c>
   15bbc:	01006404 	movi	r4,400
   15bc0:	103ee83a 	callr	r2
   15bc4:	1007883a 	mov	r3,r2
   15bc8:	103ffa26 	beq	r2,zero,15bb4 <__register_exitproc+0xf4>
   15bcc:	80805217 	ldw	r2,328(r16)
   15bd0:	180b883a 	mov	r5,r3
   15bd4:	18000115 	stw	zero,4(r3)
   15bd8:	18800015 	stw	r2,0(r3)
   15bdc:	80c05215 	stw	r3,328(r16)
   15be0:	18006215 	stw	zero,392(r3)
   15be4:	18006315 	stw	zero,396(r3)
   15be8:	0009883a 	mov	r4,zero
   15bec:	883fc826 	beq	r17,zero,15b10 <__register_exitproc+0x50>
   15bf0:	003fd706 	br	15b50 <__register_exitproc+0x90>

00015bf4 <register_fini>:
   15bf4:	f800283a 	ret

00015bf8 <__call_exitprocs>:
   15bf8:	00820034 	movhi	r2,2048
   15bfc:	10892904 	addi	r2,r2,9380
   15c00:	10800017 	ldw	r2,0(r2)
   15c04:	defff304 	addi	sp,sp,-52
   15c08:	df000b15 	stw	fp,44(sp)
   15c0c:	d8800115 	stw	r2,4(sp)
   15c10:	00800034 	movhi	r2,0
   15c14:	10800004 	addi	r2,r2,0
   15c18:	1005003a 	cmpeq	r2,r2,zero
   15c1c:	d8800215 	stw	r2,8(sp)
   15c20:	d8800117 	ldw	r2,4(sp)
   15c24:	dd400815 	stw	r21,32(sp)
   15c28:	dd000715 	stw	r20,28(sp)
   15c2c:	10805204 	addi	r2,r2,328
   15c30:	dfc00c15 	stw	ra,48(sp)
   15c34:	ddc00a15 	stw	r23,40(sp)
   15c38:	dd800915 	stw	r22,36(sp)
   15c3c:	dcc00615 	stw	r19,24(sp)
   15c40:	dc800515 	stw	r18,20(sp)
   15c44:	dc400415 	stw	r17,16(sp)
   15c48:	dc000315 	stw	r16,12(sp)
   15c4c:	282b883a 	mov	r21,r5
   15c50:	2039883a 	mov	fp,r4
   15c54:	d8800015 	stw	r2,0(sp)
   15c58:	2829003a 	cmpeq	r20,r5,zero
   15c5c:	d8800117 	ldw	r2,4(sp)
   15c60:	14405217 	ldw	r17,328(r2)
   15c64:	88001026 	beq	r17,zero,15ca8 <__call_exitprocs+0xb0>
   15c68:	ddc00017 	ldw	r23,0(sp)
   15c6c:	88800117 	ldw	r2,4(r17)
   15c70:	8c802204 	addi	r18,r17,136
   15c74:	143fffc4 	addi	r16,r2,-1
   15c78:	80000916 	blt	r16,zero,15ca0 <__call_exitprocs+0xa8>
   15c7c:	05bfffc4 	movi	r22,-1
   15c80:	a000151e 	bne	r20,zero,15cd8 <__call_exitprocs+0xe0>
   15c84:	8409883a 	add	r4,r16,r16
   15c88:	2105883a 	add	r2,r4,r4
   15c8c:	1485883a 	add	r2,r2,r18
   15c90:	10c02017 	ldw	r3,128(r2)
   15c94:	a8c01126 	beq	r21,r3,15cdc <__call_exitprocs+0xe4>
   15c98:	843fffc4 	addi	r16,r16,-1
   15c9c:	85bff81e 	bne	r16,r22,15c80 <__call_exitprocs+0x88>
   15ca0:	d8800217 	ldw	r2,8(sp)
   15ca4:	10003126 	beq	r2,zero,15d6c <__call_exitprocs+0x174>
   15ca8:	dfc00c17 	ldw	ra,48(sp)
   15cac:	df000b17 	ldw	fp,44(sp)
   15cb0:	ddc00a17 	ldw	r23,40(sp)
   15cb4:	dd800917 	ldw	r22,36(sp)
   15cb8:	dd400817 	ldw	r21,32(sp)
   15cbc:	dd000717 	ldw	r20,28(sp)
   15cc0:	dcc00617 	ldw	r19,24(sp)
   15cc4:	dc800517 	ldw	r18,20(sp)
   15cc8:	dc400417 	ldw	r17,16(sp)
   15ccc:	dc000317 	ldw	r16,12(sp)
   15cd0:	dec00d04 	addi	sp,sp,52
   15cd4:	f800283a 	ret
   15cd8:	8409883a 	add	r4,r16,r16
   15cdc:	88c00117 	ldw	r3,4(r17)
   15ce0:	2105883a 	add	r2,r4,r4
   15ce4:	1445883a 	add	r2,r2,r17
   15ce8:	18ffffc4 	addi	r3,r3,-1
   15cec:	11800217 	ldw	r6,8(r2)
   15cf0:	1c001526 	beq	r3,r16,15d48 <__call_exitprocs+0x150>
   15cf4:	10000215 	stw	zero,8(r2)
   15cf8:	303fe726 	beq	r6,zero,15c98 <__call_exitprocs+0xa0>
   15cfc:	00c00044 	movi	r3,1
   15d00:	1c06983a 	sll	r3,r3,r16
   15d04:	90804017 	ldw	r2,256(r18)
   15d08:	8cc00117 	ldw	r19,4(r17)
   15d0c:	1884703a 	and	r2,r3,r2
   15d10:	10001426 	beq	r2,zero,15d64 <__call_exitprocs+0x16c>
   15d14:	90804117 	ldw	r2,260(r18)
   15d18:	1884703a 	and	r2,r3,r2
   15d1c:	10000c1e 	bne	r2,zero,15d50 <__call_exitprocs+0x158>
   15d20:	2105883a 	add	r2,r4,r4
   15d24:	1485883a 	add	r2,r2,r18
   15d28:	11400017 	ldw	r5,0(r2)
   15d2c:	e009883a 	mov	r4,fp
   15d30:	303ee83a 	callr	r6
   15d34:	88800117 	ldw	r2,4(r17)
   15d38:	98bfc81e 	bne	r19,r2,15c5c <__call_exitprocs+0x64>
   15d3c:	b8800017 	ldw	r2,0(r23)
   15d40:	147fd526 	beq	r2,r17,15c98 <__call_exitprocs+0xa0>
   15d44:	003fc506 	br	15c5c <__call_exitprocs+0x64>
   15d48:	8c000115 	stw	r16,4(r17)
   15d4c:	003fea06 	br	15cf8 <__call_exitprocs+0x100>
   15d50:	2105883a 	add	r2,r4,r4
   15d54:	1485883a 	add	r2,r2,r18
   15d58:	11000017 	ldw	r4,0(r2)
   15d5c:	303ee83a 	callr	r6
   15d60:	003ff406 	br	15d34 <__call_exitprocs+0x13c>
   15d64:	303ee83a 	callr	r6
   15d68:	003ff206 	br	15d34 <__call_exitprocs+0x13c>
   15d6c:	88800117 	ldw	r2,4(r17)
   15d70:	1000081e 	bne	r2,zero,15d94 <__call_exitprocs+0x19c>
   15d74:	89000017 	ldw	r4,0(r17)
   15d78:	20000726 	beq	r4,zero,15d98 <__call_exitprocs+0x1a0>
   15d7c:	b9000015 	stw	r4,0(r23)
   15d80:	8809883a 	mov	r4,r17
   15d84:	00000000 	call	0 <__alt_mem_onchip_memory>
   15d88:	bc400017 	ldw	r17,0(r23)
   15d8c:	883fb71e 	bne	r17,zero,15c6c <__call_exitprocs+0x74>
   15d90:	003fc506 	br	15ca8 <__call_exitprocs+0xb0>
   15d94:	89000017 	ldw	r4,0(r17)
   15d98:	882f883a 	mov	r23,r17
   15d9c:	2023883a 	mov	r17,r4
   15da0:	883fb21e 	bne	r17,zero,15c6c <__call_exitprocs+0x74>
   15da4:	003fc006 	br	15ca8 <__call_exitprocs+0xb0>

00015da8 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   15da8:	defffd04 	addi	sp,sp,-12
   15dac:	df000215 	stw	fp,8(sp)
   15db0:	df000204 	addi	fp,sp,8
   15db4:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   15db8:	e0bfff17 	ldw	r2,-4(fp)
   15dbc:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   15dc0:	e0bffe17 	ldw	r2,-8(fp)
   15dc4:	1005003a 	cmpeq	r2,r2,zero
   15dc8:	1000021e 	bne	r2,zero,15dd4 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15dcc:	002af070 	cmpltui	zero,zero,43969
   15dd0:	00000106 	br	15dd8 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   15dd4:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   15dd8:	e037883a 	mov	sp,fp
   15ddc:	df000017 	ldw	fp,0(sp)
   15de0:	dec00104 	addi	sp,sp,4
   15de4:	f800283a 	ret

00015de8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   15de8:	defffd04 	addi	sp,sp,-12
   15dec:	dfc00215 	stw	ra,8(sp)
   15df0:	df000115 	stw	fp,4(sp)
   15df4:	df000104 	addi	fp,sp,4
   15df8:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   15dfc:	e13fff17 	ldw	r4,-4(fp)
   15e00:	0015da80 	call	15da8 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   15e04:	003fff06 	br	15e04 <_exit+0x1c>
   15e08:	00015bf4 	movhi	zero,1391
