

================================================================
== Vivado HLS Report for 'Stream2Mem_8u_1u_s'
================================================================
* Date:           Wed Jan 27 06:08:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_2_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)" [/workspace/finn-hlslib/dma.h:149]   --->   Operation 9 'read' 'out_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %out_V_offset)" [/workspace/finn-hlslib/dma.h:149]   --->   Operation 10 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i32 %out_V_offset1_read to i64" [/workspace/finn-hlslib/dma.h:149]   --->   Operation 11 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.52ns)   --->   "%add_ln149 = add i64 %zext_ln149, %out_V_offset_read" [/workspace/finn-hlslib/dma.h:149]   --->   Operation 12 'add' 'add_ln149' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i8* %out_V, i64 %add_ln149" [/workspace/finn-hlslib/dma.h:149]   --->   Operation 13 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/dma.h:155]   --->   Operation 14 'read' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 15 [1/1] (8.75ns)   --->   "%out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_V_addr, i32 1)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 15 'writereq' 'out_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 16 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %out_V_addr, i8 %tmp_V, i1 true)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 16 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 17 [5/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 17 'writeresp' 'out_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 18 [4/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 18 'writeresp' 'out_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 19 [3/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 19 'writeresp' 'out_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 20 [2/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 20 'writeresp' 'out_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/workspace/finn-hlslib/dma.h:154]   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 25 'writeresp' 'out_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [/workspace/finn-hlslib/dma.h:157]   --->   Operation 26 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:158]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'out_V_offset1' (/workspace/finn-hlslib/dma.h:149) [5]  (0 ns)
	'add' operation ('add_ln149', /workspace/finn-hlslib/dma.h:149) [8]  (3.52 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [15]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [16]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [17]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [17]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [17]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [17]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (/workspace/finn-hlslib/dma.h:156) [17]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
