/// Auto-generated register definitions for Ethernet_MMC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::ethernet_mmc {

// ============================================================================
// Ethernet_MMC - Ethernet: MAC management counters
// Base Address: 0x40028100
// ============================================================================

/// Ethernet_MMC Register Structure
struct Ethernet_MMC_Registers {

    /// Ethernet MMC control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMCCR;

    /// Ethernet MMC receive interrupt register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMCRIR;

    /// Ethernet MMC transmit interrupt register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCTIR;

    /// Ethernet MMC receive interrupt mask register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMCRIMR;

    /// Ethernet MMC transmit interrupt mask register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMCTIMR;
    uint8_t RESERVED_0014[56]; ///< Reserved

    /// Ethernet MMC transmitted good frames after a single collision counter
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCTGFSCCR;

    /// Ethernet MMC transmitted good frames after more than a single collision
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCTGFMSCCR;
    uint8_t RESERVED_0054[20]; ///< Reserved

    /// Ethernet MMC transmitted good frames counter register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCTGFCR;
    uint8_t RESERVED_006C[40]; ///< Reserved

    /// Ethernet MMC received frames with CRC error counter register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCRFCECR;

    /// Ethernet MMC received frames with alignment error counter register
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCRFAECR;
    uint8_t RESERVED_009C[40]; ///< Reserved

    /// MMC received good unicast frames counter register
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MMCRGUFCR;
};

static_assert(sizeof(Ethernet_MMC_Registers) >= 200, "Ethernet_MMC_Registers size mismatch");

/// Ethernet_MMC peripheral instance
inline Ethernet_MMC_Registers* Ethernet_MMC() {
    return reinterpret_cast<Ethernet_MMC_Registers*>(0x40028100);
}

}  // namespace alloy::hal::st::stm32f4::ethernet_mmc
