
---------- Begin Simulation Statistics ----------
simSeconds                                  11.520083                       # Number of seconds simulated (Second)
simTicks                                 11520082768000                       # Number of ticks simulated (Tick)
finalTick                                11520082768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 142980.09                       # Real time elapsed on the host (Second)
hostTickRate                                 80571239                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18096748                       # Number of bytes of host memory used (Byte)
simInsts                                  32324904975                       # Number of instructions simulated (Count)
simOps                                    32634076946                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   226080                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     228242                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1698924399                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.committedInsts                   728088803                       # Number of instructions committed (Count)
system.cpu.numVMExits                          127945                       # total number of KVM exits (Count)
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations (Count)
system.cpu.numExitSignal                         3100                       # exits due to signal delivery (Count)
system.cpu.numMMIO                             124845                       # number of VM exits due to memory mapped IO (Count)
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests (Count)
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO (Count)
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu.numInterrupts                            0                       # number of interrupts delivered (Count)
system.cpu.numHypercalls                            0                       # number of hypercalls (Count)
system.cpu.dcache.demandHits::switch_cpus.data   8259737554                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        8259737554                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data   8274235782                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       8274235782                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data    126071176                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       126071176                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data    127617507                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      127617507                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 4902820279984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 4902820279984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 4902820279984                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 4902820279984                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data   8385808730                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    8385808730                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data   8401853289                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   8401853289                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.015034                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015034                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.015189                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015189                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 38889.303928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 38889.303928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 38418.085381                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 38418.085381                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1632782826                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        96236                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     86337928                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1092                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      18.911536                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    88.128205                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     93095014                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          93095014                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data     31408711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      31408711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data     31408711                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     31408711                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data     94662465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     94662465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data     96107062                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     96107062                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data       268069                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       268069                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 3625550838759                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3625550838759                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 3737813389259                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3737813389259                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data  15705091500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  15705091500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.011288                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011288                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.011439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 38299.772130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 38299.772130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 38892.182442                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 38892.182442                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 58586.003977                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 58586.003977                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               95873948                       # number of replacements (Count)
system.cpu.dcache.CleanSharedReq.missLatency::switch_cpus.data       425000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total       425000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::switch_cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::switch_cpus.data        54464                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total        54464                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::switch_cpus.data     83233060                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     83233060                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::switch_cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus.data  1528.221578                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  1528.221578                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          176                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          176                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       274000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       274000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          182                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          182                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.032967                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.032967                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 45666.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 45666.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       268000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       268000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.032967                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.032967                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data 44666.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 44666.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data   7697411549                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      7697411549                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      8838953                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       8838953                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 386365735500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 386365735500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data   7706250502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   7706250502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.001147                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001147                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 43711.708332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 43711.708332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      4870571                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      4870571                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      3968382                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3968382                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data       250379                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       250379                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 156442878007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 156442878007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data  15705091500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  15705091500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 39422.333336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 39422.333336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 62725.274484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 62725.274484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::switch_cpus.data         1022                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total         1022                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::switch_cpus.data            1                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::switch_cpus.data         1023                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total         1023                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::switch_cpus.data     0.000978                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.000978                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data     14497206                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total      14497206                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data      1546330                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      1546330                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data     16043536                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total     16043536                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.096383                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.096383                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data      1444597                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      1444597                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data 112262550500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 112262550500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.090042                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.090042                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 77712.019684                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 77712.019684                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          151                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          151                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::switch_cpus.data            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::switch_cpus.data        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          154                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          154                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::switch_cpus.data     0.019481                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.019481                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::switch_cpus.data        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::switch_cpus.data        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::switch_cpus.data     0.019481                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.019481                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus.data        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::switch_cpus.data      1205157                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total         1205157                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data        76173                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total         76173                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data   2405073944                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total   2405073944                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data      1281330                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total      1281330                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.059448                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.059448                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data 31573.837764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 31573.837764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::switch_cpus.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data        76167                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total        76167                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data   2328540444                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total   2328540444                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.059444                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.059444                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data 30571.513175                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 30571.513175                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data       469382                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total       469382                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data     85288792                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total     85288792                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data 3350215343319                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 3350215343319                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data     85758174                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total     85758174                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.994527                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.994527                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 39280.839425                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 39280.839425                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::switch_cpus.data           61                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           61                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data     85288731                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total     85288731                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data 3264922199819                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 3264922199819                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.994526                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.994526                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 38280.815783                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 38280.815783                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    561856623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      561856623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data     31943431                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     31943431                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 1166239201165                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1166239201165                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    593800054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    593800054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.053795                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.053795                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 36509.515874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 36509.515874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data     26538079                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     26538079                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      5405352                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5405352                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data        17690                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        17690                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 204185760933                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 204185760933                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.009103                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009103                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 37774.738987                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37774.738987                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           804.040624                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           8371775285                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           95874972                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              87.319716                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        2471416858000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data   804.040624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.785196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.785196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.tagAccesses        33708632648                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       33708632648                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.demandHits::switch_cpus.inst   2117517780                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2117517780                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst   2117517780                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2117517780                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst      2938477                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         2938477                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst      2938477                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        2938477                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst 124669014257                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 124669014257                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst 124669014257                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 124669014257                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst   2120456257                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2120456257                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst   2120456257                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2120456257                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.001386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.001386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 42426.404650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42426.404650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 42426.404650                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42426.404650                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       232109                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         5484                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      42.324763                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      2622578                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           2622578                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst       314875                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        314875                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst       314875                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       314875                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst      2623602                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      2623602                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst      2623602                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      2623602                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst 107695644299                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 107695644299                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst 107695644299                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 107695644299                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.001237                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001237                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.001237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 41048.773518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 41048.773518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 41048.773518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 41048.773518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                2622578                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst   2117517780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2117517780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst      2938477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       2938477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst 124669014257                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 124669014257                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst   2120456257                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2120456257                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.001386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 42426.404650                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42426.404650                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst       314875                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       314875                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst      2623602                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      2623602                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst 107695644299                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 107695644299                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.001237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 41048.773518                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 41048.773518                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           804.037712                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2120141382                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            2623602                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             808.103280                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        2471416356500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::switch_cpus.inst   804.037712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.785193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.785193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.tagAccesses         8484448630                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        8484448630                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::switch_cpus.mmu.dtb_walker       453971                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.mmu.itb_walker        12786                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.inst      1371722                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.data      5280350                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          7118829                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.dtb_walker       453971                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.itb_walker        12786                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.inst      1371722                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.data      5280350                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         7118829                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.dtb_walker        28590                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.itb_walker         4243                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.inst      1251880                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.data      5240866                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        6525579                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.dtb_walker        28590                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.itb_walker         4243                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.inst      1251880                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.data      5240866                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       6525579                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.dtb_walker   2929323510                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.itb_walker    409959429                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.inst  89012502499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.data 394522755997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 486874541435                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.dtb_walker   2929323510                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.itb_walker    409959429                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.inst  89012502499                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.data 394522755997                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 486874541435                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.dtb_walker       482561                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.itb_walker        17029                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.inst      2623602                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.data     10521216                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total     13644408                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.dtb_walker       482561                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.itb_walker        17029                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.inst      2623602                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.data     10521216                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total     13644408                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.dtb_walker     0.059246                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.itb_walker     0.249163                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.inst     0.477161                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.data     0.498124                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.478260                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.dtb_walker     0.059246                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.itb_walker     0.249163                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.inst     0.477161                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.data     0.498124                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.478260                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 102459.724029                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.itb_walker 96620.181240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.inst 71103.062992                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.data 75278.161280                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 74610.167379                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 102459.724029                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.itb_walker 96620.181240                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.inst 71103.062992                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.data 75278.161280                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 74610.167379                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks     88574315                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total         88574315                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.itb_walker          496                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total          501                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.itb_walker          496                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total          501                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.dtb_walker        28586                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.itb_walker         3747                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.inst      1251880                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.data      5240865                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      6525078                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.dtb_walker        28586                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.itb_walker         3747                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.inst      1251880                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.data      5240865                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      6525078                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::switch_cpus.data       268069                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       268069                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   2643124512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.itb_walker    360030198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.inst  76493702499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.data 342114017497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 421610874706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   2643124512                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.itb_walker    360030198                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.inst  76493702499                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.data 342114017497                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 421610874706                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::switch_cpus.data  12698989000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  12698989000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.059238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.220036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.inst     0.477161                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.data     0.498124                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.478224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.059238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.220036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.inst     0.477161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.data     0.498124                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.478224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 92462.202197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 96084.920737                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.inst 61103.062992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.data 65278.158758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 64613.921045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 92462.202197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 96084.920737                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.inst 61103.062992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.data 65278.158758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 64613.921045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::switch_cpus.data 47372.090768                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 47372.090768                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.replacements              93140075                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        11177                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        11177                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.hits::switch_cpus.data        59831                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        59831                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::switch_cpus.data     85295249                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total     85295249                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.accesses::switch_cpus.data     85355080                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total     85355080                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::switch_cpus.data     0.999299                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.999299                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMisses::switch_cpus.data     85295249                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total     85295249                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::switch_cpus.data 2160467234000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total 2160467234000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::switch_cpus.data     0.999299                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.999299                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus.data 25329.279876                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 25329.279876                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::switch_cpus.inst      1371722                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total      1371722                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::switch_cpus.inst      1251880                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total      1251880                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::switch_cpus.inst  89012502499                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total  89012502499                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::switch_cpus.inst      2623602                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total      2623602                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::switch_cpus.inst     0.477161                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.477161                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::switch_cpus.inst 71103.062992                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 71103.062992                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::switch_cpus.inst      1251880                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total      1251880                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus.inst  76493702499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total  76493702499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.477161                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.477161                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 61103.062992                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 61103.062992                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::switch_cpus.data      2702962                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total      2702962                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::switch_cpus.data      2409503                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      2409503                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::switch_cpus.data 162508764998                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 162508764998                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::switch_cpus.data      5112465                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total      5112465                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::switch_cpus.data     0.471300                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.471300                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::switch_cpus.data 67444.931589                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 67444.931589                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::switch_cpus.data      2409503                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      2409503                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::switch_cpus.data 138413734998                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 138413734998                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::switch_cpus.data     0.471300                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.471300                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus.data 57444.931589                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 57444.931589                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.dtb_walker       453971                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.itb_walker        12786                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::total         466757                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.dtb_walker        28590                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.itb_walker         4243                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::total        32833                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.dtb_walker   2929323510                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.itb_walker    409959429                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::total   3339282939                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.dtb_walker       482561                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.itb_walker        17029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::total       499590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.dtb_walker     0.059246                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.itb_walker     0.249163                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::total     0.065720                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb_walker 102459.724029                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb_walker 96620.181240                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::total 101705.081442                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.dtb_walker            4                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.itb_walker          496                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::total          500                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb_walker        28586                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.itb_walker         3747                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::total        32333                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::switch_cpus.data       250379                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total       250379                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   2643124512                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb_walker    360030198                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::total   3003154710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus.data  12698989000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  12698989000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.059238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.220036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::total     0.064719                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 92462.202197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 96084.920737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::total 92882.031052                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 50719.065896                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 50719.065896                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::switch_cpus.data      2577388                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      2577388                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::switch_cpus.data      2831363                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total      2831363                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::switch_cpus.data 232013990999                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 232013990999                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::switch_cpus.data      5408751                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      5408751                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::switch_cpus.data     0.523478                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.523478                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::switch_cpus.data 81944.275954                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 81944.275954                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::switch_cpus.data      2831362                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total      2831362                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus.data 203700282499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 203700282499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::switch_cpus.data     0.523478                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.523478                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71944.273639                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 71944.273639                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::switch_cpus.data            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::switch_cpus.data       345703                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       345703                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::switch_cpus.data          336                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          336                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::switch_cpus.data      3544500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total      3544500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::switch_cpus.data       346039                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       346039                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::switch_cpus.data     0.000971                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000971                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::switch_cpus.data 10549.107143                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total 10549.107143                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::switch_cpus.data          336                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          336                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::switch_cpus.data     14006500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total     14006500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::switch_cpus.data     0.000971                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000971                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus.data 41686.011905                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 41686.011905                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteReq.mshrUncacheable::switch_cpus.data        17690                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        17690                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks      2622567                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total      2622567                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks      2622567                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total      2622567                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks     93095014                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total     93095014                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks     93095014                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total     93095014                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         6431.169333                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           112534788                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs          93208094                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.207350                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick       2471416025000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks  2102.000588                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.dtb_walker    30.783849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.itb_walker     8.039391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.inst   880.995242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.data  3409.350264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.256592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.003758                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.inst     0.107543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.data     0.416180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.785055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.tagAccesses        3258679854                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses       3258679854                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         8                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                      14                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                         14                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                    22                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             8                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                          14                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                        22                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                    14                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor           14                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples           14                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0           14    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total           14                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples  -1817958372                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0  -1817958372    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total  -1817958372                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB           14    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total           14                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data           14                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total           14                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data           14                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total           14                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total           28                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               12                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                  12                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses                 2                       # Read misses (Count)
system.cpu.mmu.l2_shared.inserts                   16                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses              14                       # Read accesses (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                      12                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     2                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                  14                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 2471415923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 9048666844500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq          872919                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp        8905272                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          39794                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         39794                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty    181669366                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean      2622578                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict      7689324                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq       346039                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp       346042                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq       5112465                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp      5112465                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq      2623602                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq      5408751                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq        54464                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq     85355080                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp     85355080                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      7869782                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    289158908                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port        34786                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port       984607                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total          298048083                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port    335755520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   6632931037                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port       136232                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port      3860488                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total          6972683277                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                    93504955                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic            5668920232                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     193173022                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.008097                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.089617                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           191608935     99.19%     99.19% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1             1564085      0.81%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   2      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       193173022                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   195054664405                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy    3938361568                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy   58894690320                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy      18016082                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy     502141592                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    197418947                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests     98866075                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops      1542003                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops      1542001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 39904                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                39904                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                24291                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               24291                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       125584                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         2382                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       128390                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   128390                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       174897                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         1830                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       177466                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    177466                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy            14950501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              250500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            11186000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus.mmu.dtb_walker         9146                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.mmu.itb_walker          923                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.inst        670713                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.data       2694672                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                  3375454                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus.mmu.dtb_walker         9146                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.mmu.itb_walker          923                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.inst       670713                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.data      2694672                       # number of overall hits (Count)
system.llc.overallHits::total                 3375454                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus.mmu.dtb_walker        19440                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.mmu.itb_walker         2824                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.inst       581167                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.data      2546193                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total                3149624                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus.mmu.dtb_walker        19440                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.mmu.itb_walker         2824                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.inst       581167                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.data      2546193                       # number of overall misses (Count)
system.llc.overallMisses::total               3149624                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus.mmu.dtb_walker   2179309675                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.mmu.itb_walker    303461428                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.inst  53928152500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.data 248789394001                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      305200317604                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.dtb_walker   2179309675                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.itb_walker    303461428                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.inst  53928152500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.data 248789394001                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     305200317604                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus.mmu.dtb_walker        28586                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.mmu.itb_walker         3747                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.inst      1251880                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.data      5240865                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total              6525078                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.dtb_walker        28586                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.itb_walker         3747                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.inst      1251880                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.data      5240865                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total             6525078                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus.mmu.dtb_walker     0.680053                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.mmu.itb_walker     0.753670                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.inst     0.464235                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.data     0.485834                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.482695                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.dtb_walker     0.680053                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.itb_walker     0.753670                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.inst     0.464235                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.data     0.485834                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.482695                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 112104.407150                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.mmu.itb_walker 107458.012748                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.inst 92792.867627                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.data 97710.344032                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   96900.556258                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 112104.407150                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.itb_walker 107458.012748                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.inst 92792.867627                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.data 97710.344032                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  96900.556258                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks             6635037                       # number of writebacks (Count)
system.llc.writebacks::total                  6635037                       # number of writebacks (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.dtb_walker        19440                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.itb_walker         2824                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.inst       581167                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.data      2546193                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total            3149624                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.dtb_walker        19440                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.itb_walker         2824                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.inst       581167                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.data      2546193                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total           3149624                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus.data       268069                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total       268069                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   1936296202                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.mmu.itb_walker    268160929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.inst  46663497136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.data 216961973018                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  265829927285                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   1936296202                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.itb_walker    268160929                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.inst  46663497136                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.data 216961973018                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 265829927285                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus.data   6563409500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   6563409500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.680053                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.753670                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.inst     0.464235                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.data     0.485834                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.482695                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.680053                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.753670                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.inst     0.464235                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.data     0.485834                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.482695                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 99603.714095                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 94957.836048                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.inst 80292.750855                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.data 85210.340700                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 84400.527582                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 99603.714095                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 94957.836048                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.inst 80292.750855                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.data 85210.340700                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 84400.527582                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus.data 24484.030231                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 24484.030231                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                       8480969                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks       293014                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total        293014                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus.data     79980903                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total         79980903                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus.data      5314346                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total        5314346                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus.data     85295249                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total     85295249                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus.data     0.062305                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.062305                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus.data      5314346                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total      5314346                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus.data 115887355000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total 115887355000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus.data     0.062305                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.062305                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21806.512975                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21806.512975                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus.data      1467880                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total              1467880                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus.data       941623                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total             941623                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus.data  92641986000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total   92641986000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus.data      2409503                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total          2409503                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus.data     0.390796                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.390796                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus.data 98385.432386                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 98385.432386                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus.data       941623                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total         941623                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus.data  80871690516                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total  80871690516                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus.data     0.390796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.390796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus.data 85885.423907                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 85885.423907                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus.data       250379                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total       250379                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus.data   6563409500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   6563409500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 26213.897731                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 26213.897731                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus.mmu.dtb_walker         9146                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.mmu.itb_walker          923                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.inst       670713                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.data      1226792                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total          1907574                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.dtb_walker        19440                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.itb_walker         2824                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.inst       581167                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.data      1604570                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total        2208001                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.dtb_walker   2179309675                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.itb_walker    303461428                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.inst  53928152500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.data 156147408001                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 212558331604                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.dtb_walker        28586                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.itb_walker         3747                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.inst      1251880                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.data      2831362                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total      4115575                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.dtb_walker     0.680053                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.itb_walker     0.753670                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.inst     0.464235                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.data     0.566713                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.536499                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.dtb_walker 112104.407150                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.itb_walker 107458.012748                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.inst 92792.867627                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.data 97314.176384                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 96267.316729                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.dtb_walker        19440                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.itb_walker         2824                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.inst       581167                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.data      1604570                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total      2208001                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   1936296202                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.itb_walker    268160929                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.inst  46663497136                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.data 136090282502                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 184958236769                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.680053                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.753670                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.inst     0.464235                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.data     0.566713                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.536499                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 99603.714095                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 94957.836048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.inst 80292.750855                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 84814.176073                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 83767.279439                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus.data           53                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                  53                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus.data          283                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total               283                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus.data       748500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total       748500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus.data          336                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total             336                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus.data     0.842262                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.842262                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus.data  2644.876325                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  2644.876325                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus.data          283                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total           283                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus.data      6083000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      6083000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus.data     0.842262                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.842262                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus.data 21494.699647                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 21494.699647                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus.data        17690                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total        17690                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks     88574315                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total        88574315                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks     88574315                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total     88574315                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                25420.570687                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   178024526                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                  88494058                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      2.011712                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               2471416012000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks  19111.896919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.dtb_walker    72.771412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.itb_walker    13.535206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.inst  1268.245073                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.data  4954.122077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.583249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.002221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.inst     0.038704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.data     0.151188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.775774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                3026608410                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses               3026608410                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   6635032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb_walker::samples     19440.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb_walker::samples      2824.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    581167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   2540194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      3.208001659500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       299525                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       299525                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            13220539                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            6402443                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3149624                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    6635037                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3149624                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  6635037                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5999                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.93                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3149624                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              6635037                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1824063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  699988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  406626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  208516                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3922                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 197350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 240050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 298614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 363539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 381922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 390913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 413775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 414235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 391669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 395131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 395034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 440722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 378228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 381170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 414163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 356635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 330317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 322661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  23527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  16014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  13822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  12397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  10057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   8861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   7715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   6718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   5557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   4832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   4300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   3518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2881                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   2416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       299525                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      10.495368                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    134.432731                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047       299499     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095           11      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        299525                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       299525                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.151847                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.545330                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     12.848386                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-23        235641     78.67%     78.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-31         31611     10.55%     89.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-39         14021      4.68%     93.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-47          7008      2.34%     96.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-55          4336      1.45%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-63          2026      0.68%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-71          1316      0.44%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-79           920      0.31%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-87           697      0.23%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-95           549      0.18%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-103          329      0.11%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-111          232      0.08%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-119          176      0.06%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-127          137      0.05%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-135          108      0.04%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-143           64      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-151           59      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-159           42      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-167           37      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-175           27      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-183           17      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-191           13      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-199           12      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::200-207           15      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-215           13      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::216-223           15      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-231           13      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::232-239           16      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-247            7      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::248-255            4      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-263            7      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::264-271            6      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-279            3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::280-287            5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-295            6      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::296-303            7      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-311            5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::312-319            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::328-335            4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-343            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::344-351            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-359            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-375            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::392-399            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::400-407            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::408-415            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-423            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-439            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::440-447            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        299525                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  383936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               201575936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            424642368                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              17497785.39438355                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              36861051.83024845                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  9044575011999                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     924362.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb_walker      1244160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb_walker       180736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst     37194688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    162572416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    424642048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb_walker 107999.224055574945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb_walker 15688.776169390105                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3228682.358369667083                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 14112087.497460244223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 36861024.052670240402                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb_walker        19440                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb_walker         2824                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       581167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      2546193                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      6635037                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb_walker   1054007240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb_walker    142051155                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst  21022705606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 104741778341                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 219640230509992                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb_walker     54218.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb_walker     50301.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     36173.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     41136.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  33103090.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb_walker      1244160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb_walker       180736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst     37194688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    162956352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      201575936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     37194688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     37194688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    424642368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    424642368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb_walker        19440                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb_walker         2824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst       581167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      2546193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3149624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      6635037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        6635037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb_walker       107999                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb_walker        15689                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      3228682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     14145415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          17497785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      3228682                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3228682                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     36861052                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         36861052                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     36861052                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb_walker       107999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb_walker        15689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      3228682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     14145415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         54358837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3143625                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             6635032                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       178564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       239080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       191675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       208496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       168444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       183250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       196313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       173338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       235631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       199879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       171244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       180399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       205535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       223420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       217763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       170594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       386753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       730019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       397243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       413431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       364039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       355185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       373789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       345347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       398383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       382017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       347563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       382492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       403301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       522988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       470187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       362295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             68017573592                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           15718125000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       126960542342                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21636.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40386.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2049932                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            4221621                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            65.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           63.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      3507104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   178.447530                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   122.755091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   198.632024                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1753124     49.99%     49.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       950971     27.12%     77.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       410175     11.70%     88.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       130342      3.72%     92.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        81342      2.32%     94.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        57058      1.63%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        26071      0.74%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        17745      0.51%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        80276      2.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      3507104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             201192000                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          424642048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               17.464458                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               36.861024                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     12688094160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      6743881980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10989602400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   17569507320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 714050644320.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 513629596350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3042157882080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  4317829208610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   374.808870                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 7903287914403                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 302051880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 843327050097                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     12352628400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      6565577700                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    11455880100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   17065359720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 714050644320.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 518679648720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 3037905206400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4318074945360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   374.830202                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 7892206439806                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 302051880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 854408524694                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               353116                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2561117                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               39794                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              39794                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6635037                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1794316                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               283                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             941623                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            941623                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2208001                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        5314346                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       128390                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       636026                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        21398                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port     20043230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total     20829050                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                20829050                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       177466                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      1272052                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio        42787                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port    626218304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total    627710621                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                627710621                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8732322                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8732322    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8732322                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            15201999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy          287458931                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           13440495                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        46733299604                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        17157678497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       16893608                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      8429641                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles              16871302615                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded             33213010978                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded          4091002                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued            32938711082                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        1964999                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined   1311113837                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    605339212                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved       478985                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples  16769204013                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.964238                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.468829                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0        4445831139     26.51%     26.51% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1        2318443681     13.83%     40.34% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2        1355976875      8.09%     48.42% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3        7130070035     42.52%     90.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4        1296571259      7.73%     98.67% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5          96136189      0.57%     99.25% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6          57771541      0.34%     99.59% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7          42718033      0.25%     99.85% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8          25685261      0.15%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total   16769204013                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu        10040137     22.77%     22.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult          48856      0.11%     22.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv          154010      0.35%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult         2358      0.01%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc          290      0.00%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     23.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc       395214      0.90%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             18      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu             16      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     24.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       20098273     45.57%     69.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite      13363767     30.30%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      1274268      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu  22823210561     69.29%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult   1575483187      4.78%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv       147900      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        52267      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp         9922      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt      3597123      0.01%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult      1619562      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc      1624069      0.00%     74.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv       227037      0.00%     74.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      3087045      0.01%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd       134203      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu        16697      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp        35965      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt         5311      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      7526153      0.02%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead   7776166639     23.61%     97.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite    744493173      2.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total  32938711082                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.952351                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    44102939                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.001339                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads      82606605406                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites     34482904546                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses  32797445838                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads         86088709                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites        45848676                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     41542959                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses         32937535838                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            44003915                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts               32874329321                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts            7766177044                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts          62361337                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                    23717734                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                 8471339065                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches             7723566250                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts            705162021                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.948535                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                 1788445                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles               102098602                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles           1217848609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.committedInsts         31596816172                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps           31905988143                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.533956                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.533956                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.872814                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.872814                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads        30784849228                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites       16951448915                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads           50777298                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads         23770987958                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites         5572157603                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads       26842134678                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites         10774693                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads   7790204184                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores    783942290                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads   1379710595                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     38063288                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups      8377876462                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted   7190280993                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect     74595982                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups   7081183639                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits      7069033074                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.998284                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed       362594691                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect        35905                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups    381976521                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits    373516311                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses      8460210                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted       549820                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts   1314827607                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls      3612017                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts     71244259                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples  16586428311                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.924860                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.008100                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0   5234273820     31.56%     31.56% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1   4022340710     24.25%     55.81% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2    442255474      2.67%     58.47% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3   4921338211     29.67%     88.15% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4    122618672      0.74%     88.88% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5     30732036      0.19%     89.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6   1436037384      8.66%     97.73% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7     19324024      0.12%     97.84% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    357507980      2.16%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total  16586428311                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted  31617385500                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted    31926557471                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs          8205359105                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads            7527785594                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                1281330                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars          1320106733                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches         7526473283                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions     40271702                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer         24020798925                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls     230918109                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      1241239      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu  22183363666     69.48%     69.49% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult   1519299564      4.76%     74.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv       138839      0.00%     74.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        46384      0.00%     74.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp         7203      0.00%     74.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt      3567600      0.01%     74.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult      1605362      0.01%     74.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc      1610144      0.01%     74.27% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv       225706      0.00%     74.27% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      2938987      0.01%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd       112866      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu        14024      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp        27216      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt         5018      0.00%     74.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      6994548      0.02%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead   7527785594     23.58%     97.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite    677573511      2.12%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total  31926557471                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    357507980                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles       1297519889                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles    7850964549                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles        5860620472                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles    1688277802                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles       71821295                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved   6900873189                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred       3404389                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts    34002793204                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       5706910                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles   2232986132                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts            35585332807                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches          8377876462                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches   7805144076                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles           14455877818                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles       150403105                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles            1341741                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles       173049                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingDrainCycles           16                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles      3545433                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles        65603                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles        12669                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines        2120456330                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes      22742379                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes            10390                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples  16769204013                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.145017                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.609078                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0       8175391483     48.75%     48.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        466088178      2.78%     51.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        185477767      1.11%     52.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3       4981397224     29.71%     82.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4        598306752      3.57%     85.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5        136082675      0.81%     86.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6        122742658      0.73%     87.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7        450846275      2.69%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8       1652871001      9.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total  16769204013                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.496576                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                2.109223                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles          71821295                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          214162250                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles        716661685                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts    33240819714                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts      7052908                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts       7790204184                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts       783942290                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts       3755552                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents           2461653                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents        713770640                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents       556196                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect     49236706                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect     24086774                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts     73323480                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit      32844942316                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount     32838988797                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst       17132001767                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst       24635044157                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.946441                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.695432                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads            32289248                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads       262418590                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses       104640                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation       556196                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores      106368779                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads      8301976                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache       70333739                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples   7512574876                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      3.216170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev     7.924125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9     7501147074     99.85%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      2472046      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      3623995      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       339975      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       140150      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       182125      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       195708      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79      1021688      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        65571      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        91180      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        35607      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        37600      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        51671      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       111115      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        39238      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159        60030      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        56572      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       100842      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       201894      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199       545464      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       301907      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       153266      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229       264191      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        92006      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        74400      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259       197678      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        94466      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        15948      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        13321      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        11778      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows       836370      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         5377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total   7512574876                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                 30                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults           34710                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults             114680                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits        7763203421                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses         1156240                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits        707351246                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses        2603626                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts            1778779                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid         1725                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid            14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries          847                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses    7764359661                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses    709954872                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits            8470554667                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses             3759866                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses        8474314533                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks       2025989                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.walksLongDescriptor      2025989                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          718                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        78894                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.squashedBefore      1529368                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::samples       496621                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::mean   613.889666                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::stdev  7899.184088                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::0-65535       495530     99.78%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::65536-131071          812      0.16%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::131072-196607          152      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::196608-262143           48      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::262144-327679           38      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::327680-393215           15      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::393216-458751           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::851968-917503            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::total       496621                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::samples      1271292                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::mean 35594.951435                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::gmean 14124.902851                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::stdev 60212.742989                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::0-65535      1018247     80.10%     80.10% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::65536-131071       148349     11.67%     91.76% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::131072-196607        74852      5.89%     97.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::196608-262143        20520      1.61%     99.27% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::262144-327679         4806      0.38%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::327680-393215         1894      0.15%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::393216-458751         1109      0.09%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::458752-524287         1122      0.09%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::524288-589823          264      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::589824-655359           81      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::655360-720895           36      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::786432-851967            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::851968-917503            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::917504-983039            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::total      1271292                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::samples 3389912324468                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::mean     0.602869                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::stdev     0.744796                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::0-3 3387616943968     99.93%     99.93% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::4-7    537511000      0.02%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::8-11    304582000      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::12-15    183001500      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::16-19    176633500      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::20-23    101385000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::24-27     36891500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::28-31    952336000      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::32-35      2499000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::36-39       290000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::40-43       251000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::total 3389912324468                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pageSizes::4KiB        78894     99.10%     99.10% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::2MiB          718      0.90%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::total        79612                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data      2025989                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total      2025989                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data        79612                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total        79612                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total      2105601                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits        2120316817                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses          257262                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts             244016                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid         1725                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid            14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries          724                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses    2120574079                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits            2120316817                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses              257262                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses        2120574079                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks         18206                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.walksLongDescriptor        18206                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          113                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         4847                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.squashedBefore          543                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.itb_walker.walkWaitTime::samples        17663                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::mean  2388.580649                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::stdev 20944.622249                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::0-65535        17447     98.78%     98.78% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::65536-131071           86      0.49%     99.26% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::131072-196607           63      0.36%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::196608-262143           53      0.30%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::262144-327679            5      0.03%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::327680-393215            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::393216-458751            3      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::458752-524287            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::589824-655359            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::total        17663                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::samples         5503                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::mean 72319.916409                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::gmean 31978.075738                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::stdev 83601.075741                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::0-65535         3012     54.73%     54.73% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::65536-131071         1861     33.82%     88.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::131072-196607          376      6.83%     95.38% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::196608-262143          114      2.07%     97.46% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::262144-327679           55      1.00%     98.46% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::327680-393215           34      0.62%     99.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::393216-458751           14      0.25%     99.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::458752-524287           13      0.24%     99.56% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::524288-589823            2      0.04%     99.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::589824-655359           10      0.18%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::655360-720895            7      0.13%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::720896-786431            2      0.04%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::786432-851967            2      0.04%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::851968-917503            1      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::total         5503                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::samples  86994659844                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::mean     0.570288                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::stdev     0.495233                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::0  37389460800     42.98%     42.98% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::1  49599797544     57.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::2      4335000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::3       768000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::4       286500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::5         5500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::6         5000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::7         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::total  86994659844                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pageSizes::4KiB         4847     97.72%     97.72% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::2MiB          113      2.28%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::total         4960                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst        18206                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total        18206                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst         4960                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total         4960                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total        23166                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.partialHits      1364602                       # partial translation hits (Count)
system.switch_cpus.mmu.l2_shared.instHits       250912                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses         6350                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.readHits       497896                       # Read hits (Count)
system.switch_cpus.mmu.l2_shared.readMisses       658344                       # Read misses (Count)
system.switch_cpus.mmu.l2_shared.writeHits      2554017                       # Write hits (Count)
system.switch_cpus.mmu.l2_shared.writeMisses        49609                       # Write misses (Count)
system.switch_cpus.mmu.l2_shared.inserts        86542                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid         1725                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries         7515                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.readAccesses      1156240                       # Read accesses (Count)
system.switch_cpus.mmu.l2_shared.writeAccesses      2603626                       # Write accesses (Count)
system.switch_cpus.mmu.l2_shared.instAccesses       257262                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits         3302825                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses        714303                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses      4017128                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions         1207                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples          603                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean 1009824969.207297                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 4515390349.514077                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::underflows            8      1.33%      1.33% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10          594     98.51%     99.83% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::5e+10-1e+11            1      0.17%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value  51223064820                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total          603                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 7478975805818                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 608924456432                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 3432182505750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles       71821295                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles       1949288939                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles       946397831                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles   3411520414                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles        6893215772                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles    3496959757                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts    33323552679                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        537261                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents     1776169608                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       30494539                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents      957920112                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands  24711101193                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups         57155961381                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups      31290351866                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups         36579855                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps   23322524553                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps       1388576640                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing       257737860                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       866893                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts        8839341330                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads              49469442610                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             66665942491                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts      31596816172                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps        31905988143                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             353116                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp           4468691                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             39794                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            39794                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty     95209352                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict         5083101                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq             336                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp            336                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          2409503                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         2409503                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq      4115575                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq     85295249                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp     85295249                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port    276238630                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port   6087853469                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                        8480969                       # Total snoops (Count)
system.tollcbus.snoopTraffic                424642368                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        100569707                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.003427                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.058441                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              100225040     99.66%     99.66% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 344667      0.34%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          100569707                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 11520082768000                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      180533348385                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy      52694633500                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    183632200                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests     91811893                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         344667                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       344667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      603                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
