Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb 26 20:47:11 2023
| Host         : LAPTOP-43GH0CTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -pb hdmi_loop_timing_summary_routed.pb -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             529         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
RTGT-1     Advisory          RAM retargeting possibility                             3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (529)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1099)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (529)
--------------------------
 There are 529 register/latch pins with no clock driven by root clock pin: clk_hdmi_in_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1099)
---------------------------------------------------
 There are 1093 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.627        0.000                      0                  381        0.093        0.000                      0                  381        0.264        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_hdmi_in_p    {0.000 3.000}        6.000           166.667         
sys_clk          {0.000 10.000}       20.000          50.000          
  clk_out1_mmcm  {0.000 50.000}       100.000         10.000          
  clk_out2_mmcm  {0.000 2.500}        5.000           200.000         
  clkfbout_mmcm  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  clk_out1_mmcm       95.577        0.000                      0                   87        0.093        0.000                      0                   87       49.500        0.000                       0                    46  
  clk_out2_mmcm        1.627        0.000                      0                  294        0.232        0.000                      0                  294        0.264        0.000                       0                   110  
  clkfbout_mmcm                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       95.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.577ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.925ns (23.141%)  route 3.072ns (76.859%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.753     3.663    u_i2c_edid/addr
    SLICE_X9Y101         FDRE                                         r  u_i2c_edid/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X9Y101         FDRE                                         r  u_i2c_edid/addr_reg[4]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X9Y101         FDRE (Setup_fdre_C_CE)      -0.168    99.239    u_i2c_edid/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         99.239    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 95.577    

Slack (MET) :             95.751ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.925ns (23.997%)  route 2.930ns (76.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.610     3.520    u_i2c_edid/addr
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[5]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y101         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 95.751    

Slack (MET) :             95.751ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.925ns (23.997%)  route 2.930ns (76.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.610     3.520    u_i2c_edid/addr
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[6]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y101         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 95.751    

Slack (MET) :             95.751ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.925ns (23.997%)  route 2.930ns (76.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.610     3.520    u_i2c_edid/addr
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[7]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y101         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 95.751    

Slack (MET) :             95.905ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.925ns (24.652%)  route 2.827ns (75.348%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 99.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.812     2.753    u_i2c_edid/rdata
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.268     3.021 r  u_i2c_edid/count[4]_i_2/O
                         net (fo=5, routed)           0.397     3.418    u_i2c_edid/count
    SLICE_X7Y102         FDRE                                         r  u_i2c_edid/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.471    99.213    u_i2c_edid/CLK
    SLICE_X7Y102         FDRE                                         r  u_i2c_edid/count_reg[0]/C
                         clock pessimism              0.425    99.637    
                         clock uncertainty           -0.147    99.490    
    SLICE_X7Y102         FDRE (Setup_fdre_C_CE)      -0.168    99.322    u_i2c_edid/count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.322    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 95.905    

Slack (MET) :             95.905ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.925ns (24.652%)  route 2.827ns (75.348%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 99.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.812     2.753    u_i2c_edid/rdata
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.268     3.021 r  u_i2c_edid/count[4]_i_2/O
                         net (fo=5, routed)           0.397     3.418    u_i2c_edid/count
    SLICE_X7Y102         FDRE                                         r  u_i2c_edid/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.471    99.213    u_i2c_edid/CLK
    SLICE_X7Y102         FDRE                                         r  u_i2c_edid/count_reg[1]/C
                         clock pessimism              0.425    99.637    
                         clock uncertainty           -0.147    99.490    
    SLICE_X7Y102         FDRE (Setup_fdre_C_CE)      -0.168    99.322    u_i2c_edid/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.322    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 95.905    

Slack (MET) :             96.015ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.925ns (25.757%)  route 2.666ns (74.243%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.347     3.257    u_i2c_edid/addr
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[0]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 96.015    

Slack (MET) :             96.015ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.925ns (25.757%)  route 2.666ns (74.243%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.347     3.257    u_i2c_edid/addr
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[1]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 96.015    

Slack (MET) :             96.015ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.925ns (25.757%)  route 2.666ns (74.243%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.347     3.257    u_i2c_edid/addr
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[2]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 96.015    

Slack (MET) :             96.015ns  (required time - arrival time)
  Source:                 u_i2c_edid/scl_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_mmcm rise@100.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.925ns (25.757%)  route 2.666ns (74.243%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.588    -0.335    u_i2c_edid/CLK
    SLICE_X6Y103         FDRE                                         r  u_i2c_edid/scl_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.433     0.098 f  u_i2c_edid/scl_data_reg[3]/Q
                         net (fo=6, routed)           0.929     1.027    u_i2c_edid/scl_data[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.105     1.132 r  u_i2c_edid/rdata[6]_i_2/O
                         net (fo=3, routed)           0.690     1.822    u_i2c_edid/rdata[6]_i_2_n_0
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.119     1.941 r  u_i2c_edid/rdata[6]_i_1/O
                         net (fo=10, routed)          0.701     2.642    u_i2c_edid/rdata
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.268     2.910 r  u_i2c_edid/addr[7]_i_1/O
                         net (fo=8, routed)           0.347     3.257    u_i2c_edid/addr
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366   101.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    96.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.665    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.742 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          1.403    99.145    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[3]/C
                         clock pessimism              0.410    99.554    
                         clock uncertainty           -0.147    99.407    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.136    99.271    u_i2c_edid/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         99.271    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 96.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.811%)  route 0.165ns (50.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[7]/Q
                         net (fo=3, routed)           0.165    -0.162    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.960    -0.687    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.438    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.255    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_i2c_edid/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X9Y100         FDRE                                         r  u_i2c_edid/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  u_i2c_edid/data_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.299    u_i2c_edid/data_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.254 r  u_i2c_edid/data[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    u_i2c_edid/data[7]_i_2_n_0
    SLICE_X8Y100         FDRE                                         r  u_i2c_edid/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.922    -0.725    u_i2c_edid/CLK
    SLICE_X8Y100         FDRE                                         r  u_i2c_edid/data_reg[7]/C
                         clock pessimism              0.246    -0.479    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121    -0.358    u_i2c_edid/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.081%)  route 0.184ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.143    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.961    -0.686    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.437    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.254    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.081%)  route 0.184ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.143    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.961    -0.686    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.437    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.254    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.081%)  route 0.184ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.143    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.960    -0.687    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.438    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.255    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.891%)  route 0.186ns (53.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.142    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.960    -0.687    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.438    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.255    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_i2c_edid/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X9Y102         FDRE                                         r  u_i2c_edid/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  u_i2c_edid/rdata_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.286    u_i2c_edid/rdata_reg_n_0_[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045    -0.241 r  u_i2c_edid/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_i2c_edid/addr[2]_i_1_n_0
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.922    -0.725    u_i2c_edid/CLK
    SLICE_X8Y102         FDRE                                         r  u_i2c_edid/addr_reg[2]/C
                         clock pessimism              0.246    -0.479    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121    -0.358    u_i2c_edid/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X9Y101         FDRE                                         r  u_i2c_edid/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  u_i2c_edid/addr_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.117    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.961    -0.686    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.437    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.254    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X9Y101         FDRE                                         r  u_i2c_edid/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  u_i2c_edid/addr_reg[4]/Q
                         net (fo=4, routed)           0.235    -0.116    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.960    -0.687    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.438    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.255    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_i2c_edid/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.416%)  route 0.223ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.647    -0.492    u_i2c_edid/CLK
    SLICE_X8Y101         FDRE                                         r  u_i2c_edid/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  u_i2c_edid/addr_reg[7]/Q
                         net (fo=3, routed)           0.223    -0.105    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=44, routed)          0.961    -0.686    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.437    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.254    u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y40     u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y40     u_i2c_edid/edid_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    u_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y105     u_hdmi_rx/hdmi_in_hpd_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y102     u_i2c_edid/addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y102     u_i2c_edid/addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y102     u_i2c_edid/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y102     u_i2c_edid/addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y101     u_i2c_edid/addr_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y105     u_hdmi_rx/hdmi_in_hpd_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y105     u_hdmi_rx/hdmi_in_hpd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y105     u_hdmi_rx/hdmi_in_hpd_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y105     u_hdmi_rx/hdmi_in_hpd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y102     u_i2c_edid/addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.643ns (20.552%)  route 2.486ns (79.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 4.143 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.638     2.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.401     4.143    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]/C
                         clock pessimism              0.427     4.569    
                         clock uncertainty           -0.079     4.490    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.136     4.354    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          4.354    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.643ns (20.552%)  route 2.486ns (79.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 4.143 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.638     2.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.401     4.143    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[29]/C
                         clock pessimism              0.427     4.569    
                         clock uncertainty           -0.079     4.490    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.136     4.354    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          4.354    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.643ns (20.552%)  route 2.486ns (79.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 4.143 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.638     2.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.401     4.143    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/C
                         clock pessimism              0.427     4.569    
                         clock uncertainty           -0.079     4.490    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.136     4.354    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.354    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.643ns (20.552%)  route 2.486ns (79.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 4.143 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.638     2.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.401     4.143    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[31]/C
                         clock pessimism              0.427     4.569    
                         clock uncertainty           -0.079     4.490    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.136     4.354    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          4.354    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.643ns (21.300%)  route 2.376ns (78.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.528     2.617    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[24]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.643ns (21.300%)  route 2.376ns (78.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.528     2.617    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[25]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.643ns (21.300%)  route 2.376ns (78.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.528     2.617    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[26]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.643ns (21.300%)  route 2.376ns (78.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.528     2.617    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[27]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.916%)  route 2.291ns (78.084%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.443     2.532    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y108         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm rise@5.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.916%)  route 2.291ns (78.084%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 4.144 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.521    -0.402    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y106         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.031 f  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]/Q
                         net (fo=3, routed)           0.990     1.021    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[12]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.105     1.126 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.858     1.984    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_3__1_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.105     2.089 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.443     2.532    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt[0]_i_1__1_n_0
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.369    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057     1.312 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352     2.665    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.742 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         1.402     4.144    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[21]/C
                         clock pessimism              0.427     4.570    
                         clock uncertainty           -0.079     4.491    
    SLICE_X8Y108         FDRE (Setup_fdre_C_CE)      -0.136     4.355    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.645    -0.494    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/clk_out2
    SLICE_X9Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDSE (Prop_fdse_C_Q)         0.128    -0.366 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.250    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg_n_0_[0]
    SLICE_X9Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.920    -0.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/clk_out2
    SLICE_X9Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X9Y107         FDSE (Hold_fdse_C_D)         0.012    -0.482    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.673    -0.466    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/clk_out2
    SLICE_X5Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDSE (Prop_fdse_C_Q)         0.128    -0.338 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.222    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg_n_0_[0]
    SLICE_X5Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.947    -0.700    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/clk_out2
    SLICE_X5Y107         FDSE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]/C
                         clock pessimism              0.234    -0.466    
    SLICE_X5Y107         FDSE (Hold_fdse_C_D)         0.012    -0.454    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/u_syncbaserst/u_syncasync/osyncstages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.638    -0.501    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y119        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/Q
                         net (fo=3, routed)           0.115    -0.244    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[16]_i_1_n_4
    SLICE_X11Y119        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.911    -0.736    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y119        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.105    -0.396    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.637    -0.502    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.243    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]_i_1_n_4
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.910    -0.737    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X11Y120        FDRE (Hold_fdre_C_D)         0.105    -0.397    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.642    -0.497    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y115        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.238    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.130 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.130    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]_i_2_n_4
    SLICE_X11Y115        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.915    -0.732    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y115        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]/C
                         clock pessimism              0.235    -0.497    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.105    -0.392    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.636    -0.503    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y122        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/Q
                         net (fo=3, routed)           0.118    -0.244    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[28]_i_1_n_4
    SLICE_X11Y122        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.908    -0.739    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y122        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]/C
                         clock pessimism              0.236    -0.503    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.105    -0.398    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.637    -0.502    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/Q
                         net (fo=3, routed)           0.112    -0.248    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.133 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]_i_1_n_7
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.910    -0.737    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/clk_out2
    SLICE_X11Y120        FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X11Y120        FDRE (Hold_fdre_C_D)         0.105    -0.397    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.645    -0.494    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/Q
                         net (fo=3, routed)           0.124    -0.206    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.096 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.096    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[20]_i_1__1_n_5
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.920    -0.727    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y108         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.134    -0.360    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.644    -0.495    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/Q
                         net (fo=3, routed)           0.124    -0.207    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.097 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[28]_i_1__1_n_5
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.919    -0.728    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y110         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.134    -0.361    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.646    -0.493    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y105         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/Q
                         net (fo=3, routed)           0.124    -0.205    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.095 r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.095    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[8]_i_1__1_n_5
    SLICE_X8Y105         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    u_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_mmcm/inst/clkout2_buf/O
                         net (fo=108, routed)         0.921    -0.726    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/clk_out2
    SLICE_X8Y105         FDRE                                         r  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.134    -0.359    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/rtimeout_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_selectio_1_10/delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_selectio_1_10/delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_selectio_1_10/delayctrl/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    u_mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y115    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_selectio_1_10/delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_selectio_1_10/delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_selectio_1_10/delayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y115    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y115    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y115    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y115    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y117    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y118    u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/rtimeout_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    u_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT



