<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1663297587">
  <File Type="OPT-DCP" Name="cpu_opt.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="PWROPT-DCP" Name="cpu_pwropt.dcp"/>
  <File Type="ROUTE-DCP" Name="cpu_routed.dcp"/>
  <File Type="PA-TCL" Name="cpu.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="OPT-DRC" Name="cpu_drc_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="cpu_drc_pwropted.rpt"/>
  <File Type="OPT-HWDEF" Name="cpu.hwdef"/>
  <File Type="PLACE-DCP" Name="cpu_placed.dcp"/>
  <File Type="PLACE-IO" Name="cpu_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="cpu_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="cpu_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="cpu_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="cpu_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="cpu_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="cpu_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="cpu_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="cpu_physopt.dcp"/>
  <File Type="RDI-RDI" Name="cpu.vdi"/>
  <File Type="PHYSOPT-DRC" Name="cpu_drc_physopted.rpt"/>
  <File Type="ROUTE-DRC" Name="cpu_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="cpu_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="cpu_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="cpu_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="cpu_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="cpu_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="cpu_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="cpu_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="cpu_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="cpu_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="cpu_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="cpu_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="cpu_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="cpu_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="cpu_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="cpu.bit"/>
  <File Type="BG-BIN" Name="cpu.bin"/>
  <File Type="BITSTR-MSK" Name="cpu.msk"/>
  <File Type="BITSTR-RBT" Name="cpu.rbt"/>
  <File Type="BITSTR-NKY" Name="cpu.nky"/>
  <File Type="BITSTR-BMM" Name="cpu_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="cpu.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="cpu.sysdef"/>
  <File Type="BG-BGN" Name="cpu.bgn"/>
  <File Type="BG-DRC" Name="cpu.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/sevenseg_dec.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/divider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/display_sel.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/decoder3_8.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/Counter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/circuit/Operation_Control_Unit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/circuit/Control_Signals.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Shifter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Shifter.v"/>
        <Attr Name="ImportTime" Val="1662902325"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/memory/Rom.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/memory/Register.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/memory/Regifile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/memory/Ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/plexers/Multiplexer_8.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/plexers/Multiplexer_4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/plexers/Multiplexer_2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/FPGADigit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/divider_pc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Comparator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Comparator.v"/>
        <Attr Name="ImportTime" Val="1662864306"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/wiring/Bit_Extender_32_Sign.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/circuit/ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/circuit/ALU.v"/>
        <Attr Name="ImportTime" Val="1662903001"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Adder.v"/>
        <Attr Name="ImportTime" Val="1662864280"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/circuit/Hard_Wired_Controller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/io/Counter_pc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/circuit/Single_Cycle_RISCV.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/top/cpu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Subtractor.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Subtractor.v"/>
        <Attr Name="ImportTime" Val="1662864284"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Multiplier.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Multiplier.v"/>
        <Attr Name="ImportTime" Val="1662864295"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/arithmetic/Divider.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../verilog/arithmetic/Divider.v"/>
        <Attr Name="ImportTime" Val="1662864300"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="cpu"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constr/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/imports/verilog/constr/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1663171067"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
