# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Asynchronous_FIFO_CDC.srcs/sources_1/new/AS_FIFO_CDC_MISDATA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
