{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 21:36:20 2016 " "Info: Processing started: Fri Nov 11 21:36:20 2016" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behav " "Info: Found design unit 1: shifter-behav" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/×ÀÃæ/shifter/shifter.vhd" 20 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/×ÀÃæ/shifter/shifter.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "shifter " "Info: Elaborating entity \"shifter\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock shifter.vhd(29) " "Warning: VHDL Process Statement warning at shifter.vhd(29): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/×ÀÃæ/shifter/shifter.vhd" 29 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 21:36:22 2016 " "Info: Processing ended: Fri Nov 11 21:36:22 2016" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
