HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:build
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr[13:0] ||build.srr(187);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/187||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3[12:0] ||build.srr(189);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/189||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2[12:0] ||build.srr(191);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/191||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1[12:0] ||build.srr(193);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/193||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0[12:0] ||build.srr(195);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/195||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1 ||build.srr(197);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/197||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1 ||build.srr(199);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/199||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1 ||build.srr(201);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/201||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1 ||build.srr(203);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/203||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc ||build.srr(205);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/205||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc ||build.srr(207);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/207||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc ||build.srr(209);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/209||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc ||build.srr(211);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/211||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1 ||build.srr(213);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/213||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc ||build.srr(215);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/215||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable ||build.srr(217);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/217||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable ||build.srr(219);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/219||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable ||build.srr(221);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/221||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable ||build.srr(223);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/223||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable ||build.srr(225);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/225||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||build.srr(232);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/232||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset ||build.srr(233);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/233||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int ||build.srr(235);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/235||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state[2:0] ||build.srr(237);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/237||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1 ||build.srr(239);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/239||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base ||build.srr(241);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/241||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[7] is always 0, optimizing ...||build.srr(255);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/255||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[6] is always 1, optimizing ...||build.srr(256);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/256||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[5] is always 0, optimizing ...||build.srr(257);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/257||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[4] is always 0, optimizing ...||build.srr(258);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/258||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[3] is always 0, optimizing ...||build.srr(259);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/259||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[2] is always 0, optimizing ...||build.srr(260);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/260||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[1] is always 0, optimizing ...||build.srr(261);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/261||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_0_[0] is always 0, optimizing ...||build.srr(262);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/262||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[7] is always 0, optimizing ...||build.srr(263);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/263||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[6] is always 1, optimizing ...||build.srr(264);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/264||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[5] is always 0, optimizing ...||build.srr(265);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/265||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[4] is always 0, optimizing ...||build.srr(266);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/266||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[3] is always 0, optimizing ...||build.srr(267);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/267||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[2] is always 0, optimizing ...||build.srr(268);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/268||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[1] is always 0, optimizing ...||build.srr(269);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/269||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_1_[0] is always 0, optimizing ...||build.srr(270);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/270||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[7] is always 0, optimizing ...||build.srr(271);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/271||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[6] is always 1, optimizing ...||build.srr(272);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/272||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[5] is always 0, optimizing ...||build.srr(273);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/273||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[4] is always 0, optimizing ...||build.srr(274);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/274||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[3] is always 0, optimizing ...||build.srr(275);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/275||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[2] is always 0, optimizing ...||build.srr(276);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/276||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[1] is always 0, optimizing ...||build.srr(277);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/277||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_2_[0] is always 0, optimizing ...||build.srr(278);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/278||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[7] is always 0, optimizing ...||build.srr(279);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/279||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[6] is always 1, optimizing ...||build.srr(280);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/280||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[5] is always 0, optimizing ...||build.srr(281);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/281||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[4] is always 0, optimizing ...||build.srr(282);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/282||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[3] is always 0, optimizing ...||build.srr(283);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/283||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[2] is always 0, optimizing ...||build.srr(284);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/284||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[1] is always 0, optimizing ...||build.srr(285);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/285||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_3_[0] is always 0, optimizing ...||build.srr(286);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/286||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit cosGold_4_[7] is always 0, optimizing ...||build.srr(287);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr'/linenumber/287||dds.v(17);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v'/linenumber/17
Implementation;Synthesis||(null)||Please refer to the log file for details about 4640 Warning(s)||build.srr;liberoaction://open_report/file/build.srr||(null);(null)
Implementation;Compile;RootName:build
Implementation;Compile||(null)||Please refer to the log file for details about 3 Warning(s) , 8 Info(s)||build_compile_log.log;liberoaction://open_report/file/build_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:build
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||build_layout_log.log;liberoaction://open_report/file/build_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:build
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||build_generateBitstream.log;liberoaction://open_report/file/build_generateBitstream.log||(null);(null)
