[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SCIEDecoder|SCIEDecoder>io_pipelined",
    "sources":[
      "~SCIEDecoder|SCIEDecoder>io_insn"
    ]
  }
]