
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044a4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08004674  08004674  00014674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004780  08004780  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004780  08004780  00014780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004788  08004788  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004788  08004788  00014788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800478c  0800478c  0001478c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  08004800  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08004800  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d8f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000247f  00000000  00000000  00032e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  000352b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d48  00000000  00000000  000360e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276c9  00000000  00000000  00036e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ff5  00000000  00000000  0005e4f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2774  00000000  00000000  000714e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00163c5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000426c  00000000  00000000  00163cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800465c 	.word	0x0800465c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800465c 	.word	0x0800465c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <_write>:

#include <errno.h>
#include <sys/stat.h>
#include <sys/times.h>
#include <sys/unistd.h>
int _write(int file, char *ptr, int len) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef xStatus;
	switch (file) {
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	2b01      	cmp	r3, #1
 80005b8:	d003      	beq.n	80005c2 <_write+0x1a>
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	2b02      	cmp	r3, #2
 80005be:	d015      	beq.n	80005ec <_write+0x44>
 80005c0:	e029      	b.n	8000616 <_write+0x6e>
	case STDOUT_FILENO: /*stdout*/
		xStatus = HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	68b9      	ldr	r1, [r7, #8]
 80005cc:	481a      	ldr	r0, [pc, #104]	; (8000638 <_write+0x90>)
 80005ce:	f002 fc2d 	bl	8002e2c <HAL_UART_Transmit>
 80005d2:	4603      	mov	r3, r0
 80005d4:	75fb      	strb	r3, [r7, #23]
		if (xStatus != HAL_OK) {
 80005d6:	7dfb      	ldrb	r3, [r7, #23]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d024      	beq.n	8000626 <_write+0x7e>
			errno = EIO;
 80005dc:	f003 f8b6 	bl	800374c <__errno>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2205      	movs	r2, #5
 80005e4:	601a      	str	r2, [r3, #0]
			return -1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	e020      	b.n	800062e <_write+0x86>
		}
		break;
	case STDERR_FILENO: /* stderr */
		xStatus = HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f04f 33ff 	mov.w	r3, #4294967295
 80005f4:	68b9      	ldr	r1, [r7, #8]
 80005f6:	4810      	ldr	r0, [pc, #64]	; (8000638 <_write+0x90>)
 80005f8:	f002 fc18 	bl	8002e2c <HAL_UART_Transmit>
 80005fc:	4603      	mov	r3, r0
 80005fe:	75fb      	strb	r3, [r7, #23]
		if (xStatus != HAL_OK) {
 8000600:	7dfb      	ldrb	r3, [r7, #23]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d011      	beq.n	800062a <_write+0x82>
			errno = EIO;
 8000606:	f003 f8a1 	bl	800374c <__errno>
 800060a:	4603      	mov	r3, r0
 800060c:	2205      	movs	r2, #5
 800060e:	601a      	str	r2, [r3, #0]
			return -1;
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	e00b      	b.n	800062e <_write+0x86>
		}
		break;
	default:
		errno = EBADF;
 8000616:	f003 f899 	bl	800374c <__errno>
 800061a:	4603      	mov	r3, r0
 800061c:	2209      	movs	r2, #9
 800061e:	601a      	str	r2, [r3, #0]
		return -1;
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	e003      	b.n	800062e <_write+0x86>
		break;
 8000626:	bf00      	nop
 8000628:	e000      	b.n	800062c <_write+0x84>
		break;
 800062a:	bf00      	nop
	}
	return len;
 800062c:	687b      	ldr	r3, [r7, #4]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000098 	.word	0x20000098

0800063c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000642:	f000 fcb8 	bl	8000fb6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000646:	f000 f847 	bl	80006d8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800064a:	f000 f905 	bl	8000858 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800064e:	f000 f8d3 	bl	80007f8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	//Commandbyte bit7:0 bit6:R/!W bit5-3:RegisterAdres bit2:continues read bit1-0:0
	//uint8_t trans[4] = {0b01011000, 0x00, 0x00, 0x00};	//continous read
	uint8_t trans[4] = {0x03, 0x00, 0x00, 0x00};	//continous read
 8000652:	2303      	movs	r3, #3
 8000654:	60bb      	str	r3, [r7, #8]
	uint8_t receive[4] = {0x00,0x00, 0x00, 0x00};
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
	uint16_t len = 4;
 800065a:	2304      	movs	r3, #4
 800065c:	81fb      	strh	r3, [r7, #14]
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		spi_tranceive_bytes(trans, receive, len);
 800065e:	89fa      	ldrh	r2, [r7, #14]
 8000660:	1d39      	adds	r1, r7, #4
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f9a0 	bl	80009ac <spi_tranceive_bytes>
		//HAL_Delay(1000);
		//test prints
		printf("-----------------------------------------------\n\r");
 800066c:	4817      	ldr	r0, [pc, #92]	; (80006cc <main+0x90>)
 800066e:	f003 f89f 	bl	80037b0 <iprintf>
		for(int i = 0; i < len; i++){
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	e00c      	b.n	8000692 <main+0x56>
			printf("verzonden %d = %d\n\r", i, trans[i]);
 8000678:	f107 0208 	add.w	r2, r7, #8
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	4413      	add	r3, r2
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	6979      	ldr	r1, [r7, #20]
 8000686:	4812      	ldr	r0, [pc, #72]	; (80006d0 <main+0x94>)
 8000688:	f003 f892 	bl	80037b0 <iprintf>
		for(int i = 0; i < len; i++){
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	3301      	adds	r3, #1
 8000690:	617b      	str	r3, [r7, #20]
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	697a      	ldr	r2, [r7, #20]
 8000696:	429a      	cmp	r2, r3
 8000698:	dbee      	blt.n	8000678 <main+0x3c>
		}
		for(int i = 0; i < len; i++){
 800069a:	2300      	movs	r3, #0
 800069c:	613b      	str	r3, [r7, #16]
 800069e:	e00b      	b.n	80006b8 <main+0x7c>
			printf("ontvangen %d = %d\n\r", i, receive[i]);
 80006a0:	1d3a      	adds	r2, r7, #4
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	6939      	ldr	r1, [r7, #16]
 80006ac:	4809      	ldr	r0, [pc, #36]	; (80006d4 <main+0x98>)
 80006ae:	f003 f87f 	bl	80037b0 <iprintf>
		for(int i = 0; i < len; i++){
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	3301      	adds	r3, #1
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	89fb      	ldrh	r3, [r7, #14]
 80006ba:	693a      	ldr	r2, [r7, #16]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbef      	blt.n	80006a0 <main+0x64>
		}

		HAL_Delay(1000);
 80006c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c4:	f000 fca4 	bl	8001010 <HAL_Delay>
		spi_tranceive_bytes(trans, receive, len);
 80006c8:	e7c9      	b.n	800065e <main+0x22>
 80006ca:	bf00      	nop
 80006cc:	08004674 	.word	0x08004674
 80006d0:	080046a8 	.word	0x080046a8
 80006d4:	080046bc 	.word	0x080046bc

080006d8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b0b4      	sub	sp, #208	; 0xd0
 80006dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80006e2:	2230      	movs	r2, #48	; 0x30
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f003 f85a 	bl	80037a0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006fc:	f107 0308 	add.w	r3, r7, #8
 8000700:	2284      	movs	r2, #132	; 0x84
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f003 f84b 	bl	80037a0 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800070a:	f000 ff65 	bl	80015d8 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800070e:	4b38      	ldr	r3, [pc, #224]	; (80007f0 <SystemClock_Config+0x118>)
 8000710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000712:	4a37      	ldr	r2, [pc, #220]	; (80007f0 <SystemClock_Config+0x118>)
 8000714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000718:	6413      	str	r3, [r2, #64]	; 0x40
 800071a:	4b35      	ldr	r3, [pc, #212]	; (80007f0 <SystemClock_Config+0x118>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000726:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <SystemClock_Config+0x11c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a32      	ldr	r2, [pc, #200]	; (80007f4 <SystemClock_Config+0x11c>)
 800072c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000730:	6013      	str	r3, [r2, #0]
 8000732:	4b30      	ldr	r3, [pc, #192]	; (80007f4 <SystemClock_Config+0x11c>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800073e:	2301      	movs	r3, #1
 8000740:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000744:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000748:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074c:	2302      	movs	r3, #2
 800074e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000752:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000756:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLM = 12;
 800075a:	230c      	movs	r3, #12
 800075c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	RCC_OscInitStruct.PLL.PLLN = 192;
 8000760:	23c0      	movs	r3, #192	; 0xc0
 8000762:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000766:	2302      	movs	r3, #2
 8000768:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800076c:	2302      	movs	r3, #2
 800076e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000776:	4618      	mov	r0, r3
 8000778:	f000 ff8e 	bl	8001698 <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xae>
	{
		Error_Handler();
 8000782:	f000 fa3b 	bl	8000bfc <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000786:	f000 ff37 	bl	80015f8 <HAL_PWREx_EnableOverDrive>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0xbc>
	{
		Error_Handler();
 8000790:	f000 fa34 	bl	8000bfc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	230f      	movs	r3, #15
 8000796:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079a:	2302      	movs	r3, #2
 800079c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80007b6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80007ba:	2106      	movs	r1, #6
 80007bc:	4618      	mov	r0, r3
 80007be:	f001 fa0f 	bl	8001be0 <HAL_RCC_ClockConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0xf4>
	{
		Error_Handler();
 80007c8:	f000 fa18 	bl	8000bfc <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007cc:	2340      	movs	r3, #64	; 0x40
 80007ce:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007d0:	2300      	movs	r3, #0
 80007d2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d4:	f107 0308 	add.w	r3, r7, #8
 80007d8:	4618      	mov	r0, r3
 80007da:	f001 fc09 	bl	8001ff0 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x110>
	{
		Error_Handler();
 80007e4:	f000 fa0a 	bl	8000bfc <Error_Handler>
	}
}
 80007e8:	bf00      	nop
 80007ea:	37d0      	adds	r7, #208	; 0xd0
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40007000 	.word	0x40007000

080007f8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <MX_USART1_UART_Init+0x58>)
 80007fe:	4a15      	ldr	r2, [pc, #84]	; (8000854 <MX_USART1_UART_Init+0x5c>)
 8000800:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000802:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000804:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000808:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_USART1_UART_Init+0x58>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_USART1_UART_Init+0x58>)
 800081e:	220c      	movs	r2, #12
 8000820:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_USART1_UART_Init+0x58>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_USART1_UART_Init+0x58>)
 8000836:	2200      	movs	r2, #0
 8000838:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_USART1_UART_Init+0x58>)
 800083c:	f002 faa8 	bl	8002d90 <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 8000846:	f000 f9d9 	bl	8000bfc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000098 	.word	0x20000098
 8000854:	40011000 	.word	0x40011000

08000858 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	; 0x28
 800085c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	4b4b      	ldr	r3, [pc, #300]	; (800099c <MX_GPIO_Init+0x144>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a4a      	ldr	r2, [pc, #296]	; (800099c <MX_GPIO_Init+0x144>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b48      	ldr	r3, [pc, #288]	; (800099c <MX_GPIO_Init+0x144>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	613b      	str	r3, [r7, #16]
 8000884:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <MX_GPIO_Init+0x144>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a44      	ldr	r2, [pc, #272]	; (800099c <MX_GPIO_Init+0x144>)
 800088c:	f043 0302 	orr.w	r3, r3, #2
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b42      	ldr	r3, [pc, #264]	; (800099c <MX_GPIO_Init+0x144>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 800089e:	4b3f      	ldr	r3, [pc, #252]	; (800099c <MX_GPIO_Init+0x144>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a3e      	ldr	r2, [pc, #248]	; (800099c <MX_GPIO_Init+0x144>)
 80008a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b3c      	ldr	r3, [pc, #240]	; (800099c <MX_GPIO_Init+0x144>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008b2:	60bb      	str	r3, [r7, #8]
 80008b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b39      	ldr	r3, [pc, #228]	; (800099c <MX_GPIO_Init+0x144>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a38      	ldr	r2, [pc, #224]	; (800099c <MX_GPIO_Init+0x144>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b36      	ldr	r3, [pc, #216]	; (800099c <MX_GPIO_Init+0x144>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80008ce:	4b33      	ldr	r3, [pc, #204]	; (800099c <MX_GPIO_Init+0x144>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a32      	ldr	r2, [pc, #200]	; (800099c <MX_GPIO_Init+0x144>)
 80008d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b30      	ldr	r3, [pc, #192]	; (800099c <MX_GPIO_Init+0x144>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2102      	movs	r1, #2
 80008ea:	482d      	ldr	r0, [pc, #180]	; (80009a0 <MX_GPIO_Init+0x148>)
 80008ec:	f000 fe5a 	bl	80015a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f6:	482b      	ldr	r0, [pc, #172]	; (80009a4 <MX_GPIO_Init+0x14c>)
 80008f8:	f000 fe54 	bl	80015a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000902:	4829      	ldr	r0, [pc, #164]	; (80009a8 <MX_GPIO_Init+0x150>)
 8000904:	f000 fe4e 	bl	80015a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : INT_TEMP_Pin */
	GPIO_InitStruct.Pin = INT_TEMP_Pin;
 8000908:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800090c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090e:	2300      	movs	r3, #0
 8000910:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(INT_TEMP_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 0314 	add.w	r3, r7, #20
 800091a:	4619      	mov	r1, r3
 800091c:	4821      	ldr	r0, [pc, #132]	; (80009a4 <MX_GPIO_Init+0x14c>)
 800091e:	f000 fc7d 	bl	800121c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI_SCK_Pin */
	GPIO_InitStruct.Pin = SPI_SCK_Pin;
 8000922:	2302      	movs	r3, #2
 8000924:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4619      	mov	r1, r3
 8000938:	4819      	ldr	r0, [pc, #100]	; (80009a0 <MX_GPIO_Init+0x148>)
 800093a:	f000 fc6f 	bl	800121c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI_CS_Pin */
	GPIO_InitStruct.Pin = SPI_CS_Pin;
 800093e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000942:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	2301      	movs	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	4813      	ldr	r0, [pc, #76]	; (80009a4 <MX_GPIO_Init+0x14c>)
 8000958:	f000 fc60 	bl	800121c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI_MISO_Pin */
	GPIO_InitStruct.Pin = SPI_MISO_Pin;
 800095c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000960:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	480d      	ldr	r0, [pc, #52]	; (80009a8 <MX_GPIO_Init+0x150>)
 8000972:	f000 fc53 	bl	800121c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI_MOSI_Pin */
	GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 8000976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800097a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097c:	2301      	movs	r3, #1
 800097e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	4619      	mov	r1, r3
 800098e:	4806      	ldr	r0, [pc, #24]	; (80009a8 <MX_GPIO_Init+0x150>)
 8000990:	f000 fc44 	bl	800121c <HAL_GPIO_Init>

}
 8000994:	bf00      	nop
 8000996:	3728      	adds	r7, #40	; 0x28
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40022000 	.word	0x40022000
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40020400 	.word	0x40020400

080009ac <spi_tranceive_bytes>:

/* USER CODE BEGIN 4 */

void spi_tranceive_bytes(uint8_t trans[4], uint8_t receive[4], uint16_t len){
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08a      	sub	sp, #40	; 0x28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	4613      	mov	r3, r2
 80009b8:	80fb      	strh	r3, [r7, #6]
	 * dit doen voor len aantal keer
	 *
	 * transmit en receive tegelijkertijd
	 */
	//vars
	uint32_t delay1us = 10000; //20
 80009ba:	f242 7310 	movw	r3, #10000	; 0x2710
 80009be:	61bb      	str	r3, [r7, #24]

	uint8_t output = 0x00;
 80009c0:	2300      	movs	r3, #0
 80009c2:	75fb      	strb	r3, [r7, #23]
	uint8_t mask = 0x01;
 80009c4:	2301      	movs	r3, #1
 80009c6:	75bb      	strb	r3, [r7, #22]
	uint8_t shift = 0x00;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	uint8_t input = 0x00;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	//init
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 80009d4:	2201      	movs	r2, #1
 80009d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009da:	484d      	ldr	r0, [pc, #308]	; (8000b10 <spi_tranceive_bytes+0x164>)
 80009dc:	f000 fde2 	bl	80015a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, 1);
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009e6:	484b      	ldr	r0, [pc, #300]	; (8000b14 <spi_tranceive_bytes+0x168>)
 80009e8:	f000 fddc 	bl	80015a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 1);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2102      	movs	r1, #2
 80009f0:	4849      	ldr	r0, [pc, #292]	; (8000b18 <spi_tranceive_bytes+0x16c>)
 80009f2:	f000 fdd7 	bl	80015a4 <HAL_GPIO_WritePin>
	SysTickDelayCount(delay1us);
 80009f6:	69b8      	ldr	r0, [r7, #24]
 80009f8:	f000 f8c4 	bl	8000b84 <SysTickDelayCount>

	//cs laag
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a02:	4843      	ldr	r0, [pc, #268]	; (8000b10 <spi_tranceive_bytes+0x164>)
 8000a04:	f000 fdce 	bl	80015a4 <HAL_GPIO_WritePin>
	SysTickDelayCount(delay1us);
 8000a08:	69b8      	ldr	r0, [r7, #24]
 8000a0a:	f000 f8bb 	bl	8000b84 <SysTickDelayCount>

	//clk laag
	HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2102      	movs	r1, #2
 8000a12:	4841      	ldr	r0, [pc, #260]	; (8000b18 <spi_tranceive_bytes+0x16c>)
 8000a14:	f000 fdc6 	bl	80015a4 <HAL_GPIO_WritePin>
	SysTickDelayCount(delay1us);
 8000a18:	69b8      	ldr	r0, [r7, #24]
 8000a1a:	f000 f8b3 	bl	8000b84 <SysTickDelayCount>

	//herhalen voor len keer
	//herhalen voor 8 aantal keer
	for(int bytes = 0; bytes < len; bytes++){
 8000a1e:	2300      	movs	r3, #0
 8000a20:	623b      	str	r3, [r7, #32]
 8000a22:	e058      	b.n	8000ad6 <spi_tranceive_bytes+0x12a>
		shift = reverse(trans[bytes]);
 8000a24:	6a3b      	ldr	r3, [r7, #32]
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	4413      	add	r3, r2
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 f875 	bl	8000b1c <reverse>
 8000a32:	4603      	mov	r3, r0
 8000a34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		for(int bit = 0; bit < 8; bit++){
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61fb      	str	r3, [r7, #28]
 8000a3c:	e03f      	b.n	8000abe <spi_tranceive_bytes+0x112>
			//bit TX klaarzetten
			output = shift & mask;
 8000a3e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000a42:	7dbb      	ldrb	r3, [r7, #22]
 8000a44:	4013      	ands	r3, r2
 8000a46:	75fb      	strb	r3, [r7, #23]
			if(output == 0x01){
 8000a48:	7dfb      	ldrb	r3, [r7, #23]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d106      	bne.n	8000a5c <spi_tranceive_bytes+0xb0>
				HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, 1);
 8000a4e:	2201      	movs	r2, #1
 8000a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a54:	482f      	ldr	r0, [pc, #188]	; (8000b14 <spi_tranceive_bytes+0x168>)
 8000a56:	f000 fda5 	bl	80015a4 <HAL_GPIO_WritePin>
 8000a5a:	e005      	b.n	8000a68 <spi_tranceive_bytes+0xbc>
			}
			else{
				HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, 0);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a62:	482c      	ldr	r0, [pc, #176]	; (8000b14 <spi_tranceive_bytes+0x168>)
 8000a64:	f000 fd9e 	bl	80015a4 <HAL_GPIO_WritePin>
			}
			shift = (shift >> 1);
 8000a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a6c:	085b      	lsrs	r3, r3, #1
 8000a6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			//bit RX inlezen
			if(HAL_GPIO_ReadPin(SPI_MISO_GPIO_Port, SPI_MISO_Pin)){
 8000a72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a76:	4827      	ldr	r0, [pc, #156]	; (8000b14 <spi_tranceive_bytes+0x168>)
 8000a78:	f000 fd7c 	bl	8001574 <HAL_GPIO_ReadPin>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d105      	bne.n	8000a8e <spi_tranceive_bytes+0xe2>
				input &= 0b11111111;
			}
			else{
				input &= 0b11111110;
 8000a82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a86:	f023 0301 	bic.w	r3, r3, #1
 8000a8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			}
			input = (input << 1);
 8000a8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			//clk Pulse
			HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 1);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	2102      	movs	r1, #2
 8000a9c:	481e      	ldr	r0, [pc, #120]	; (8000b18 <spi_tranceive_bytes+0x16c>)
 8000a9e:	f000 fd81 	bl	80015a4 <HAL_GPIO_WritePin>
			SysTickDelayCount(delay1us);
 8000aa2:	69b8      	ldr	r0, [r7, #24]
 8000aa4:	f000 f86e 	bl	8000b84 <SysTickDelayCount>
			HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 0);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2102      	movs	r1, #2
 8000aac:	481a      	ldr	r0, [pc, #104]	; (8000b18 <spi_tranceive_bytes+0x16c>)
 8000aae:	f000 fd79 	bl	80015a4 <HAL_GPIO_WritePin>
			SysTickDelayCount(delay1us);
 8000ab2:	69b8      	ldr	r0, [r7, #24]
 8000ab4:	f000 f866 	bl	8000b84 <SysTickDelayCount>
		for(int bit = 0; bit < 8; bit++){
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	3301      	adds	r3, #1
 8000abc:	61fb      	str	r3, [r7, #28]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	2b07      	cmp	r3, #7
 8000ac2:	ddbc      	ble.n	8000a3e <spi_tranceive_bytes+0x92>
		}
		receive[bytes] = input;
 8000ac4:	6a3b      	ldr	r3, [r7, #32]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000ace:	701a      	strb	r2, [r3, #0]
	for(int bytes = 0; bytes < len; bytes++){
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	623b      	str	r3, [r7, #32]
 8000ad6:	88fb      	ldrh	r3, [r7, #6]
 8000ad8:	6a3a      	ldr	r2, [r7, #32]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	dba2      	blt.n	8000a24 <spi_tranceive_bytes+0x78>
	}
	HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, 1);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ae4:	480b      	ldr	r0, [pc, #44]	; (8000b14 <spi_tranceive_bytes+0x168>)
 8000ae6:	f000 fd5d 	bl	80015a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 1);
 8000aea:	2201      	movs	r2, #1
 8000aec:	2102      	movs	r1, #2
 8000aee:	480a      	ldr	r0, [pc, #40]	; (8000b18 <spi_tranceive_bytes+0x16c>)
 8000af0:	f000 fd58 	bl	80015a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000afa:	4805      	ldr	r0, [pc, #20]	; (8000b10 <spi_tranceive_bytes+0x164>)
 8000afc:	f000 fd52 	bl	80015a4 <HAL_GPIO_WritePin>
	SysTickDelayCount(delay1us);
 8000b00:	69b8      	ldr	r0, [r7, #24]
 8000b02:	f000 f83f 	bl	8000b84 <SysTickDelayCount>
}
 8000b06:	bf00      	nop
 8000b08:	3728      	adds	r7, #40	; 0x28
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40020000 	.word	0x40020000
 8000b14:	40020400 	.word	0x40020400
 8000b18:	40022000 	.word	0x40022000

08000b1c <reverse>:

uint8_t reverse(uint8_t b) {
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
   b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	091b      	lsrs	r3, r3, #4
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	b25a      	sxtb	r2, r3
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	b25b      	sxtb	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	71fb      	strb	r3, [r7, #7]
   b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	109b      	asrs	r3, r3, #2
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8000b44:	b25a      	sxtb	r2, r3
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8000b50:	b25b      	sxtb	r3, r3
 8000b52:	4313      	orrs	r3, r2
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	71fb      	strb	r3, [r7, #7]
   b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	105b      	asrs	r3, r3, #1
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8000b62:	b25a      	sxtb	r2, r3
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	4313      	orrs	r3, r2
 8000b72:	b25b      	sxtb	r3, r3
 8000b74:	71fb      	strb	r3, [r7, #7]
   return b;
 8000b76:	79fb      	ldrb	r3, [r7, #7]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <SysTickDelayCount>:

//	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
//	HAL_GPIO_WritePin(SPI_MOSI_GPIO_Port, SPI_MOSI_Pin, 1);
//	HAL_GPIO_WritePin(SPI_SCK_GPIO_Port, SPI_SCK_Pin, 1);

void SysTickDelayCount(uint32_t ulCount){
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <SysTickDelayCount+0x48>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <SysTickDelayCount+0x48>)
 8000b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b96:	60d3      	str	r3, [r2, #12]
	DWT->LAR = 0xC5ACCE55;
 8000b98:	4b0d      	ldr	r3, [pc, #52]	; (8000bd0 <SysTickDelayCount+0x4c>)
 8000b9a:	4a0e      	ldr	r2, [pc, #56]	; (8000bd4 <SysTickDelayCount+0x50>)
 8000b9c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
	DWT->CYCCNT = 0;
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <SysTickDelayCount+0x4c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000ba6:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <SysTickDelayCount+0x4c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a09      	ldr	r2, [pc, #36]	; (8000bd0 <SysTickDelayCount+0x4c>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6013      	str	r3, [r2, #0]

	while(DWT->CYCCNT < ulCount);
 8000bb2:	bf00      	nop
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <SysTickDelayCount+0x4c>)
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d8fa      	bhi.n	8000bb4 <SysTickDelayCount+0x30>
}
 8000bbe:	bf00      	nop
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000edf0 	.word	0xe000edf0
 8000bd0:	e0001000 	.word	0xe0001000
 8000bd4:	c5acce55 	.word	0xc5acce55

08000bd8 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d101      	bne.n	8000bee <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000bea:	f000 f9f1 	bl	8000fd0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40010000 	.word	0x40010000

08000bfc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c00:	b672      	cpsid	i
}
 8000c02:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c04:	e7fe      	b.n	8000c04 <Error_Handler+0x8>
	...

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <HAL_MspInit+0x44>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c12:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <HAL_MspInit+0x44>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c18:	6413      	str	r3, [r2, #64]	; 0x40
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <HAL_MspInit+0x44>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <HAL_MspInit+0x44>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <HAL_MspInit+0x44>)
 8000c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c30:	6453      	str	r3, [r2, #68]	; 0x44
 8000c32:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <HAL_MspInit+0x44>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	40023800 	.word	0x40023800

08000c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	; 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a25      	ldr	r2, [pc, #148]	; (8000d04 <HAL_UART_MspInit+0xb4>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d144      	bne.n	8000cfc <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c72:	4b25      	ldr	r3, [pc, #148]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	4a24      	ldr	r2, [pc, #144]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c78:	f043 0310 	orr.w	r3, r3, #16
 8000c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7e:	4b22      	ldr	r3, [pc, #136]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c82:	f003 0310 	and.w	r3, r3, #16
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a1e      	ldr	r2, [pc, #120]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b1c      	ldr	r3, [pc, #112]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a18      	ldr	r2, [pc, #96]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <HAL_UART_MspInit+0xb8>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cca:	2307      	movs	r3, #7
 8000ccc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	480d      	ldr	r0, [pc, #52]	; (8000d0c <HAL_UART_MspInit+0xbc>)
 8000cd6:	f000 faa1 	bl	800121c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cec:	2307      	movs	r3, #7
 8000cee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4806      	ldr	r0, [pc, #24]	; (8000d10 <HAL_UART_MspInit+0xc0>)
 8000cf8:	f000 fa90 	bl	800121c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cfc:	bf00      	nop
 8000cfe:	3728      	adds	r7, #40	; 0x28
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40011000 	.word	0x40011000
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020400 	.word	0x40020400
 8000d10:	40020000 	.word	0x40020000

08000d14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08c      	sub	sp, #48	; 0x30
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	2019      	movs	r0, #25
 8000d2a:	f000 fa4d 	bl	80011c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d2e:	2019      	movs	r0, #25
 8000d30:	f000 fa66 	bl	8001200 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d34:	4b1f      	ldr	r3, [pc, #124]	; (8000db4 <HAL_InitTick+0xa0>)
 8000d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d38:	4a1e      	ldr	r2, [pc, #120]	; (8000db4 <HAL_InitTick+0xa0>)
 8000d3a:	f043 0301 	orr.w	r3, r3, #1
 8000d3e:	6453      	str	r3, [r2, #68]	; 0x44
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <HAL_InitTick+0xa0>)
 8000d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d4c:	f107 0210 	add.w	r2, r7, #16
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	4611      	mov	r1, r2
 8000d56:	4618      	mov	r0, r3
 8000d58:	f001 f918 	bl	8001f8c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000d5c:	f001 f902 	bl	8001f64 <HAL_RCC_GetPCLK2Freq>
 8000d60:	4603      	mov	r3, r0
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d68:	4a13      	ldr	r2, [pc, #76]	; (8000db8 <HAL_InitTick+0xa4>)
 8000d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d6e:	0c9b      	lsrs	r3, r3, #18
 8000d70:	3b01      	subs	r3, #1
 8000d72:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d76:	4a12      	ldr	r2, [pc, #72]	; (8000dc0 <HAL_InitTick+0xac>)
 8000d78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d80:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d82:	4a0e      	ldr	r2, [pc, #56]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d86:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d94:	4809      	ldr	r0, [pc, #36]	; (8000dbc <HAL_InitTick+0xa8>)
 8000d96:	f001 fd1b 	bl	80027d0 <HAL_TIM_Base_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d104      	bne.n	8000daa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000da0:	4806      	ldr	r0, [pc, #24]	; (8000dbc <HAL_InitTick+0xa8>)
 8000da2:	f001 fd77 	bl	8002894 <HAL_TIM_Base_Start_IT>
 8000da6:	4603      	mov	r3, r0
 8000da8:	e000      	b.n	8000dac <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3730      	adds	r7, #48	; 0x30
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40023800 	.word	0x40023800
 8000db8:	431bde83 	.word	0x431bde83
 8000dbc:	2000011c 	.word	0x2000011c
 8000dc0:	40010000 	.word	0x40010000

08000dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dc8:	e7fe      	b.n	8000dc8 <NMI_Handler+0x4>

08000dca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dce:	e7fe      	b.n	8000dce <HardFault_Handler+0x4>

08000dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <MemManage_Handler+0x4>

08000dd6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dda:	e7fe      	b.n	8000dda <BusFault_Handler+0x4>

08000ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <UsageFault_Handler+0x4>

08000de2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e22:	f001 fdaf 	bl	8002984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	2000011c 	.word	0x2000011c

08000e30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	e00a      	b.n	8000e58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e42:	f3af 8000 	nop.w
 8000e46:	4601      	mov	r1, r0
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	1c5a      	adds	r2, r3, #1
 8000e4c:	60ba      	str	r2, [r7, #8]
 8000e4e:	b2ca      	uxtb	r2, r1
 8000e50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	3301      	adds	r3, #1
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	697a      	ldr	r2, [r7, #20]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	dbf0      	blt.n	8000e42 <_read+0x12>
	}

return len;
 8000e60:	687b      	ldr	r3, [r7, #4]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3718      	adds	r7, #24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <_close>:
	}
	return len;
}

int _close(int file)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
	return -1;
 8000e72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e82:	b480      	push	{r7}
 8000e84:	b083      	sub	sp, #12
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
 8000e8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e92:	605a      	str	r2, [r3, #4]
	return 0;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <_isatty>:

int _isatty(int file)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	b083      	sub	sp, #12
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
	return 1;
 8000eaa:	2301      	movs	r3, #1
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
	return 0;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000edc:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <_sbrk+0x5c>)
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <_sbrk+0x60>)
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <_sbrk+0x64>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef0:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <_sbrk+0x64>)
 8000ef2:	4a12      	ldr	r2, [pc, #72]	; (8000f3c <_sbrk+0x68>)
 8000ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <_sbrk+0x64>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4413      	add	r3, r2
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d207      	bcs.n	8000f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f04:	f002 fc22 	bl	800374c <__errno>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f12:	e009      	b.n	8000f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <_sbrk+0x64>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	4a05      	ldr	r2, [pc, #20]	; (8000f38 <_sbrk+0x64>)
 8000f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f26:	68fb      	ldr	r3, [r7, #12]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20050000 	.word	0x20050000
 8000f34:	00000400 	.word	0x00000400
 8000f38:	2000008c 	.word	0x2000008c
 8000f3c:	20000180 	.word	0x20000180

08000f40 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <SystemInit+0x20>)
 8000f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f4a:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <SystemInit+0x20>)
 8000f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f68:	480d      	ldr	r0, [pc, #52]	; (8000fa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f6a:	490e      	ldr	r1, [pc, #56]	; (8000fa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f6c:	4a0e      	ldr	r2, [pc, #56]	; (8000fa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f70:	e002      	b.n	8000f78 <LoopCopyDataInit>

08000f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f76:	3304      	adds	r3, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f7c:	d3f9      	bcc.n	8000f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7e:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f80:	4c0b      	ldr	r4, [pc, #44]	; (8000fb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f84:	e001      	b.n	8000f8a <LoopFillZerobss>

08000f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f88:	3204      	adds	r2, #4

08000f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f8c:	d3fb      	bcc.n	8000f86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f8e:	f7ff ffd7 	bl	8000f40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f92:	f002 fbe1 	bl	8003758 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f96:	f7ff fb51 	bl	800063c <main>
  bx  lr    
 8000f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f9c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fa8:	08004790 	.word	0x08004790
  ldr r2, =_sbss
 8000fac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fb0:	2000017c 	.word	0x2000017c

08000fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fb4:	e7fe      	b.n	8000fb4 <ADC_IRQHandler>

08000fb6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fba:	2003      	movs	r0, #3
 8000fbc:	f000 f8f9 	bl	80011b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc0:	200f      	movs	r0, #15
 8000fc2:	f7ff fea7 	bl	8000d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc6:	f7ff fe1f 	bl	8000c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x20>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000008 	.word	0x20000008
 8000ff4:	20000168 	.word	0x20000168

08000ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <HAL_GetTick+0x14>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000168 	.word	0x20000168

08001010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001018:	f7ff ffee 	bl	8000ff8 <HAL_GetTick>
 800101c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001028:	d005      	beq.n	8001036 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_Delay+0x44>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4413      	add	r3, r2
 8001034:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001036:	bf00      	nop
 8001038:	f7ff ffde 	bl	8000ff8 <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	429a      	cmp	r2, r3
 8001046:	d8f7      	bhi.n	8001038 <HAL_Delay+0x28>
  {
  }
}
 8001048:	bf00      	nop
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000008 	.word	0x20000008

08001058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001068:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <__NVIC_SetPriorityGrouping+0x40>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001074:	4013      	ands	r3, r2
 8001076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001080:	4b06      	ldr	r3, [pc, #24]	; (800109c <__NVIC_SetPriorityGrouping+0x44>)
 8001082:	4313      	orrs	r3, r2
 8001084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001086:	4a04      	ldr	r2, [pc, #16]	; (8001098 <__NVIC_SetPriorityGrouping+0x40>)
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	60d3      	str	r3, [r2, #12]
}
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000ed00 	.word	0xe000ed00
 800109c:	05fa0000 	.word	0x05fa0000

080010a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <__NVIC_GetPriorityGrouping+0x18>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	f003 0307 	and.w	r3, r3, #7
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	db0b      	blt.n	80010e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	f003 021f 	and.w	r2, r3, #31
 80010d4:	4907      	ldr	r1, [pc, #28]	; (80010f4 <__NVIC_EnableIRQ+0x38>)
 80010d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010da:	095b      	lsrs	r3, r3, #5
 80010dc:	2001      	movs	r0, #1
 80010de:	fa00 f202 	lsl.w	r2, r0, r2
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000e100 	.word	0xe000e100

080010f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db0a      	blt.n	8001122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	490c      	ldr	r1, [pc, #48]	; (8001144 <__NVIC_SetPriority+0x4c>)
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	0112      	lsls	r2, r2, #4
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	440b      	add	r3, r1
 800111c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001120:	e00a      	b.n	8001138 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4908      	ldr	r1, [pc, #32]	; (8001148 <__NVIC_SetPriority+0x50>)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	3b04      	subs	r3, #4
 8001130:	0112      	lsls	r2, r2, #4
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	440b      	add	r3, r1
 8001136:	761a      	strb	r2, [r3, #24]
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000e100 	.word	0xe000e100
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	f1c3 0307 	rsb	r3, r3, #7
 8001166:	2b04      	cmp	r3, #4
 8001168:	bf28      	it	cs
 800116a:	2304      	movcs	r3, #4
 800116c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	3304      	adds	r3, #4
 8001172:	2b06      	cmp	r3, #6
 8001174:	d902      	bls.n	800117c <NVIC_EncodePriority+0x30>
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3b03      	subs	r3, #3
 800117a:	e000      	b.n	800117e <NVIC_EncodePriority+0x32>
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001180:	f04f 32ff 	mov.w	r2, #4294967295
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43da      	mvns	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	401a      	ands	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001194:	f04f 31ff 	mov.w	r1, #4294967295
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa01 f303 	lsl.w	r3, r1, r3
 800119e:	43d9      	mvns	r1, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	4313      	orrs	r3, r2
         );
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3724      	adds	r7, #36	; 0x24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff ff4c 	bl	8001058 <__NVIC_SetPriorityGrouping>
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
 80011d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011da:	f7ff ff61 	bl	80010a0 <__NVIC_GetPriorityGrouping>
 80011de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	6978      	ldr	r0, [r7, #20]
 80011e6:	f7ff ffb1 	bl	800114c <NVIC_EncodePriority>
 80011ea:	4602      	mov	r2, r0
 80011ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011f0:	4611      	mov	r1, r2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff80 	bl	80010f8 <__NVIC_SetPriority>
}
 80011f8:	bf00      	nop
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff54 	bl	80010bc <__NVIC_EnableIRQ>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
 800123a:	e175      	b.n	8001528 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800123c:	2201      	movs	r2, #1
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	4013      	ands	r3, r2
 800124e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	429a      	cmp	r2, r3
 8001256:	f040 8164 	bne.w	8001522 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0303 	and.w	r3, r3, #3
 8001262:	2b01      	cmp	r3, #1
 8001264:	d005      	beq.n	8001272 <HAL_GPIO_Init+0x56>
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d130      	bne.n	80012d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	2203      	movs	r2, #3
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4013      	ands	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	68da      	ldr	r2, [r3, #12]
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4313      	orrs	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012a8:	2201      	movs	r2, #1
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	f003 0201 	and.w	r2, r3, #1
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	2b03      	cmp	r3, #3
 80012de:	d017      	beq.n	8001310 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	2203      	movs	r2, #3
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	689a      	ldr	r2, [r3, #8]
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d123      	bne.n	8001364 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	08da      	lsrs	r2, r3, #3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3208      	adds	r2, #8
 8001324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	f003 0307 	and.w	r3, r3, #7
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	220f      	movs	r2, #15
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	691a      	ldr	r2, [r3, #16]
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	08da      	lsrs	r2, r3, #3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3208      	adds	r2, #8
 800135e:	69b9      	ldr	r1, [r7, #24]
 8001360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	2203      	movs	r2, #3
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	4013      	ands	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0203 	and.w	r2, r3, #3
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 80be 	beq.w	8001522 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	4b66      	ldr	r3, [pc, #408]	; (8001540 <HAL_GPIO_Init+0x324>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	4a65      	ldr	r2, [pc, #404]	; (8001540 <HAL_GPIO_Init+0x324>)
 80013ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b0:	6453      	str	r3, [r2, #68]	; 0x44
 80013b2:	4b63      	ldr	r3, [pc, #396]	; (8001540 <HAL_GPIO_Init+0x324>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80013be:	4a61      	ldr	r2, [pc, #388]	; (8001544 <HAL_GPIO_Init+0x328>)
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	089b      	lsrs	r3, r3, #2
 80013c4:	3302      	adds	r3, #2
 80013c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	220f      	movs	r2, #15
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43db      	mvns	r3, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4013      	ands	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a58      	ldr	r2, [pc, #352]	; (8001548 <HAL_GPIO_Init+0x32c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d037      	beq.n	800145a <HAL_GPIO_Init+0x23e>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a57      	ldr	r2, [pc, #348]	; (800154c <HAL_GPIO_Init+0x330>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d031      	beq.n	8001456 <HAL_GPIO_Init+0x23a>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a56      	ldr	r2, [pc, #344]	; (8001550 <HAL_GPIO_Init+0x334>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d02b      	beq.n	8001452 <HAL_GPIO_Init+0x236>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a55      	ldr	r2, [pc, #340]	; (8001554 <HAL_GPIO_Init+0x338>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d025      	beq.n	800144e <HAL_GPIO_Init+0x232>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a54      	ldr	r2, [pc, #336]	; (8001558 <HAL_GPIO_Init+0x33c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d01f      	beq.n	800144a <HAL_GPIO_Init+0x22e>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a53      	ldr	r2, [pc, #332]	; (800155c <HAL_GPIO_Init+0x340>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d019      	beq.n	8001446 <HAL_GPIO_Init+0x22a>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a52      	ldr	r2, [pc, #328]	; (8001560 <HAL_GPIO_Init+0x344>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d013      	beq.n	8001442 <HAL_GPIO_Init+0x226>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a51      	ldr	r2, [pc, #324]	; (8001564 <HAL_GPIO_Init+0x348>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d00d      	beq.n	800143e <HAL_GPIO_Init+0x222>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a50      	ldr	r2, [pc, #320]	; (8001568 <HAL_GPIO_Init+0x34c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d007      	beq.n	800143a <HAL_GPIO_Init+0x21e>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4f      	ldr	r2, [pc, #316]	; (800156c <HAL_GPIO_Init+0x350>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <HAL_GPIO_Init+0x21a>
 8001432:	2309      	movs	r3, #9
 8001434:	e012      	b.n	800145c <HAL_GPIO_Init+0x240>
 8001436:	230a      	movs	r3, #10
 8001438:	e010      	b.n	800145c <HAL_GPIO_Init+0x240>
 800143a:	2308      	movs	r3, #8
 800143c:	e00e      	b.n	800145c <HAL_GPIO_Init+0x240>
 800143e:	2307      	movs	r3, #7
 8001440:	e00c      	b.n	800145c <HAL_GPIO_Init+0x240>
 8001442:	2306      	movs	r3, #6
 8001444:	e00a      	b.n	800145c <HAL_GPIO_Init+0x240>
 8001446:	2305      	movs	r3, #5
 8001448:	e008      	b.n	800145c <HAL_GPIO_Init+0x240>
 800144a:	2304      	movs	r3, #4
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x240>
 800144e:	2303      	movs	r3, #3
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x240>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x240>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x240>
 800145a:	2300      	movs	r3, #0
 800145c:	69fa      	ldr	r2, [r7, #28]
 800145e:	f002 0203 	and.w	r2, r2, #3
 8001462:	0092      	lsls	r2, r2, #2
 8001464:	4093      	lsls	r3, r2
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800146c:	4935      	ldr	r1, [pc, #212]	; (8001544 <HAL_GPIO_Init+0x328>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3302      	adds	r3, #2
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800147a:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <HAL_GPIO_Init+0x354>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800149e:	4a34      	ldr	r2, [pc, #208]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014c8:	4a29      	ldr	r2, [pc, #164]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ce:	4b28      	ldr	r3, [pc, #160]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014f2:	4a1f      	ldr	r2, [pc, #124]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f8:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <HAL_GPIO_Init+0x354>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	43db      	mvns	r3, r3
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800151c:	4a14      	ldr	r2, [pc, #80]	; (8001570 <HAL_GPIO_Init+0x354>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3301      	adds	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b0f      	cmp	r3, #15
 800152c:	f67f ae86 	bls.w	800123c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40013800 	.word	0x40013800
 8001548:	40020000 	.word	0x40020000
 800154c:	40020400 	.word	0x40020400
 8001550:	40020800 	.word	0x40020800
 8001554:	40020c00 	.word	0x40020c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40021400 	.word	0x40021400
 8001560:	40021800 	.word	0x40021800
 8001564:	40021c00 	.word	0x40021c00
 8001568:	40022000 	.word	0x40022000
 800156c:	40022400 	.word	0x40022400
 8001570:	40013c00 	.word	0x40013c00

08001574 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691a      	ldr	r2, [r3, #16]
 8001584:	887b      	ldrh	r3, [r7, #2]
 8001586:	4013      	ands	r3, r2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800158c:	2301      	movs	r3, #1
 800158e:	73fb      	strb	r3, [r7, #15]
 8001590:	e001      	b.n	8001596 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001592:	2300      	movs	r3, #0
 8001594:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001596:	7bfb      	ldrb	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	807b      	strh	r3, [r7, #2]
 80015b0:	4613      	mov	r3, r2
 80015b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015b4:	787b      	ldrb	r3, [r7, #1]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ba:	887a      	ldrh	r2, [r7, #2]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80015c0:	e003      	b.n	80015ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80015c2:	887b      	ldrh	r3, [r7, #2]
 80015c4:	041a      	lsls	r2, r3, #16
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	619a      	str	r2, [r3, #24]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80015e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e6:	6013      	str	r3, [r2, #0]
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40007000 	.word	0x40007000

080015f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	4b23      	ldr	r3, [pc, #140]	; (8001690 <HAL_PWREx_EnableOverDrive+0x98>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	4a22      	ldr	r2, [pc, #136]	; (8001690 <HAL_PWREx_EnableOverDrive+0x98>)
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160c:	6413      	str	r3, [r2, #64]	; 0x40
 800160e:	4b20      	ldr	r3, [pc, #128]	; (8001690 <HAL_PWREx_EnableOverDrive+0x98>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800161a:	4b1e      	ldr	r3, [pc, #120]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a1d      	ldr	r2, [pc, #116]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001624:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001626:	f7ff fce7 	bl	8000ff8 <HAL_GetTick>
 800162a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800162c:	e009      	b.n	8001642 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800162e:	f7ff fce3 	bl	8000ff8 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800163c:	d901      	bls.n	8001642 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e022      	b.n	8001688 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001642:	4b14      	ldr	r3, [pc, #80]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800164a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800164e:	d1ee      	bne.n	800162e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001650:	4b10      	ldr	r3, [pc, #64]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001656:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800165a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800165c:	f7ff fccc 	bl	8000ff8 <HAL_GetTick>
 8001660:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001662:	e009      	b.n	8001678 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001664:	f7ff fcc8 	bl	8000ff8 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001672:	d901      	bls.n	8001678 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e007      	b.n	8001688 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_PWREx_EnableOverDrive+0x9c>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001680:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001684:	d1ee      	bne.n	8001664 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40023800 	.word	0x40023800
 8001694:	40007000 	.word	0x40007000

08001698 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e291      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 8087 	beq.w	80017ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016bc:	4b96      	ldr	r3, [pc, #600]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b04      	cmp	r3, #4
 80016c6:	d00c      	beq.n	80016e2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016c8:	4b93      	ldr	r3, [pc, #588]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 030c 	and.w	r3, r3, #12
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d112      	bne.n	80016fa <HAL_RCC_OscConfig+0x62>
 80016d4:	4b90      	ldr	r3, [pc, #576]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016e0:	d10b      	bne.n	80016fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e2:	4b8d      	ldr	r3, [pc, #564]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d06c      	beq.n	80017c8 <HAL_RCC_OscConfig+0x130>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d168      	bne.n	80017c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e26b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001702:	d106      	bne.n	8001712 <HAL_RCC_OscConfig+0x7a>
 8001704:	4b84      	ldr	r3, [pc, #528]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a83      	ldr	r2, [pc, #524]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800170a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800170e:	6013      	str	r3, [r2, #0]
 8001710:	e02e      	b.n	8001770 <HAL_RCC_OscConfig+0xd8>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10c      	bne.n	8001734 <HAL_RCC_OscConfig+0x9c>
 800171a:	4b7f      	ldr	r3, [pc, #508]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a7e      	ldr	r2, [pc, #504]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b7c      	ldr	r3, [pc, #496]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a7b      	ldr	r2, [pc, #492]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800172c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e01d      	b.n	8001770 <HAL_RCC_OscConfig+0xd8>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800173c:	d10c      	bne.n	8001758 <HAL_RCC_OscConfig+0xc0>
 800173e:	4b76      	ldr	r3, [pc, #472]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a75      	ldr	r2, [pc, #468]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	4b73      	ldr	r3, [pc, #460]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a72      	ldr	r2, [pc, #456]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e00b      	b.n	8001770 <HAL_RCC_OscConfig+0xd8>
 8001758:	4b6f      	ldr	r3, [pc, #444]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6e      	ldr	r2, [pc, #440]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800175e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b6c      	ldr	r3, [pc, #432]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a6b      	ldr	r2, [pc, #428]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800176a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d013      	beq.n	80017a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff fc3e 	bl	8000ff8 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff fc3a 	bl	8000ff8 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	; 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e21f      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001792:	4b61      	ldr	r3, [pc, #388]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f0      	beq.n	8001780 <HAL_RCC_OscConfig+0xe8>
 800179e:	e014      	b.n	80017ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff fc2a 	bl	8000ff8 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fc26 	bl	8000ff8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e20b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ba:	4b57      	ldr	r3, [pc, #348]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x110>
 80017c6:	e000      	b.n	80017ca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d069      	beq.n	80018aa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017d6:	4b50      	ldr	r3, [pc, #320]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017e2:	4b4d      	ldr	r3, [pc, #308]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	2b08      	cmp	r3, #8
 80017ec:	d11c      	bne.n	8001828 <HAL_RCC_OscConfig+0x190>
 80017ee:	4b4a      	ldr	r3, [pc, #296]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d116      	bne.n	8001828 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017fa:	4b47      	ldr	r3, [pc, #284]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_RCC_OscConfig+0x17a>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d001      	beq.n	8001812 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e1df      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001812:	4b41      	ldr	r3, [pc, #260]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	493d      	ldr	r1, [pc, #244]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001822:	4313      	orrs	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001826:	e040      	b.n	80018aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d023      	beq.n	8001878 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001830:	4b39      	ldr	r3, [pc, #228]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a38      	ldr	r2, [pc, #224]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001836:	f043 0301 	orr.w	r3, r3, #1
 800183a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7ff fbdc 	bl	8000ff8 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001844:	f7ff fbd8 	bl	8000ff8 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e1bd      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001856:	4b30      	ldr	r3, [pc, #192]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4929      	ldr	r1, [pc, #164]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
 8001876:	e018      	b.n	80018aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001878:	4b27      	ldr	r3, [pc, #156]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a26      	ldr	r2, [pc, #152]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 800187e:	f023 0301 	bic.w	r3, r3, #1
 8001882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001884:	f7ff fbb8 	bl	8000ff8 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188c:	f7ff fbb4 	bl	8000ff8 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e199      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800189e:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d038      	beq.n	8001928 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d019      	beq.n	80018f2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018be:	4b16      	ldr	r3, [pc, #88]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018c2:	4a15      	ldr	r2, [pc, #84]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ca:	f7ff fb95 	bl	8000ff8 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d2:	f7ff fb91 	bl	8000ff8 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e176      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f0      	beq.n	80018d2 <HAL_RCC_OscConfig+0x23a>
 80018f0:	e01a      	b.n	8001928 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018f6:	4a08      	ldr	r2, [pc, #32]	; (8001918 <HAL_RCC_OscConfig+0x280>)
 80018f8:	f023 0301 	bic.w	r3, r3, #1
 80018fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fe:	f7ff fb7b 	bl	8000ff8 <HAL_GetTick>
 8001902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001904:	e00a      	b.n	800191c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001906:	f7ff fb77 	bl	8000ff8 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d903      	bls.n	800191c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e15c      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
 8001918:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800191c:	4b91      	ldr	r3, [pc, #580]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 800191e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1ee      	bne.n	8001906 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 80a4 	beq.w	8001a7e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001936:	4b8b      	ldr	r3, [pc, #556]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10d      	bne.n	800195e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	4b88      	ldr	r3, [pc, #544]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	4a87      	ldr	r2, [pc, #540]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800194c:	6413      	str	r3, [r2, #64]	; 0x40
 800194e:	4b85      	ldr	r3, [pc, #532]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800195a:	2301      	movs	r3, #1
 800195c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800195e:	4b82      	ldr	r3, [pc, #520]	; (8001b68 <HAL_RCC_OscConfig+0x4d0>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001966:	2b00      	cmp	r3, #0
 8001968:	d118      	bne.n	800199c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800196a:	4b7f      	ldr	r3, [pc, #508]	; (8001b68 <HAL_RCC_OscConfig+0x4d0>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a7e      	ldr	r2, [pc, #504]	; (8001b68 <HAL_RCC_OscConfig+0x4d0>)
 8001970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001976:	f7ff fb3f 	bl	8000ff8 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800197e:	f7ff fb3b 	bl	8000ff8 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b64      	cmp	r3, #100	; 0x64
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e120      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001990:	4b75      	ldr	r3, [pc, #468]	; (8001b68 <HAL_RCC_OscConfig+0x4d0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001998:	2b00      	cmp	r3, #0
 800199a:	d0f0      	beq.n	800197e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d106      	bne.n	80019b2 <HAL_RCC_OscConfig+0x31a>
 80019a4:	4b6f      	ldr	r3, [pc, #444]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a8:	4a6e      	ldr	r2, [pc, #440]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	6713      	str	r3, [r2, #112]	; 0x70
 80019b0:	e02d      	b.n	8001a0e <HAL_RCC_OscConfig+0x376>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10c      	bne.n	80019d4 <HAL_RCC_OscConfig+0x33c>
 80019ba:	4b6a      	ldr	r3, [pc, #424]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019be:	4a69      	ldr	r2, [pc, #420]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019c0:	f023 0301 	bic.w	r3, r3, #1
 80019c4:	6713      	str	r3, [r2, #112]	; 0x70
 80019c6:	4b67      	ldr	r3, [pc, #412]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ca:	4a66      	ldr	r2, [pc, #408]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019cc:	f023 0304 	bic.w	r3, r3, #4
 80019d0:	6713      	str	r3, [r2, #112]	; 0x70
 80019d2:	e01c      	b.n	8001a0e <HAL_RCC_OscConfig+0x376>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2b05      	cmp	r3, #5
 80019da:	d10c      	bne.n	80019f6 <HAL_RCC_OscConfig+0x35e>
 80019dc:	4b61      	ldr	r3, [pc, #388]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e0:	4a60      	ldr	r2, [pc, #384]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019e2:	f043 0304 	orr.w	r3, r3, #4
 80019e6:	6713      	str	r3, [r2, #112]	; 0x70
 80019e8:	4b5e      	ldr	r3, [pc, #376]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ec:	4a5d      	ldr	r2, [pc, #372]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6713      	str	r3, [r2, #112]	; 0x70
 80019f4:	e00b      	b.n	8001a0e <HAL_RCC_OscConfig+0x376>
 80019f6:	4b5b      	ldr	r3, [pc, #364]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019fa:	4a5a      	ldr	r2, [pc, #360]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 80019fc:	f023 0301 	bic.w	r3, r3, #1
 8001a00:	6713      	str	r3, [r2, #112]	; 0x70
 8001a02:	4b58      	ldr	r3, [pc, #352]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a06:	4a57      	ldr	r2, [pc, #348]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a08:	f023 0304 	bic.w	r3, r3, #4
 8001a0c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d015      	beq.n	8001a42 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a16:	f7ff faef 	bl	8000ff8 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a1c:	e00a      	b.n	8001a34 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1e:	f7ff faeb 	bl	8000ff8 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e0ce      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a34:	4b4b      	ldr	r3, [pc, #300]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0ee      	beq.n	8001a1e <HAL_RCC_OscConfig+0x386>
 8001a40:	e014      	b.n	8001a6c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a42:	f7ff fad9 	bl	8000ff8 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a48:	e00a      	b.n	8001a60 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4a:	f7ff fad5 	bl	8000ff8 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e0b8      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a60:	4b40      	ldr	r3, [pc, #256]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1ee      	bne.n	8001a4a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d105      	bne.n	8001a7e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a72:	4b3c      	ldr	r3, [pc, #240]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	4a3b      	ldr	r2, [pc, #236]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f000 80a4 	beq.w	8001bd0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a88:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f003 030c 	and.w	r3, r3, #12
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d06b      	beq.n	8001b6c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d149      	bne.n	8001b30 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9c:	4b31      	ldr	r3, [pc, #196]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a30      	ldr	r2, [pc, #192]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001aa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001aa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa8:	f7ff faa6 	bl	8000ff8 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab0:	f7ff faa2 	bl	8000ff8 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e087      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69da      	ldr	r2, [r3, #28]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001adc:	019b      	lsls	r3, r3, #6
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae4:	085b      	lsrs	r3, r3, #1
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	041b      	lsls	r3, r3, #16
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af0:	061b      	lsls	r3, r3, #24
 8001af2:	4313      	orrs	r3, r2
 8001af4:	4a1b      	ldr	r2, [pc, #108]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001af6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001afa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001afc:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a18      	ldr	r2, [pc, #96]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b08:	f7ff fa76 	bl	8000ff8 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b10:	f7ff fa72 	bl	8000ff8 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e057      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f0      	beq.n	8001b10 <HAL_RCC_OscConfig+0x478>
 8001b2e:	e04f      	b.n	8001bd0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fa5c 	bl	8000ff8 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff fa58 	bl	8000ff8 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e03d      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b56:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <HAL_RCC_OscConfig+0x4cc>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x4ac>
 8001b62:	e035      	b.n	8001bd0 <HAL_RCC_OscConfig+0x538>
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <HAL_RCC_OscConfig+0x544>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d028      	beq.n	8001bcc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d121      	bne.n	8001bcc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d11a      	bne.n	8001bcc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ba2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d111      	bne.n	8001bcc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb2:	085b      	lsrs	r3, r3, #1
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d107      	bne.n	8001bcc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d001      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e000      	b.n	8001bd2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800

08001be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0d0      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf8:	4b6a      	ldr	r3, [pc, #424]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 030f 	and.w	r3, r3, #15
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d910      	bls.n	8001c28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c06:	4b67      	ldr	r3, [pc, #412]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f023 020f 	bic.w	r2, r3, #15
 8001c0e:	4965      	ldr	r1, [pc, #404]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c16:	4b63      	ldr	r3, [pc, #396]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d001      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e0b8      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d020      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c40:	4b59      	ldr	r3, [pc, #356]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	4a58      	ldr	r2, [pc, #352]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0308 	and.w	r3, r3, #8
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d005      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c58:	4b53      	ldr	r3, [pc, #332]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	4a52      	ldr	r2, [pc, #328]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c64:	4b50      	ldr	r3, [pc, #320]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	494d      	ldr	r1, [pc, #308]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d040      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d107      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c8a:	4b47      	ldr	r3, [pc, #284]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d115      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e07f      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d107      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca2:	4b41      	ldr	r3, [pc, #260]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e073      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb2:	4b3d      	ldr	r3, [pc, #244]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e06b      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc2:	4b39      	ldr	r3, [pc, #228]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f023 0203 	bic.w	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4936      	ldr	r1, [pc, #216]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cd4:	f7ff f990 	bl	8000ff8 <HAL_GetTick>
 8001cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cdc:	f7ff f98c 	bl	8000ff8 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e053      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cf2:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 020c 	and.w	r2, r3, #12
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d1eb      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d04:	4b27      	ldr	r3, [pc, #156]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 030f 	and.w	r3, r3, #15
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d210      	bcs.n	8001d34 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d12:	4b24      	ldr	r3, [pc, #144]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f023 020f 	bic.w	r2, r3, #15
 8001d1a:	4922      	ldr	r1, [pc, #136]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	4b20      	ldr	r3, [pc, #128]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e032      	b.n	8001d9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d008      	beq.n	8001d52 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	4916      	ldr	r1, [pc, #88]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d009      	beq.n	8001d72 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d5e:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	490e      	ldr	r1, [pc, #56]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d72:	f000 f821 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 8001d76:	4602      	mov	r2, r0
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f003 030f 	and.w	r3, r3, #15
 8001d82:	490a      	ldr	r1, [pc, #40]	; (8001dac <HAL_RCC_ClockConfig+0x1cc>)
 8001d84:	5ccb      	ldrb	r3, [r1, r3]
 8001d86:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8a:	4a09      	ldr	r2, [pc, #36]	; (8001db0 <HAL_RCC_ClockConfig+0x1d0>)
 8001d8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HAL_RCC_ClockConfig+0x1d4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe ffbe 	bl	8000d14 <HAL_InitTick>

  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023c00 	.word	0x40023c00
 8001da8:	40023800 	.word	0x40023800
 8001dac:	080046d0 	.word	0x080046d0
 8001db0:	20000000 	.word	0x20000000
 8001db4:	20000004 	.word	0x20000004

08001db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db8:	b5b0      	push	{r4, r5, r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	6079      	str	r1, [r7, #4]
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	60f9      	str	r1, [r7, #12]
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001dca:	2100      	movs	r1, #0
 8001dcc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dce:	4952      	ldr	r1, [pc, #328]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001dd0:	6889      	ldr	r1, [r1, #8]
 8001dd2:	f001 010c 	and.w	r1, r1, #12
 8001dd6:	2908      	cmp	r1, #8
 8001dd8:	d00d      	beq.n	8001df6 <HAL_RCC_GetSysClockFreq+0x3e>
 8001dda:	2908      	cmp	r1, #8
 8001ddc:	f200 8094 	bhi.w	8001f08 <HAL_RCC_GetSysClockFreq+0x150>
 8001de0:	2900      	cmp	r1, #0
 8001de2:	d002      	beq.n	8001dea <HAL_RCC_GetSysClockFreq+0x32>
 8001de4:	2904      	cmp	r1, #4
 8001de6:	d003      	beq.n	8001df0 <HAL_RCC_GetSysClockFreq+0x38>
 8001de8:	e08e      	b.n	8001f08 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dea:	4b4c      	ldr	r3, [pc, #304]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x164>)
 8001dec:	60bb      	str	r3, [r7, #8]
      break;
 8001dee:	e08e      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001df0:	4b4b      	ldr	r3, [pc, #300]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x168>)
 8001df2:	60bb      	str	r3, [r7, #8]
      break;
 8001df4:	e08b      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001df6:	4948      	ldr	r1, [pc, #288]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001df8:	6849      	ldr	r1, [r1, #4]
 8001dfa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001dfe:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e00:	4945      	ldr	r1, [pc, #276]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e02:	6849      	ldr	r1, [r1, #4]
 8001e04:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001e08:	2900      	cmp	r1, #0
 8001e0a:	d024      	beq.n	8001e56 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e0c:	4942      	ldr	r1, [pc, #264]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e0e:	6849      	ldr	r1, [r1, #4]
 8001e10:	0989      	lsrs	r1, r1, #6
 8001e12:	4608      	mov	r0, r1
 8001e14:	f04f 0100 	mov.w	r1, #0
 8001e18:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001e1c:	f04f 0500 	mov.w	r5, #0
 8001e20:	ea00 0204 	and.w	r2, r0, r4
 8001e24:	ea01 0305 	and.w	r3, r1, r5
 8001e28:	493d      	ldr	r1, [pc, #244]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e2a:	fb01 f003 	mul.w	r0, r1, r3
 8001e2e:	2100      	movs	r1, #0
 8001e30:	fb01 f102 	mul.w	r1, r1, r2
 8001e34:	1844      	adds	r4, r0, r1
 8001e36:	493a      	ldr	r1, [pc, #232]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e38:	fba2 0101 	umull	r0, r1, r2, r1
 8001e3c:	1863      	adds	r3, r4, r1
 8001e3e:	4619      	mov	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	461a      	mov	r2, r3
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	f7fe fa32 	bl	80002b0 <__aeabi_uldivmod>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4613      	mov	r3, r2
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	e04a      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e56:	4b30      	ldr	r3, [pc, #192]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	099b      	lsrs	r3, r3, #6
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001e66:	f04f 0100 	mov.w	r1, #0
 8001e6a:	ea02 0400 	and.w	r4, r2, r0
 8001e6e:	ea03 0501 	and.w	r5, r3, r1
 8001e72:	4620      	mov	r0, r4
 8001e74:	4629      	mov	r1, r5
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	f04f 0300 	mov.w	r3, #0
 8001e7e:	014b      	lsls	r3, r1, #5
 8001e80:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e84:	0142      	lsls	r2, r0, #5
 8001e86:	4610      	mov	r0, r2
 8001e88:	4619      	mov	r1, r3
 8001e8a:	1b00      	subs	r0, r0, r4
 8001e8c:	eb61 0105 	sbc.w	r1, r1, r5
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	f04f 0300 	mov.w	r3, #0
 8001e98:	018b      	lsls	r3, r1, #6
 8001e9a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001e9e:	0182      	lsls	r2, r0, #6
 8001ea0:	1a12      	subs	r2, r2, r0
 8001ea2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ea6:	f04f 0000 	mov.w	r0, #0
 8001eaa:	f04f 0100 	mov.w	r1, #0
 8001eae:	00d9      	lsls	r1, r3, #3
 8001eb0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001eb4:	00d0      	lsls	r0, r2, #3
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	1912      	adds	r2, r2, r4
 8001ebc:	eb45 0303 	adc.w	r3, r5, r3
 8001ec0:	f04f 0000 	mov.w	r0, #0
 8001ec4:	f04f 0100 	mov.w	r1, #0
 8001ec8:	0299      	lsls	r1, r3, #10
 8001eca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001ece:	0290      	lsls	r0, r2, #10
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	461a      	mov	r2, r3
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	f7fe f9e6 	bl	80002b0 <__aeabi_uldivmod>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4613      	mov	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	0c1b      	lsrs	r3, r3, #16
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f04:	60bb      	str	r3, [r7, #8]
      break;
 8001f06:	e002      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f08:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x164>)
 8001f0a:	60bb      	str	r3, [r7, #8]
      break;
 8001f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0e:	68bb      	ldr	r3, [r7, #8]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bdb0      	pop	{r4, r5, r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	00f42400 	.word	0x00f42400
 8001f20:	017d7840 	.word	0x017d7840

08001f24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000000 	.word	0x20000000

08001f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f40:	f7ff fff0 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f44:	4602      	mov	r2, r0
 8001f46:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	0a9b      	lsrs	r3, r3, #10
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	4903      	ldr	r1, [pc, #12]	; (8001f60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f52:	5ccb      	ldrb	r3, [r1, r3]
 8001f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	080046e0 	.word	0x080046e0

08001f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f68:	f7ff ffdc 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	0b5b      	lsrs	r3, r3, #13
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	4903      	ldr	r1, [pc, #12]	; (8001f88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f7a:	5ccb      	ldrb	r3, [r1, r3]
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40023800 	.word	0x40023800
 8001f88:	080046e0 	.word	0x080046e0

08001f8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	220f      	movs	r2, #15
 8001f9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0203 	and.w	r2, r3, #3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001fc0:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	08db      	lsrs	r3, r3, #3
 8001fc6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fce:	4b07      	ldr	r3, [pc, #28]	; (8001fec <HAL_RCC_GetClockConfig+0x60>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 020f 	and.w	r2, r3, #15
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	601a      	str	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40023c00 	.word	0x40023c00

08001ff0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d012      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002018:	4b69      	ldr	r3, [pc, #420]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	4a68      	ldr	r2, [pc, #416]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800201e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002022:	6093      	str	r3, [r2, #8]
 8002024:	4b66      	ldr	r3, [pc, #408]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800202c:	4964      	ldr	r1, [pc, #400]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800202e:	4313      	orrs	r3, r2
 8002030:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800203a:	2301      	movs	r3, #1
 800203c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d017      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800204a:	4b5d      	ldr	r3, [pc, #372]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800204c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002050:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002058:	4959      	ldr	r1, [pc, #356]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800205a:	4313      	orrs	r3, r2
 800205c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002064:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002068:	d101      	bne.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800206a:	2301      	movs	r3, #1
 800206c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002076:	2301      	movs	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d017      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002086:	4b4e      	ldr	r3, [pc, #312]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002088:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800208c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	494a      	ldr	r1, [pc, #296]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002096:	4313      	orrs	r3, r2
 8002098:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020a4:	d101      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80020a6:	2301      	movs	r3, #1
 80020a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80020b2:	2301      	movs	r3, #1
 80020b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80020c2:	2301      	movs	r3, #1
 80020c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0320 	and.w	r3, r3, #32
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 808b 	beq.w	80021ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80020d4:	4b3a      	ldr	r3, [pc, #232]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	4a39      	ldr	r2, [pc, #228]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020de:	6413      	str	r3, [r2, #64]	; 0x40
 80020e0:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80020ec:	4b35      	ldr	r3, [pc, #212]	; (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a34      	ldr	r2, [pc, #208]	; (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80020f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020f8:	f7fe ff7e 	bl	8000ff8 <HAL_GetTick>
 80020fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002100:	f7fe ff7a 	bl	8000ff8 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b64      	cmp	r3, #100	; 0x64
 800210c:	d901      	bls.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e357      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002112:	4b2c      	ldr	r3, [pc, #176]	; (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0f0      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800211e:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002126:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d035      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	429a      	cmp	r2, r3
 800213a:	d02e      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800213c:	4b20      	ldr	r3, [pc, #128]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800213e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002144:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002146:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214a:	4a1d      	ldr	r2, [pc, #116]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800214c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002150:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002152:	4b1b      	ldr	r3, [pc, #108]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002156:	4a1a      	ldr	r2, [pc, #104]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800215c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800215e:	4a18      	ldr	r2, [pc, #96]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002164:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b01      	cmp	r3, #1
 800216e:	d114      	bne.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7fe ff42 	bl	8000ff8 <HAL_GetTick>
 8002174:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002176:	e00a      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002178:	f7fe ff3e 	bl	8000ff8 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f241 3288 	movw	r2, #5000	; 0x1388
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e319      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218e:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0ee      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021a6:	d111      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80021a8:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021b4:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80021b6:	400b      	ands	r3, r1
 80021b8:	4901      	ldr	r1, [pc, #4]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	608b      	str	r3, [r1, #8]
 80021be:	e00b      	b.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40007000 	.word	0x40007000
 80021c8:	0ffffcff 	.word	0x0ffffcff
 80021cc:	4bb1      	ldr	r3, [pc, #708]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	4ab0      	ldr	r2, [pc, #704]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80021d6:	6093      	str	r3, [r2, #8]
 80021d8:	4bae      	ldr	r3, [pc, #696]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e4:	49ab      	ldr	r1, [pc, #684]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d010      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80021f6:	4ba7      	ldr	r3, [pc, #668]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021fc:	4aa5      	ldr	r2, [pc, #660]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002202:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002206:	4ba3      	ldr	r3, [pc, #652]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002208:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002210:	49a0      	ldr	r1, [pc, #640]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002212:	4313      	orrs	r3, r2
 8002214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00a      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002224:	4b9b      	ldr	r3, [pc, #620]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800222a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002232:	4998      	ldr	r1, [pc, #608]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002234:	4313      	orrs	r3, r2
 8002236:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00a      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002246:	4b93      	ldr	r3, [pc, #588]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002248:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800224c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002254:	498f      	ldr	r1, [pc, #572]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002256:	4313      	orrs	r3, r2
 8002258:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00a      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002268:	4b8a      	ldr	r3, [pc, #552]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800226a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002276:	4987      	ldr	r1, [pc, #540]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00a      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800228a:	4b82      	ldr	r3, [pc, #520]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800228c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002290:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002298:	497e      	ldr	r1, [pc, #504]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800229a:	4313      	orrs	r3, r2
 800229c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00a      	beq.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022ac:	4b79      	ldr	r3, [pc, #484]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b2:	f023 0203 	bic.w	r2, r3, #3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	4976      	ldr	r1, [pc, #472]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022ce:	4b71      	ldr	r3, [pc, #452]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d4:	f023 020c 	bic.w	r2, r3, #12
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022dc:	496d      	ldr	r1, [pc, #436]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00a      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022f0:	4b68      	ldr	r3, [pc, #416]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fe:	4965      	ldr	r1, [pc, #404]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002312:	4b60      	ldr	r3, [pc, #384]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002318:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002320:	495c      	ldr	r1, [pc, #368]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002322:	4313      	orrs	r3, r2
 8002324:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00a      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002334:	4b57      	ldr	r3, [pc, #348]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002342:	4954      	ldr	r1, [pc, #336]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002344:	4313      	orrs	r3, r2
 8002346:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002356:	4b4f      	ldr	r3, [pc, #316]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002364:	494b      	ldr	r1, [pc, #300]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002378:	4b46      	ldr	r3, [pc, #280]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002386:	4943      	ldr	r1, [pc, #268]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00a      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800239a:	4b3e      	ldr	r3, [pc, #248]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800239c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a8:	493a      	ldr	r1, [pc, #232]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00a      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80023bc:	4b35      	ldr	r3, [pc, #212]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023ca:	4932      	ldr	r1, [pc, #200]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d011      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80023de:	4b2d      	ldr	r3, [pc, #180]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023ec:	4929      	ldr	r1, [pc, #164]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023fc:	d101      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800240e:	2301      	movs	r3, #1
 8002410:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800241e:	4b1d      	ldr	r3, [pc, #116]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002424:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800242c:	4919      	ldr	r1, [pc, #100]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00b      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002440:	4b14      	ldr	r3, [pc, #80]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002446:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002450:	4910      	ldr	r1, [pc, #64]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d006      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 80d9 	beq.w	800261e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800246c:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002472:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002476:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002478:	f7fe fdbe 	bl	8000ff8 <HAL_GetTick>
 800247c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800247e:	e00b      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002480:	f7fe fdba 	bl	8000ff8 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b64      	cmp	r3, #100	; 0x64
 800248c:	d904      	bls.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e197      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002492:	bf00      	nop
 8002494:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002498:	4b6c      	ldr	r3, [pc, #432]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1ed      	bne.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d021      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d11d      	bne.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80024b8:	4b64      	ldr	r3, [pc, #400]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024be:	0c1b      	lsrs	r3, r3, #16
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80024c6:	4b61      	ldr	r3, [pc, #388]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024cc:	0e1b      	lsrs	r3, r3, #24
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	019a      	lsls	r2, r3, #6
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	041b      	lsls	r3, r3, #16
 80024de:	431a      	orrs	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	061b      	lsls	r3, r3, #24
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	071b      	lsls	r3, r3, #28
 80024ec:	4957      	ldr	r1, [pc, #348]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d004      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002504:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002508:	d00a      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002512:	2b00      	cmp	r3, #0
 8002514:	d02e      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800251e:	d129      	bne.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002520:	4b4a      	ldr	r3, [pc, #296]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002522:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002526:	0c1b      	lsrs	r3, r3, #16
 8002528:	f003 0303 	and.w	r3, r3, #3
 800252c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800252e:	4b47      	ldr	r3, [pc, #284]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002530:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002534:	0f1b      	lsrs	r3, r3, #28
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	019a      	lsls	r2, r3, #6
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	041b      	lsls	r3, r3, #16
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	061b      	lsls	r3, r3, #24
 800254e:	431a      	orrs	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	071b      	lsls	r3, r3, #28
 8002554:	493d      	ldr	r1, [pc, #244]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800255c:	4b3b      	ldr	r3, [pc, #236]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800255e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002562:	f023 021f 	bic.w	r2, r3, #31
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256a:	3b01      	subs	r3, #1
 800256c:	4937      	ldr	r1, [pc, #220]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01d      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002580:	4b32      	ldr	r3, [pc, #200]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002582:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002586:	0e1b      	lsrs	r3, r3, #24
 8002588:	f003 030f 	and.w	r3, r3, #15
 800258c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800258e:	4b2f      	ldr	r3, [pc, #188]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002594:	0f1b      	lsrs	r3, r3, #28
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	019a      	lsls	r2, r3, #6
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	041b      	lsls	r3, r3, #16
 80025a8:	431a      	orrs	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	061b      	lsls	r3, r3, #24
 80025ae:	431a      	orrs	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	071b      	lsls	r3, r3, #28
 80025b4:	4925      	ldr	r1, [pc, #148]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d011      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	019a      	lsls	r2, r3, #6
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	041b      	lsls	r3, r3, #16
 80025d4:	431a      	orrs	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	061b      	lsls	r3, r3, #24
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	071b      	lsls	r3, r3, #28
 80025e4:	4919      	ldr	r1, [pc, #100]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80025ec:	4b17      	ldr	r3, [pc, #92]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a16      	ldr	r2, [pc, #88]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80025f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f8:	f7fe fcfe 	bl	8000ff8 <HAL_GetTick>
 80025fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002600:	f7fe fcfa 	bl	8000ff8 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b64      	cmp	r3, #100	; 0x64
 800260c:	d901      	bls.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e0d7      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002612:	4b0e      	ldr	r3, [pc, #56]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0f0      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	2b01      	cmp	r3, #1
 8002622:	f040 80cd 	bne.w	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a08      	ldr	r2, [pc, #32]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800262c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002630:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002632:	f7fe fce1 	bl	8000ff8 <HAL_GetTick>
 8002636:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002638:	e00a      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800263a:	f7fe fcdd 	bl	8000ff8 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b64      	cmp	r3, #100	; 0x64
 8002646:	d903      	bls.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e0ba      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800264c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002650:	4b5e      	ldr	r3, [pc, #376]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002658:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800265c:	d0ed      	beq.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800266e:	2b00      	cmp	r3, #0
 8002670:	d009      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800267a:	2b00      	cmp	r3, #0
 800267c:	d02e      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	2b00      	cmp	r3, #0
 8002684:	d12a      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002686:	4b51      	ldr	r3, [pc, #324]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268c:	0c1b      	lsrs	r3, r3, #16
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002694:	4b4d      	ldr	r3, [pc, #308]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269a:	0f1b      	lsrs	r3, r3, #28
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	019a      	lsls	r2, r3, #6
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	041b      	lsls	r3, r3, #16
 80026ac:	431a      	orrs	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	061b      	lsls	r3, r3, #24
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	071b      	lsls	r3, r3, #28
 80026ba:	4944      	ldr	r1, [pc, #272]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80026c2:	4b42      	ldr	r3, [pc, #264]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d0:	3b01      	subs	r3, #1
 80026d2:	021b      	lsls	r3, r3, #8
 80026d4:	493d      	ldr	r1, [pc, #244]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d022      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80026f0:	d11d      	bne.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80026f2:	4b36      	ldr	r3, [pc, #216]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f8:	0e1b      	lsrs	r3, r3, #24
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002700:	4b32      	ldr	r3, [pc, #200]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002706:	0f1b      	lsrs	r3, r3, #28
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	019a      	lsls	r2, r3, #6
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	041b      	lsls	r3, r3, #16
 800271a:	431a      	orrs	r2, r3
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	061b      	lsls	r3, r3, #24
 8002720:	431a      	orrs	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	071b      	lsls	r3, r3, #28
 8002726:	4929      	ldr	r1, [pc, #164]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d028      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800273a:	4b24      	ldr	r3, [pc, #144]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800273c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002740:	0e1b      	lsrs	r3, r3, #24
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002748:	4b20      	ldr	r3, [pc, #128]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274e:	0c1b      	lsrs	r3, r3, #16
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	019a      	lsls	r2, r3, #6
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	041b      	lsls	r3, r3, #16
 8002760:	431a      	orrs	r2, r3
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	061b      	lsls	r3, r3, #24
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	071b      	lsls	r3, r3, #28
 800276e:	4917      	ldr	r1, [pc, #92]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002770:	4313      	orrs	r3, r2
 8002772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002776:	4b15      	ldr	r3, [pc, #84]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002778:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800277c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002784:	4911      	ldr	r1, [pc, #68]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002796:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002798:	f7fe fc2e 	bl	8000ff8 <HAL_GetTick>
 800279c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80027a0:	f7fe fc2a 	bl	8000ff8 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	; 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e007      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80027b2:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027be:	d1ef      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3720      	adds	r7, #32
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40023800 	.word	0x40023800

080027d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e049      	b.n	8002876 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d106      	bne.n	80027fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f841 	bl	800287e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3304      	adds	r3, #4
 800280c:	4619      	mov	r1, r3
 800280e:	4610      	mov	r0, r2
 8002810:	f000 fa00 	bl	8002c14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
	...

08002894 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d001      	beq.n	80028ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e054      	b.n	8002956 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0201 	orr.w	r2, r2, #1
 80028c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a26      	ldr	r2, [pc, #152]	; (8002964 <HAL_TIM_Base_Start_IT+0xd0>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d022      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028d6:	d01d      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a22      	ldr	r2, [pc, #136]	; (8002968 <HAL_TIM_Base_Start_IT+0xd4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d018      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a21      	ldr	r2, [pc, #132]	; (800296c <HAL_TIM_Base_Start_IT+0xd8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d013      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a1f      	ldr	r2, [pc, #124]	; (8002970 <HAL_TIM_Base_Start_IT+0xdc>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d00e      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a1e      	ldr	r2, [pc, #120]	; (8002974 <HAL_TIM_Base_Start_IT+0xe0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d009      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a1c      	ldr	r2, [pc, #112]	; (8002978 <HAL_TIM_Base_Start_IT+0xe4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d004      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x80>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1b      	ldr	r2, [pc, #108]	; (800297c <HAL_TIM_Base_Start_IT+0xe8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d115      	bne.n	8002940 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_TIM_Base_Start_IT+0xec>)
 800291c:	4013      	ands	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b06      	cmp	r3, #6
 8002924:	d015      	beq.n	8002952 <HAL_TIM_Base_Start_IT+0xbe>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800292c:	d011      	beq.n	8002952 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f042 0201 	orr.w	r2, r2, #1
 800293c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800293e:	e008      	b.n	8002952 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	e000      	b.n	8002954 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002952:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3714      	adds	r7, #20
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40010000 	.word	0x40010000
 8002968:	40000400 	.word	0x40000400
 800296c:	40000800 	.word	0x40000800
 8002970:	40000c00 	.word	0x40000c00
 8002974:	40010400 	.word	0x40010400
 8002978:	40014000 	.word	0x40014000
 800297c:	40001800 	.word	0x40001800
 8002980:	00010007 	.word	0x00010007

08002984 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b02      	cmp	r3, #2
 8002998:	d122      	bne.n	80029e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d11b      	bne.n	80029e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0202 	mvn.w	r2, #2
 80029b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f905 	bl	8002bd6 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e005      	b.n	80029da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f8f7 	bl	8002bc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f908 	bl	8002bea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	f003 0304 	and.w	r3, r3, #4
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d122      	bne.n	8002a34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d11b      	bne.n	8002a34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f06f 0204 	mvn.w	r2, #4
 8002a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2202      	movs	r2, #2
 8002a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f8db 	bl	8002bd6 <HAL_TIM_IC_CaptureCallback>
 8002a20:	e005      	b.n	8002a2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f8cd 	bl	8002bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f8de 	bl	8002bea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d122      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0308 	and.w	r3, r3, #8
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d11b      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0208 	mvn.w	r2, #8
 8002a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f8b1 	bl	8002bd6 <HAL_TIM_IC_CaptureCallback>
 8002a74:	e005      	b.n	8002a82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f8a3 	bl	8002bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f8b4 	bl	8002bea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	2b10      	cmp	r3, #16
 8002a94:	d122      	bne.n	8002adc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	2b10      	cmp	r3, #16
 8002aa2:	d11b      	bne.n	8002adc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0210 	mvn.w	r2, #16
 8002aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f887 	bl	8002bd6 <HAL_TIM_IC_CaptureCallback>
 8002ac8:	e005      	b.n	8002ad6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f879 	bl	8002bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f88a 	bl	8002bea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d10e      	bne.n	8002b08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d107      	bne.n	8002b08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0201 	mvn.w	r2, #1
 8002b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fe f868 	bl	8000bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b12:	2b80      	cmp	r3, #128	; 0x80
 8002b14:	d10e      	bne.n	8002b34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b20:	2b80      	cmp	r3, #128	; 0x80
 8002b22:	d107      	bne.n	8002b34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f91a 	bl	8002d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b42:	d10e      	bne.n	8002b62 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4e:	2b80      	cmp	r3, #128	; 0x80
 8002b50:	d107      	bne.n	8002b62 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f90d 	bl	8002d7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6c:	2b40      	cmp	r3, #64	; 0x40
 8002b6e:	d10e      	bne.n	8002b8e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7a:	2b40      	cmp	r3, #64	; 0x40
 8002b7c:	d107      	bne.n	8002b8e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 f838 	bl	8002bfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	f003 0320 	and.w	r3, r3, #32
 8002b98:	2b20      	cmp	r3, #32
 8002b9a:	d10e      	bne.n	8002bba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f003 0320 	and.w	r3, r3, #32
 8002ba6:	2b20      	cmp	r3, #32
 8002ba8:	d107      	bne.n	8002bba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f06f 0220 	mvn.w	r2, #32
 8002bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f8cd 	bl	8002d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a40      	ldr	r2, [pc, #256]	; (8002d28 <TIM_Base_SetConfig+0x114>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d013      	beq.n	8002c54 <TIM_Base_SetConfig+0x40>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c32:	d00f      	beq.n	8002c54 <TIM_Base_SetConfig+0x40>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a3d      	ldr	r2, [pc, #244]	; (8002d2c <TIM_Base_SetConfig+0x118>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00b      	beq.n	8002c54 <TIM_Base_SetConfig+0x40>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a3c      	ldr	r2, [pc, #240]	; (8002d30 <TIM_Base_SetConfig+0x11c>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d007      	beq.n	8002c54 <TIM_Base_SetConfig+0x40>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a3b      	ldr	r2, [pc, #236]	; (8002d34 <TIM_Base_SetConfig+0x120>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d003      	beq.n	8002c54 <TIM_Base_SetConfig+0x40>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a3a      	ldr	r2, [pc, #232]	; (8002d38 <TIM_Base_SetConfig+0x124>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d108      	bne.n	8002c66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a2f      	ldr	r2, [pc, #188]	; (8002d28 <TIM_Base_SetConfig+0x114>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d02b      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c74:	d027      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a2c      	ldr	r2, [pc, #176]	; (8002d2c <TIM_Base_SetConfig+0x118>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d023      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a2b      	ldr	r2, [pc, #172]	; (8002d30 <TIM_Base_SetConfig+0x11c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d01f      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a2a      	ldr	r2, [pc, #168]	; (8002d34 <TIM_Base_SetConfig+0x120>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d01b      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a29      	ldr	r2, [pc, #164]	; (8002d38 <TIM_Base_SetConfig+0x124>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d017      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a28      	ldr	r2, [pc, #160]	; (8002d3c <TIM_Base_SetConfig+0x128>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d013      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <TIM_Base_SetConfig+0x12c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d00f      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a26      	ldr	r2, [pc, #152]	; (8002d44 <TIM_Base_SetConfig+0x130>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00b      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a25      	ldr	r2, [pc, #148]	; (8002d48 <TIM_Base_SetConfig+0x134>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d007      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a24      	ldr	r2, [pc, #144]	; (8002d4c <TIM_Base_SetConfig+0x138>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d003      	beq.n	8002cc6 <TIM_Base_SetConfig+0xb2>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a23      	ldr	r2, [pc, #140]	; (8002d50 <TIM_Base_SetConfig+0x13c>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d108      	bne.n	8002cd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ccc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	; (8002d28 <TIM_Base_SetConfig+0x114>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d003      	beq.n	8002d0c <TIM_Base_SetConfig+0xf8>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a0c      	ldr	r2, [pc, #48]	; (8002d38 <TIM_Base_SetConfig+0x124>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d103      	bne.n	8002d14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	615a      	str	r2, [r3, #20]
}
 8002d1a:	bf00      	nop
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	40010000 	.word	0x40010000
 8002d2c:	40000400 	.word	0x40000400
 8002d30:	40000800 	.word	0x40000800
 8002d34:	40000c00 	.word	0x40000c00
 8002d38:	40010400 	.word	0x40010400
 8002d3c:	40014000 	.word	0x40014000
 8002d40:	40014400 	.word	0x40014400
 8002d44:	40014800 	.word	0x40014800
 8002d48:	40001800 	.word	0x40001800
 8002d4c:	40001c00 	.word	0x40001c00
 8002d50:	40002000 	.word	0x40002000

08002d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e040      	b.n	8002e24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7fd ff4c 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2224      	movs	r2, #36	; 0x24
 8002dbc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f8c0 	bl	8002f54 <UART_SetConfig>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e022      	b.n	8002e24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fb16 	bl	8003418 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0201 	orr.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 fb9d 	bl	800355c <UART_CheckIdleState>
 8002e22:	4603      	mov	r3, r0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08a      	sub	sp, #40	; 0x28
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	603b      	str	r3, [r7, #0]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e40:	2b20      	cmp	r3, #32
 8002e42:	f040 8081 	bne.w	8002f48 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_UART_Transmit+0x26>
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e079      	b.n	8002f4a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_UART_Transmit+0x38>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e072      	b.n	8002f4a <HAL_UART_Transmit+0x11e>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2221      	movs	r2, #33	; 0x21
 8002e78:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e7a:	f7fe f8bd 	bl	8000ff8 <HAL_GetTick>
 8002e7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	88fa      	ldrh	r2, [r7, #6]
 8002e8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e98:	d108      	bne.n	8002eac <HAL_UART_Transmit+0x80>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d104      	bne.n	8002eac <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	61bb      	str	r3, [r7, #24]
 8002eaa:	e003      	b.n	8002eb4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002ebc:	e02c      	b.n	8002f18 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	9300      	str	r3, [sp, #0]
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2180      	movs	r1, #128	; 0x80
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f000 fb7a 	bl	80035c2 <UART_WaitOnFlagUntilTimeout>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e038      	b.n	8002f4a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10b      	bne.n	8002ef6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	881b      	ldrh	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002eec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	3302      	adds	r3, #2
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e007      	b.n	8002f06 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	781a      	ldrb	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	3301      	adds	r3, #1
 8002f04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1cc      	bne.n	8002ebe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2140      	movs	r1, #64	; 0x40
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fb47 	bl	80035c2 <UART_WaitOnFlagUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e005      	b.n	8002f4a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2220      	movs	r2, #32
 8002f42:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	e000      	b.n	8002f4a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002f48:	2302      	movs	r3, #2
  }
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b088      	sub	sp, #32
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	4ba7      	ldr	r3, [pc, #668]	; (800321c <UART_SetConfig+0x2c8>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	6979      	ldr	r1, [r7, #20]
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a95      	ldr	r2, [pc, #596]	; (8003220 <UART_SetConfig+0x2cc>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d120      	bne.n	8003012 <UART_SetConfig+0xbe>
 8002fd0:	4b94      	ldr	r3, [pc, #592]	; (8003224 <UART_SetConfig+0x2d0>)
 8002fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d816      	bhi.n	800300c <UART_SetConfig+0xb8>
 8002fde:	a201      	add	r2, pc, #4	; (adr r2, 8002fe4 <UART_SetConfig+0x90>)
 8002fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe4:	08002ff5 	.word	0x08002ff5
 8002fe8:	08003001 	.word	0x08003001
 8002fec:	08002ffb 	.word	0x08002ffb
 8002ff0:	08003007 	.word	0x08003007
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	77fb      	strb	r3, [r7, #31]
 8002ff8:	e14f      	b.n	800329a <UART_SetConfig+0x346>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	77fb      	strb	r3, [r7, #31]
 8002ffe:	e14c      	b.n	800329a <UART_SetConfig+0x346>
 8003000:	2304      	movs	r3, #4
 8003002:	77fb      	strb	r3, [r7, #31]
 8003004:	e149      	b.n	800329a <UART_SetConfig+0x346>
 8003006:	2308      	movs	r3, #8
 8003008:	77fb      	strb	r3, [r7, #31]
 800300a:	e146      	b.n	800329a <UART_SetConfig+0x346>
 800300c:	2310      	movs	r3, #16
 800300e:	77fb      	strb	r3, [r7, #31]
 8003010:	e143      	b.n	800329a <UART_SetConfig+0x346>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a84      	ldr	r2, [pc, #528]	; (8003228 <UART_SetConfig+0x2d4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d132      	bne.n	8003082 <UART_SetConfig+0x12e>
 800301c:	4b81      	ldr	r3, [pc, #516]	; (8003224 <UART_SetConfig+0x2d0>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b0c      	cmp	r3, #12
 8003028:	d828      	bhi.n	800307c <UART_SetConfig+0x128>
 800302a:	a201      	add	r2, pc, #4	; (adr r2, 8003030 <UART_SetConfig+0xdc>)
 800302c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003030:	08003065 	.word	0x08003065
 8003034:	0800307d 	.word	0x0800307d
 8003038:	0800307d 	.word	0x0800307d
 800303c:	0800307d 	.word	0x0800307d
 8003040:	08003071 	.word	0x08003071
 8003044:	0800307d 	.word	0x0800307d
 8003048:	0800307d 	.word	0x0800307d
 800304c:	0800307d 	.word	0x0800307d
 8003050:	0800306b 	.word	0x0800306b
 8003054:	0800307d 	.word	0x0800307d
 8003058:	0800307d 	.word	0x0800307d
 800305c:	0800307d 	.word	0x0800307d
 8003060:	08003077 	.word	0x08003077
 8003064:	2300      	movs	r3, #0
 8003066:	77fb      	strb	r3, [r7, #31]
 8003068:	e117      	b.n	800329a <UART_SetConfig+0x346>
 800306a:	2302      	movs	r3, #2
 800306c:	77fb      	strb	r3, [r7, #31]
 800306e:	e114      	b.n	800329a <UART_SetConfig+0x346>
 8003070:	2304      	movs	r3, #4
 8003072:	77fb      	strb	r3, [r7, #31]
 8003074:	e111      	b.n	800329a <UART_SetConfig+0x346>
 8003076:	2308      	movs	r3, #8
 8003078:	77fb      	strb	r3, [r7, #31]
 800307a:	e10e      	b.n	800329a <UART_SetConfig+0x346>
 800307c:	2310      	movs	r3, #16
 800307e:	77fb      	strb	r3, [r7, #31]
 8003080:	e10b      	b.n	800329a <UART_SetConfig+0x346>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a69      	ldr	r2, [pc, #420]	; (800322c <UART_SetConfig+0x2d8>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d120      	bne.n	80030ce <UART_SetConfig+0x17a>
 800308c:	4b65      	ldr	r3, [pc, #404]	; (8003224 <UART_SetConfig+0x2d0>)
 800308e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003092:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003096:	2b30      	cmp	r3, #48	; 0x30
 8003098:	d013      	beq.n	80030c2 <UART_SetConfig+0x16e>
 800309a:	2b30      	cmp	r3, #48	; 0x30
 800309c:	d814      	bhi.n	80030c8 <UART_SetConfig+0x174>
 800309e:	2b20      	cmp	r3, #32
 80030a0:	d009      	beq.n	80030b6 <UART_SetConfig+0x162>
 80030a2:	2b20      	cmp	r3, #32
 80030a4:	d810      	bhi.n	80030c8 <UART_SetConfig+0x174>
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <UART_SetConfig+0x15c>
 80030aa:	2b10      	cmp	r3, #16
 80030ac:	d006      	beq.n	80030bc <UART_SetConfig+0x168>
 80030ae:	e00b      	b.n	80030c8 <UART_SetConfig+0x174>
 80030b0:	2300      	movs	r3, #0
 80030b2:	77fb      	strb	r3, [r7, #31]
 80030b4:	e0f1      	b.n	800329a <UART_SetConfig+0x346>
 80030b6:	2302      	movs	r3, #2
 80030b8:	77fb      	strb	r3, [r7, #31]
 80030ba:	e0ee      	b.n	800329a <UART_SetConfig+0x346>
 80030bc:	2304      	movs	r3, #4
 80030be:	77fb      	strb	r3, [r7, #31]
 80030c0:	e0eb      	b.n	800329a <UART_SetConfig+0x346>
 80030c2:	2308      	movs	r3, #8
 80030c4:	77fb      	strb	r3, [r7, #31]
 80030c6:	e0e8      	b.n	800329a <UART_SetConfig+0x346>
 80030c8:	2310      	movs	r3, #16
 80030ca:	77fb      	strb	r3, [r7, #31]
 80030cc:	e0e5      	b.n	800329a <UART_SetConfig+0x346>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a57      	ldr	r2, [pc, #348]	; (8003230 <UART_SetConfig+0x2dc>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d120      	bne.n	800311a <UART_SetConfig+0x1c6>
 80030d8:	4b52      	ldr	r3, [pc, #328]	; (8003224 <UART_SetConfig+0x2d0>)
 80030da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80030e2:	2bc0      	cmp	r3, #192	; 0xc0
 80030e4:	d013      	beq.n	800310e <UART_SetConfig+0x1ba>
 80030e6:	2bc0      	cmp	r3, #192	; 0xc0
 80030e8:	d814      	bhi.n	8003114 <UART_SetConfig+0x1c0>
 80030ea:	2b80      	cmp	r3, #128	; 0x80
 80030ec:	d009      	beq.n	8003102 <UART_SetConfig+0x1ae>
 80030ee:	2b80      	cmp	r3, #128	; 0x80
 80030f0:	d810      	bhi.n	8003114 <UART_SetConfig+0x1c0>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <UART_SetConfig+0x1a8>
 80030f6:	2b40      	cmp	r3, #64	; 0x40
 80030f8:	d006      	beq.n	8003108 <UART_SetConfig+0x1b4>
 80030fa:	e00b      	b.n	8003114 <UART_SetConfig+0x1c0>
 80030fc:	2300      	movs	r3, #0
 80030fe:	77fb      	strb	r3, [r7, #31]
 8003100:	e0cb      	b.n	800329a <UART_SetConfig+0x346>
 8003102:	2302      	movs	r3, #2
 8003104:	77fb      	strb	r3, [r7, #31]
 8003106:	e0c8      	b.n	800329a <UART_SetConfig+0x346>
 8003108:	2304      	movs	r3, #4
 800310a:	77fb      	strb	r3, [r7, #31]
 800310c:	e0c5      	b.n	800329a <UART_SetConfig+0x346>
 800310e:	2308      	movs	r3, #8
 8003110:	77fb      	strb	r3, [r7, #31]
 8003112:	e0c2      	b.n	800329a <UART_SetConfig+0x346>
 8003114:	2310      	movs	r3, #16
 8003116:	77fb      	strb	r3, [r7, #31]
 8003118:	e0bf      	b.n	800329a <UART_SetConfig+0x346>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a45      	ldr	r2, [pc, #276]	; (8003234 <UART_SetConfig+0x2e0>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d125      	bne.n	8003170 <UART_SetConfig+0x21c>
 8003124:	4b3f      	ldr	r3, [pc, #252]	; (8003224 <UART_SetConfig+0x2d0>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800312e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003132:	d017      	beq.n	8003164 <UART_SetConfig+0x210>
 8003134:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003138:	d817      	bhi.n	800316a <UART_SetConfig+0x216>
 800313a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800313e:	d00b      	beq.n	8003158 <UART_SetConfig+0x204>
 8003140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003144:	d811      	bhi.n	800316a <UART_SetConfig+0x216>
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <UART_SetConfig+0x1fe>
 800314a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800314e:	d006      	beq.n	800315e <UART_SetConfig+0x20a>
 8003150:	e00b      	b.n	800316a <UART_SetConfig+0x216>
 8003152:	2300      	movs	r3, #0
 8003154:	77fb      	strb	r3, [r7, #31]
 8003156:	e0a0      	b.n	800329a <UART_SetConfig+0x346>
 8003158:	2302      	movs	r3, #2
 800315a:	77fb      	strb	r3, [r7, #31]
 800315c:	e09d      	b.n	800329a <UART_SetConfig+0x346>
 800315e:	2304      	movs	r3, #4
 8003160:	77fb      	strb	r3, [r7, #31]
 8003162:	e09a      	b.n	800329a <UART_SetConfig+0x346>
 8003164:	2308      	movs	r3, #8
 8003166:	77fb      	strb	r3, [r7, #31]
 8003168:	e097      	b.n	800329a <UART_SetConfig+0x346>
 800316a:	2310      	movs	r3, #16
 800316c:	77fb      	strb	r3, [r7, #31]
 800316e:	e094      	b.n	800329a <UART_SetConfig+0x346>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a30      	ldr	r2, [pc, #192]	; (8003238 <UART_SetConfig+0x2e4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d125      	bne.n	80031c6 <UART_SetConfig+0x272>
 800317a:	4b2a      	ldr	r3, [pc, #168]	; (8003224 <UART_SetConfig+0x2d0>)
 800317c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003180:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003184:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003188:	d017      	beq.n	80031ba <UART_SetConfig+0x266>
 800318a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800318e:	d817      	bhi.n	80031c0 <UART_SetConfig+0x26c>
 8003190:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003194:	d00b      	beq.n	80031ae <UART_SetConfig+0x25a>
 8003196:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800319a:	d811      	bhi.n	80031c0 <UART_SetConfig+0x26c>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <UART_SetConfig+0x254>
 80031a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a4:	d006      	beq.n	80031b4 <UART_SetConfig+0x260>
 80031a6:	e00b      	b.n	80031c0 <UART_SetConfig+0x26c>
 80031a8:	2301      	movs	r3, #1
 80031aa:	77fb      	strb	r3, [r7, #31]
 80031ac:	e075      	b.n	800329a <UART_SetConfig+0x346>
 80031ae:	2302      	movs	r3, #2
 80031b0:	77fb      	strb	r3, [r7, #31]
 80031b2:	e072      	b.n	800329a <UART_SetConfig+0x346>
 80031b4:	2304      	movs	r3, #4
 80031b6:	77fb      	strb	r3, [r7, #31]
 80031b8:	e06f      	b.n	800329a <UART_SetConfig+0x346>
 80031ba:	2308      	movs	r3, #8
 80031bc:	77fb      	strb	r3, [r7, #31]
 80031be:	e06c      	b.n	800329a <UART_SetConfig+0x346>
 80031c0:	2310      	movs	r3, #16
 80031c2:	77fb      	strb	r3, [r7, #31]
 80031c4:	e069      	b.n	800329a <UART_SetConfig+0x346>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1c      	ldr	r2, [pc, #112]	; (800323c <UART_SetConfig+0x2e8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d137      	bne.n	8003240 <UART_SetConfig+0x2ec>
 80031d0:	4b14      	ldr	r3, [pc, #80]	; (8003224 <UART_SetConfig+0x2d0>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80031da:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80031de:	d017      	beq.n	8003210 <UART_SetConfig+0x2bc>
 80031e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80031e4:	d817      	bhi.n	8003216 <UART_SetConfig+0x2c2>
 80031e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031ea:	d00b      	beq.n	8003204 <UART_SetConfig+0x2b0>
 80031ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031f0:	d811      	bhi.n	8003216 <UART_SetConfig+0x2c2>
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <UART_SetConfig+0x2aa>
 80031f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031fa:	d006      	beq.n	800320a <UART_SetConfig+0x2b6>
 80031fc:	e00b      	b.n	8003216 <UART_SetConfig+0x2c2>
 80031fe:	2300      	movs	r3, #0
 8003200:	77fb      	strb	r3, [r7, #31]
 8003202:	e04a      	b.n	800329a <UART_SetConfig+0x346>
 8003204:	2302      	movs	r3, #2
 8003206:	77fb      	strb	r3, [r7, #31]
 8003208:	e047      	b.n	800329a <UART_SetConfig+0x346>
 800320a:	2304      	movs	r3, #4
 800320c:	77fb      	strb	r3, [r7, #31]
 800320e:	e044      	b.n	800329a <UART_SetConfig+0x346>
 8003210:	2308      	movs	r3, #8
 8003212:	77fb      	strb	r3, [r7, #31]
 8003214:	e041      	b.n	800329a <UART_SetConfig+0x346>
 8003216:	2310      	movs	r3, #16
 8003218:	77fb      	strb	r3, [r7, #31]
 800321a:	e03e      	b.n	800329a <UART_SetConfig+0x346>
 800321c:	efff69f3 	.word	0xefff69f3
 8003220:	40011000 	.word	0x40011000
 8003224:	40023800 	.word	0x40023800
 8003228:	40004400 	.word	0x40004400
 800322c:	40004800 	.word	0x40004800
 8003230:	40004c00 	.word	0x40004c00
 8003234:	40005000 	.word	0x40005000
 8003238:	40011400 	.word	0x40011400
 800323c:	40007800 	.word	0x40007800
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a71      	ldr	r2, [pc, #452]	; (800340c <UART_SetConfig+0x4b8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d125      	bne.n	8003296 <UART_SetConfig+0x342>
 800324a:	4b71      	ldr	r3, [pc, #452]	; (8003410 <UART_SetConfig+0x4bc>)
 800324c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003250:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003254:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003258:	d017      	beq.n	800328a <UART_SetConfig+0x336>
 800325a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800325e:	d817      	bhi.n	8003290 <UART_SetConfig+0x33c>
 8003260:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003264:	d00b      	beq.n	800327e <UART_SetConfig+0x32a>
 8003266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800326a:	d811      	bhi.n	8003290 <UART_SetConfig+0x33c>
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <UART_SetConfig+0x324>
 8003270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003274:	d006      	beq.n	8003284 <UART_SetConfig+0x330>
 8003276:	e00b      	b.n	8003290 <UART_SetConfig+0x33c>
 8003278:	2300      	movs	r3, #0
 800327a:	77fb      	strb	r3, [r7, #31]
 800327c:	e00d      	b.n	800329a <UART_SetConfig+0x346>
 800327e:	2302      	movs	r3, #2
 8003280:	77fb      	strb	r3, [r7, #31]
 8003282:	e00a      	b.n	800329a <UART_SetConfig+0x346>
 8003284:	2304      	movs	r3, #4
 8003286:	77fb      	strb	r3, [r7, #31]
 8003288:	e007      	b.n	800329a <UART_SetConfig+0x346>
 800328a:	2308      	movs	r3, #8
 800328c:	77fb      	strb	r3, [r7, #31]
 800328e:	e004      	b.n	800329a <UART_SetConfig+0x346>
 8003290:	2310      	movs	r3, #16
 8003292:	77fb      	strb	r3, [r7, #31]
 8003294:	e001      	b.n	800329a <UART_SetConfig+0x346>
 8003296:	2310      	movs	r3, #16
 8003298:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032a2:	d15a      	bne.n	800335a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80032a4:	7ffb      	ldrb	r3, [r7, #31]
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d827      	bhi.n	80032fa <UART_SetConfig+0x3a6>
 80032aa:	a201      	add	r2, pc, #4	; (adr r2, 80032b0 <UART_SetConfig+0x35c>)
 80032ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b0:	080032d5 	.word	0x080032d5
 80032b4:	080032dd 	.word	0x080032dd
 80032b8:	080032e5 	.word	0x080032e5
 80032bc:	080032fb 	.word	0x080032fb
 80032c0:	080032eb 	.word	0x080032eb
 80032c4:	080032fb 	.word	0x080032fb
 80032c8:	080032fb 	.word	0x080032fb
 80032cc:	080032fb 	.word	0x080032fb
 80032d0:	080032f3 	.word	0x080032f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032d4:	f7fe fe32 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 80032d8:	61b8      	str	r0, [r7, #24]
        break;
 80032da:	e013      	b.n	8003304 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032dc:	f7fe fe42 	bl	8001f64 <HAL_RCC_GetPCLK2Freq>
 80032e0:	61b8      	str	r0, [r7, #24]
        break;
 80032e2:	e00f      	b.n	8003304 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032e4:	4b4b      	ldr	r3, [pc, #300]	; (8003414 <UART_SetConfig+0x4c0>)
 80032e6:	61bb      	str	r3, [r7, #24]
        break;
 80032e8:	e00c      	b.n	8003304 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ea:	f7fe fd65 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 80032ee:	61b8      	str	r0, [r7, #24]
        break;
 80032f0:	e008      	b.n	8003304 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032f6:	61bb      	str	r3, [r7, #24]
        break;
 80032f8:	e004      	b.n	8003304 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	77bb      	strb	r3, [r7, #30]
        break;
 8003302:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d074      	beq.n	80033f4 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	005a      	lsls	r2, r3, #1
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	085b      	lsrs	r3, r3, #1
 8003314:	441a      	add	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	fbb2 f3f3 	udiv	r3, r2, r3
 800331e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	2b0f      	cmp	r3, #15
 8003324:	d916      	bls.n	8003354 <UART_SetConfig+0x400>
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800332c:	d212      	bcs.n	8003354 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	b29b      	uxth	r3, r3
 8003332:	f023 030f 	bic.w	r3, r3, #15
 8003336:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	085b      	lsrs	r3, r3, #1
 800333c:	b29b      	uxth	r3, r3
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	b29a      	uxth	r2, r3
 8003344:	89fb      	ldrh	r3, [r7, #14]
 8003346:	4313      	orrs	r3, r2
 8003348:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	89fa      	ldrh	r2, [r7, #14]
 8003350:	60da      	str	r2, [r3, #12]
 8003352:	e04f      	b.n	80033f4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	77bb      	strb	r3, [r7, #30]
 8003358:	e04c      	b.n	80033f4 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800335a:	7ffb      	ldrb	r3, [r7, #31]
 800335c:	2b08      	cmp	r3, #8
 800335e:	d828      	bhi.n	80033b2 <UART_SetConfig+0x45e>
 8003360:	a201      	add	r2, pc, #4	; (adr r2, 8003368 <UART_SetConfig+0x414>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	0800338d 	.word	0x0800338d
 800336c:	08003395 	.word	0x08003395
 8003370:	0800339d 	.word	0x0800339d
 8003374:	080033b3 	.word	0x080033b3
 8003378:	080033a3 	.word	0x080033a3
 800337c:	080033b3 	.word	0x080033b3
 8003380:	080033b3 	.word	0x080033b3
 8003384:	080033b3 	.word	0x080033b3
 8003388:	080033ab 	.word	0x080033ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800338c:	f7fe fdd6 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 8003390:	61b8      	str	r0, [r7, #24]
        break;
 8003392:	e013      	b.n	80033bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003394:	f7fe fde6 	bl	8001f64 <HAL_RCC_GetPCLK2Freq>
 8003398:	61b8      	str	r0, [r7, #24]
        break;
 800339a:	e00f      	b.n	80033bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800339c:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <UART_SetConfig+0x4c0>)
 800339e:	61bb      	str	r3, [r7, #24]
        break;
 80033a0:	e00c      	b.n	80033bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033a2:	f7fe fd09 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 80033a6:	61b8      	str	r0, [r7, #24]
        break;
 80033a8:	e008      	b.n	80033bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033ae:	61bb      	str	r3, [r7, #24]
        break;
 80033b0:	e004      	b.n	80033bc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	77bb      	strb	r3, [r7, #30]
        break;
 80033ba:	bf00      	nop
    }

    if (pclk != 0U)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d018      	beq.n	80033f4 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	085a      	lsrs	r2, r3, #1
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	441a      	add	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	2b0f      	cmp	r3, #15
 80033da:	d909      	bls.n	80033f0 <UART_SetConfig+0x49c>
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033e2:	d205      	bcs.n	80033f0 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	e001      	b.n	80033f4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003400:	7fbb      	ldrb	r3, [r7, #30]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3720      	adds	r7, #32
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40007c00 	.word	0x40007c00
 8003410:	40023800 	.word	0x40023800
 8003414:	00f42400 	.word	0x00f42400

08003418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00a      	beq.n	80034ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01a      	beq.n	800352e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003516:	d10a      	bne.n	800352e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800356c:	f7fd fd44 	bl	8000ff8 <HAL_GetTick>
 8003570:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d10e      	bne.n	800359e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003580:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f817 	bl	80035c2 <UART_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e00d      	b.n	80035ba <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2220      	movs	r2, #32
 80035a2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2220      	movs	r2, #32
 80035a8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b09c      	sub	sp, #112	; 0x70
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	60f8      	str	r0, [r7, #12]
 80035ca:	60b9      	str	r1, [r7, #8]
 80035cc:	603b      	str	r3, [r7, #0]
 80035ce:	4613      	mov	r3, r2
 80035d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d2:	e0a5      	b.n	8003720 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035da:	f000 80a1 	beq.w	8003720 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035de:	f7fd fd0b 	bl	8000ff8 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d302      	bcc.n	80035f4 <UART_WaitOnFlagUntilTimeout+0x32>
 80035ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d13e      	bne.n	8003672 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035fc:	e853 3f00 	ldrex	r3, [r3]
 8003600:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003604:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003608:	667b      	str	r3, [r7, #100]	; 0x64
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	461a      	mov	r2, r3
 8003610:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003612:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003614:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003616:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003618:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800361a:	e841 2300 	strex	r3, r2, [r1]
 800361e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1e6      	bne.n	80035f4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	3308      	adds	r3, #8
 800362c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800362e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003630:	e853 3f00 	ldrex	r3, [r3]
 8003634:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003638:	f023 0301 	bic.w	r3, r3, #1
 800363c:	663b      	str	r3, [r7, #96]	; 0x60
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	3308      	adds	r3, #8
 8003644:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003646:	64ba      	str	r2, [r7, #72]	; 0x48
 8003648:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800364c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800364e:	e841 2300 	strex	r3, r2, [r1]
 8003652:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1e5      	bne.n	8003626 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e067      	b.n	8003742 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d04f      	beq.n	8003720 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800368a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800368e:	d147      	bne.n	8003720 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003698:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a2:	e853 3f00 	ldrex	r3, [r3]
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80036a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80036ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036b8:	637b      	str	r3, [r7, #52]	; 0x34
 80036ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036c0:	e841 2300 	strex	r3, r2, [r1]
 80036c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80036c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1e6      	bne.n	800369a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	3308      	adds	r3, #8
 80036d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	e853 3f00 	ldrex	r3, [r3]
 80036da:	613b      	str	r3, [r7, #16]
   return(result);
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	3308      	adds	r3, #8
 80036ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036ec:	623a      	str	r2, [r7, #32]
 80036ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f0:	69f9      	ldr	r1, [r7, #28]
 80036f2:	6a3a      	ldr	r2, [r7, #32]
 80036f4:	e841 2300 	strex	r3, r2, [r1]
 80036f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1e5      	bne.n	80036cc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2220      	movs	r2, #32
 800370a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e010      	b.n	8003742 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	69da      	ldr	r2, [r3, #28]
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	4013      	ands	r3, r2
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	429a      	cmp	r2, r3
 800372e:	bf0c      	ite	eq
 8003730:	2301      	moveq	r3, #1
 8003732:	2300      	movne	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	461a      	mov	r2, r3
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	429a      	cmp	r2, r3
 800373c:	f43f af4a 	beq.w	80035d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3770      	adds	r7, #112	; 0x70
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <__errno>:
 800374c:	4b01      	ldr	r3, [pc, #4]	; (8003754 <__errno+0x8>)
 800374e:	6818      	ldr	r0, [r3, #0]
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	2000000c 	.word	0x2000000c

08003758 <__libc_init_array>:
 8003758:	b570      	push	{r4, r5, r6, lr}
 800375a:	4d0d      	ldr	r5, [pc, #52]	; (8003790 <__libc_init_array+0x38>)
 800375c:	4c0d      	ldr	r4, [pc, #52]	; (8003794 <__libc_init_array+0x3c>)
 800375e:	1b64      	subs	r4, r4, r5
 8003760:	10a4      	asrs	r4, r4, #2
 8003762:	2600      	movs	r6, #0
 8003764:	42a6      	cmp	r6, r4
 8003766:	d109      	bne.n	800377c <__libc_init_array+0x24>
 8003768:	4d0b      	ldr	r5, [pc, #44]	; (8003798 <__libc_init_array+0x40>)
 800376a:	4c0c      	ldr	r4, [pc, #48]	; (800379c <__libc_init_array+0x44>)
 800376c:	f000 ff76 	bl	800465c <_init>
 8003770:	1b64      	subs	r4, r4, r5
 8003772:	10a4      	asrs	r4, r4, #2
 8003774:	2600      	movs	r6, #0
 8003776:	42a6      	cmp	r6, r4
 8003778:	d105      	bne.n	8003786 <__libc_init_array+0x2e>
 800377a:	bd70      	pop	{r4, r5, r6, pc}
 800377c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003780:	4798      	blx	r3
 8003782:	3601      	adds	r6, #1
 8003784:	e7ee      	b.n	8003764 <__libc_init_array+0xc>
 8003786:	f855 3b04 	ldr.w	r3, [r5], #4
 800378a:	4798      	blx	r3
 800378c:	3601      	adds	r6, #1
 800378e:	e7f2      	b.n	8003776 <__libc_init_array+0x1e>
 8003790:	08004788 	.word	0x08004788
 8003794:	08004788 	.word	0x08004788
 8003798:	08004788 	.word	0x08004788
 800379c:	0800478c 	.word	0x0800478c

080037a0 <memset>:
 80037a0:	4402      	add	r2, r0
 80037a2:	4603      	mov	r3, r0
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d100      	bne.n	80037aa <memset+0xa>
 80037a8:	4770      	bx	lr
 80037aa:	f803 1b01 	strb.w	r1, [r3], #1
 80037ae:	e7f9      	b.n	80037a4 <memset+0x4>

080037b0 <iprintf>:
 80037b0:	b40f      	push	{r0, r1, r2, r3}
 80037b2:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <iprintf+0x2c>)
 80037b4:	b513      	push	{r0, r1, r4, lr}
 80037b6:	681c      	ldr	r4, [r3, #0]
 80037b8:	b124      	cbz	r4, 80037c4 <iprintf+0x14>
 80037ba:	69a3      	ldr	r3, [r4, #24]
 80037bc:	b913      	cbnz	r3, 80037c4 <iprintf+0x14>
 80037be:	4620      	mov	r0, r4
 80037c0:	f000 f866 	bl	8003890 <__sinit>
 80037c4:	ab05      	add	r3, sp, #20
 80037c6:	9a04      	ldr	r2, [sp, #16]
 80037c8:	68a1      	ldr	r1, [r4, #8]
 80037ca:	9301      	str	r3, [sp, #4]
 80037cc:	4620      	mov	r0, r4
 80037ce:	f000 f983 	bl	8003ad8 <_vfiprintf_r>
 80037d2:	b002      	add	sp, #8
 80037d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037d8:	b004      	add	sp, #16
 80037da:	4770      	bx	lr
 80037dc:	2000000c 	.word	0x2000000c

080037e0 <std>:
 80037e0:	2300      	movs	r3, #0
 80037e2:	b510      	push	{r4, lr}
 80037e4:	4604      	mov	r4, r0
 80037e6:	e9c0 3300 	strd	r3, r3, [r0]
 80037ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037ee:	6083      	str	r3, [r0, #8]
 80037f0:	8181      	strh	r1, [r0, #12]
 80037f2:	6643      	str	r3, [r0, #100]	; 0x64
 80037f4:	81c2      	strh	r2, [r0, #14]
 80037f6:	6183      	str	r3, [r0, #24]
 80037f8:	4619      	mov	r1, r3
 80037fa:	2208      	movs	r2, #8
 80037fc:	305c      	adds	r0, #92	; 0x5c
 80037fe:	f7ff ffcf 	bl	80037a0 <memset>
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <std+0x38>)
 8003804:	6263      	str	r3, [r4, #36]	; 0x24
 8003806:	4b05      	ldr	r3, [pc, #20]	; (800381c <std+0x3c>)
 8003808:	62a3      	str	r3, [r4, #40]	; 0x28
 800380a:	4b05      	ldr	r3, [pc, #20]	; (8003820 <std+0x40>)
 800380c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800380e:	4b05      	ldr	r3, [pc, #20]	; (8003824 <std+0x44>)
 8003810:	6224      	str	r4, [r4, #32]
 8003812:	6323      	str	r3, [r4, #48]	; 0x30
 8003814:	bd10      	pop	{r4, pc}
 8003816:	bf00      	nop
 8003818:	08004081 	.word	0x08004081
 800381c:	080040a3 	.word	0x080040a3
 8003820:	080040db 	.word	0x080040db
 8003824:	080040ff 	.word	0x080040ff

08003828 <_cleanup_r>:
 8003828:	4901      	ldr	r1, [pc, #4]	; (8003830 <_cleanup_r+0x8>)
 800382a:	f000 b8af 	b.w	800398c <_fwalk_reent>
 800382e:	bf00      	nop
 8003830:	080043d9 	.word	0x080043d9

08003834 <__sfmoreglue>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	1e4a      	subs	r2, r1, #1
 8003838:	2568      	movs	r5, #104	; 0x68
 800383a:	4355      	muls	r5, r2
 800383c:	460e      	mov	r6, r1
 800383e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003842:	f000 f8c5 	bl	80039d0 <_malloc_r>
 8003846:	4604      	mov	r4, r0
 8003848:	b140      	cbz	r0, 800385c <__sfmoreglue+0x28>
 800384a:	2100      	movs	r1, #0
 800384c:	e9c0 1600 	strd	r1, r6, [r0]
 8003850:	300c      	adds	r0, #12
 8003852:	60a0      	str	r0, [r4, #8]
 8003854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003858:	f7ff ffa2 	bl	80037a0 <memset>
 800385c:	4620      	mov	r0, r4
 800385e:	bd70      	pop	{r4, r5, r6, pc}

08003860 <__sfp_lock_acquire>:
 8003860:	4801      	ldr	r0, [pc, #4]	; (8003868 <__sfp_lock_acquire+0x8>)
 8003862:	f000 b8b3 	b.w	80039cc <__retarget_lock_acquire_recursive>
 8003866:	bf00      	nop
 8003868:	20000174 	.word	0x20000174

0800386c <__sfp_lock_release>:
 800386c:	4801      	ldr	r0, [pc, #4]	; (8003874 <__sfp_lock_release+0x8>)
 800386e:	f000 b8ae 	b.w	80039ce <__retarget_lock_release_recursive>
 8003872:	bf00      	nop
 8003874:	20000174 	.word	0x20000174

08003878 <__sinit_lock_acquire>:
 8003878:	4801      	ldr	r0, [pc, #4]	; (8003880 <__sinit_lock_acquire+0x8>)
 800387a:	f000 b8a7 	b.w	80039cc <__retarget_lock_acquire_recursive>
 800387e:	bf00      	nop
 8003880:	2000016f 	.word	0x2000016f

08003884 <__sinit_lock_release>:
 8003884:	4801      	ldr	r0, [pc, #4]	; (800388c <__sinit_lock_release+0x8>)
 8003886:	f000 b8a2 	b.w	80039ce <__retarget_lock_release_recursive>
 800388a:	bf00      	nop
 800388c:	2000016f 	.word	0x2000016f

08003890 <__sinit>:
 8003890:	b510      	push	{r4, lr}
 8003892:	4604      	mov	r4, r0
 8003894:	f7ff fff0 	bl	8003878 <__sinit_lock_acquire>
 8003898:	69a3      	ldr	r3, [r4, #24]
 800389a:	b11b      	cbz	r3, 80038a4 <__sinit+0x14>
 800389c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038a0:	f7ff bff0 	b.w	8003884 <__sinit_lock_release>
 80038a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80038a8:	6523      	str	r3, [r4, #80]	; 0x50
 80038aa:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <__sinit+0x68>)
 80038ac:	4a13      	ldr	r2, [pc, #76]	; (80038fc <__sinit+0x6c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80038b2:	42a3      	cmp	r3, r4
 80038b4:	bf04      	itt	eq
 80038b6:	2301      	moveq	r3, #1
 80038b8:	61a3      	streq	r3, [r4, #24]
 80038ba:	4620      	mov	r0, r4
 80038bc:	f000 f820 	bl	8003900 <__sfp>
 80038c0:	6060      	str	r0, [r4, #4]
 80038c2:	4620      	mov	r0, r4
 80038c4:	f000 f81c 	bl	8003900 <__sfp>
 80038c8:	60a0      	str	r0, [r4, #8]
 80038ca:	4620      	mov	r0, r4
 80038cc:	f000 f818 	bl	8003900 <__sfp>
 80038d0:	2200      	movs	r2, #0
 80038d2:	60e0      	str	r0, [r4, #12]
 80038d4:	2104      	movs	r1, #4
 80038d6:	6860      	ldr	r0, [r4, #4]
 80038d8:	f7ff ff82 	bl	80037e0 <std>
 80038dc:	68a0      	ldr	r0, [r4, #8]
 80038de:	2201      	movs	r2, #1
 80038e0:	2109      	movs	r1, #9
 80038e2:	f7ff ff7d 	bl	80037e0 <std>
 80038e6:	68e0      	ldr	r0, [r4, #12]
 80038e8:	2202      	movs	r2, #2
 80038ea:	2112      	movs	r1, #18
 80038ec:	f7ff ff78 	bl	80037e0 <std>
 80038f0:	2301      	movs	r3, #1
 80038f2:	61a3      	str	r3, [r4, #24]
 80038f4:	e7d2      	b.n	800389c <__sinit+0xc>
 80038f6:	bf00      	nop
 80038f8:	080046e8 	.word	0x080046e8
 80038fc:	08003829 	.word	0x08003829

08003900 <__sfp>:
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003902:	4607      	mov	r7, r0
 8003904:	f7ff ffac 	bl	8003860 <__sfp_lock_acquire>
 8003908:	4b1e      	ldr	r3, [pc, #120]	; (8003984 <__sfp+0x84>)
 800390a:	681e      	ldr	r6, [r3, #0]
 800390c:	69b3      	ldr	r3, [r6, #24]
 800390e:	b913      	cbnz	r3, 8003916 <__sfp+0x16>
 8003910:	4630      	mov	r0, r6
 8003912:	f7ff ffbd 	bl	8003890 <__sinit>
 8003916:	3648      	adds	r6, #72	; 0x48
 8003918:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800391c:	3b01      	subs	r3, #1
 800391e:	d503      	bpl.n	8003928 <__sfp+0x28>
 8003920:	6833      	ldr	r3, [r6, #0]
 8003922:	b30b      	cbz	r3, 8003968 <__sfp+0x68>
 8003924:	6836      	ldr	r6, [r6, #0]
 8003926:	e7f7      	b.n	8003918 <__sfp+0x18>
 8003928:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800392c:	b9d5      	cbnz	r5, 8003964 <__sfp+0x64>
 800392e:	4b16      	ldr	r3, [pc, #88]	; (8003988 <__sfp+0x88>)
 8003930:	60e3      	str	r3, [r4, #12]
 8003932:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003936:	6665      	str	r5, [r4, #100]	; 0x64
 8003938:	f000 f847 	bl	80039ca <__retarget_lock_init_recursive>
 800393c:	f7ff ff96 	bl	800386c <__sfp_lock_release>
 8003940:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003944:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003948:	6025      	str	r5, [r4, #0]
 800394a:	61a5      	str	r5, [r4, #24]
 800394c:	2208      	movs	r2, #8
 800394e:	4629      	mov	r1, r5
 8003950:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003954:	f7ff ff24 	bl	80037a0 <memset>
 8003958:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800395c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003960:	4620      	mov	r0, r4
 8003962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003964:	3468      	adds	r4, #104	; 0x68
 8003966:	e7d9      	b.n	800391c <__sfp+0x1c>
 8003968:	2104      	movs	r1, #4
 800396a:	4638      	mov	r0, r7
 800396c:	f7ff ff62 	bl	8003834 <__sfmoreglue>
 8003970:	4604      	mov	r4, r0
 8003972:	6030      	str	r0, [r6, #0]
 8003974:	2800      	cmp	r0, #0
 8003976:	d1d5      	bne.n	8003924 <__sfp+0x24>
 8003978:	f7ff ff78 	bl	800386c <__sfp_lock_release>
 800397c:	230c      	movs	r3, #12
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	e7ee      	b.n	8003960 <__sfp+0x60>
 8003982:	bf00      	nop
 8003984:	080046e8 	.word	0x080046e8
 8003988:	ffff0001 	.word	0xffff0001

0800398c <_fwalk_reent>:
 800398c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003990:	4606      	mov	r6, r0
 8003992:	4688      	mov	r8, r1
 8003994:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003998:	2700      	movs	r7, #0
 800399a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800399e:	f1b9 0901 	subs.w	r9, r9, #1
 80039a2:	d505      	bpl.n	80039b0 <_fwalk_reent+0x24>
 80039a4:	6824      	ldr	r4, [r4, #0]
 80039a6:	2c00      	cmp	r4, #0
 80039a8:	d1f7      	bne.n	800399a <_fwalk_reent+0xe>
 80039aa:	4638      	mov	r0, r7
 80039ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039b0:	89ab      	ldrh	r3, [r5, #12]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d907      	bls.n	80039c6 <_fwalk_reent+0x3a>
 80039b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039ba:	3301      	adds	r3, #1
 80039bc:	d003      	beq.n	80039c6 <_fwalk_reent+0x3a>
 80039be:	4629      	mov	r1, r5
 80039c0:	4630      	mov	r0, r6
 80039c2:	47c0      	blx	r8
 80039c4:	4307      	orrs	r7, r0
 80039c6:	3568      	adds	r5, #104	; 0x68
 80039c8:	e7e9      	b.n	800399e <_fwalk_reent+0x12>

080039ca <__retarget_lock_init_recursive>:
 80039ca:	4770      	bx	lr

080039cc <__retarget_lock_acquire_recursive>:
 80039cc:	4770      	bx	lr

080039ce <__retarget_lock_release_recursive>:
 80039ce:	4770      	bx	lr

080039d0 <_malloc_r>:
 80039d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d2:	1ccd      	adds	r5, r1, #3
 80039d4:	f025 0503 	bic.w	r5, r5, #3
 80039d8:	3508      	adds	r5, #8
 80039da:	2d0c      	cmp	r5, #12
 80039dc:	bf38      	it	cc
 80039de:	250c      	movcc	r5, #12
 80039e0:	2d00      	cmp	r5, #0
 80039e2:	4606      	mov	r6, r0
 80039e4:	db01      	blt.n	80039ea <_malloc_r+0x1a>
 80039e6:	42a9      	cmp	r1, r5
 80039e8:	d903      	bls.n	80039f2 <_malloc_r+0x22>
 80039ea:	230c      	movs	r3, #12
 80039ec:	6033      	str	r3, [r6, #0]
 80039ee:	2000      	movs	r0, #0
 80039f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039f2:	f000 fda3 	bl	800453c <__malloc_lock>
 80039f6:	4921      	ldr	r1, [pc, #132]	; (8003a7c <_malloc_r+0xac>)
 80039f8:	680a      	ldr	r2, [r1, #0]
 80039fa:	4614      	mov	r4, r2
 80039fc:	b99c      	cbnz	r4, 8003a26 <_malloc_r+0x56>
 80039fe:	4f20      	ldr	r7, [pc, #128]	; (8003a80 <_malloc_r+0xb0>)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	b923      	cbnz	r3, 8003a0e <_malloc_r+0x3e>
 8003a04:	4621      	mov	r1, r4
 8003a06:	4630      	mov	r0, r6
 8003a08:	f000 fb2a 	bl	8004060 <_sbrk_r>
 8003a0c:	6038      	str	r0, [r7, #0]
 8003a0e:	4629      	mov	r1, r5
 8003a10:	4630      	mov	r0, r6
 8003a12:	f000 fb25 	bl	8004060 <_sbrk_r>
 8003a16:	1c43      	adds	r3, r0, #1
 8003a18:	d123      	bne.n	8003a62 <_malloc_r+0x92>
 8003a1a:	230c      	movs	r3, #12
 8003a1c:	6033      	str	r3, [r6, #0]
 8003a1e:	4630      	mov	r0, r6
 8003a20:	f000 fd92 	bl	8004548 <__malloc_unlock>
 8003a24:	e7e3      	b.n	80039ee <_malloc_r+0x1e>
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	1b5b      	subs	r3, r3, r5
 8003a2a:	d417      	bmi.n	8003a5c <_malloc_r+0x8c>
 8003a2c:	2b0b      	cmp	r3, #11
 8003a2e:	d903      	bls.n	8003a38 <_malloc_r+0x68>
 8003a30:	6023      	str	r3, [r4, #0]
 8003a32:	441c      	add	r4, r3
 8003a34:	6025      	str	r5, [r4, #0]
 8003a36:	e004      	b.n	8003a42 <_malloc_r+0x72>
 8003a38:	6863      	ldr	r3, [r4, #4]
 8003a3a:	42a2      	cmp	r2, r4
 8003a3c:	bf0c      	ite	eq
 8003a3e:	600b      	streq	r3, [r1, #0]
 8003a40:	6053      	strne	r3, [r2, #4]
 8003a42:	4630      	mov	r0, r6
 8003a44:	f000 fd80 	bl	8004548 <__malloc_unlock>
 8003a48:	f104 000b 	add.w	r0, r4, #11
 8003a4c:	1d23      	adds	r3, r4, #4
 8003a4e:	f020 0007 	bic.w	r0, r0, #7
 8003a52:	1ac2      	subs	r2, r0, r3
 8003a54:	d0cc      	beq.n	80039f0 <_malloc_r+0x20>
 8003a56:	1a1b      	subs	r3, r3, r0
 8003a58:	50a3      	str	r3, [r4, r2]
 8003a5a:	e7c9      	b.n	80039f0 <_malloc_r+0x20>
 8003a5c:	4622      	mov	r2, r4
 8003a5e:	6864      	ldr	r4, [r4, #4]
 8003a60:	e7cc      	b.n	80039fc <_malloc_r+0x2c>
 8003a62:	1cc4      	adds	r4, r0, #3
 8003a64:	f024 0403 	bic.w	r4, r4, #3
 8003a68:	42a0      	cmp	r0, r4
 8003a6a:	d0e3      	beq.n	8003a34 <_malloc_r+0x64>
 8003a6c:	1a21      	subs	r1, r4, r0
 8003a6e:	4630      	mov	r0, r6
 8003a70:	f000 faf6 	bl	8004060 <_sbrk_r>
 8003a74:	3001      	adds	r0, #1
 8003a76:	d1dd      	bne.n	8003a34 <_malloc_r+0x64>
 8003a78:	e7cf      	b.n	8003a1a <_malloc_r+0x4a>
 8003a7a:	bf00      	nop
 8003a7c:	20000090 	.word	0x20000090
 8003a80:	20000094 	.word	0x20000094

08003a84 <__sfputc_r>:
 8003a84:	6893      	ldr	r3, [r2, #8]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	b410      	push	{r4}
 8003a8c:	6093      	str	r3, [r2, #8]
 8003a8e:	da08      	bge.n	8003aa2 <__sfputc_r+0x1e>
 8003a90:	6994      	ldr	r4, [r2, #24]
 8003a92:	42a3      	cmp	r3, r4
 8003a94:	db01      	blt.n	8003a9a <__sfputc_r+0x16>
 8003a96:	290a      	cmp	r1, #10
 8003a98:	d103      	bne.n	8003aa2 <__sfputc_r+0x1e>
 8003a9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a9e:	f000 bb33 	b.w	8004108 <__swbuf_r>
 8003aa2:	6813      	ldr	r3, [r2, #0]
 8003aa4:	1c58      	adds	r0, r3, #1
 8003aa6:	6010      	str	r0, [r2, #0]
 8003aa8:	7019      	strb	r1, [r3, #0]
 8003aaa:	4608      	mov	r0, r1
 8003aac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <__sfputs_r>:
 8003ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab4:	4606      	mov	r6, r0
 8003ab6:	460f      	mov	r7, r1
 8003ab8:	4614      	mov	r4, r2
 8003aba:	18d5      	adds	r5, r2, r3
 8003abc:	42ac      	cmp	r4, r5
 8003abe:	d101      	bne.n	8003ac4 <__sfputs_r+0x12>
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	e007      	b.n	8003ad4 <__sfputs_r+0x22>
 8003ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ac8:	463a      	mov	r2, r7
 8003aca:	4630      	mov	r0, r6
 8003acc:	f7ff ffda 	bl	8003a84 <__sfputc_r>
 8003ad0:	1c43      	adds	r3, r0, #1
 8003ad2:	d1f3      	bne.n	8003abc <__sfputs_r+0xa>
 8003ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ad8 <_vfiprintf_r>:
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	460d      	mov	r5, r1
 8003ade:	b09d      	sub	sp, #116	; 0x74
 8003ae0:	4614      	mov	r4, r2
 8003ae2:	4698      	mov	r8, r3
 8003ae4:	4606      	mov	r6, r0
 8003ae6:	b118      	cbz	r0, 8003af0 <_vfiprintf_r+0x18>
 8003ae8:	6983      	ldr	r3, [r0, #24]
 8003aea:	b90b      	cbnz	r3, 8003af0 <_vfiprintf_r+0x18>
 8003aec:	f7ff fed0 	bl	8003890 <__sinit>
 8003af0:	4b89      	ldr	r3, [pc, #548]	; (8003d18 <_vfiprintf_r+0x240>)
 8003af2:	429d      	cmp	r5, r3
 8003af4:	d11b      	bne.n	8003b2e <_vfiprintf_r+0x56>
 8003af6:	6875      	ldr	r5, [r6, #4]
 8003af8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003afa:	07d9      	lsls	r1, r3, #31
 8003afc:	d405      	bmi.n	8003b0a <_vfiprintf_r+0x32>
 8003afe:	89ab      	ldrh	r3, [r5, #12]
 8003b00:	059a      	lsls	r2, r3, #22
 8003b02:	d402      	bmi.n	8003b0a <_vfiprintf_r+0x32>
 8003b04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b06:	f7ff ff61 	bl	80039cc <__retarget_lock_acquire_recursive>
 8003b0a:	89ab      	ldrh	r3, [r5, #12]
 8003b0c:	071b      	lsls	r3, r3, #28
 8003b0e:	d501      	bpl.n	8003b14 <_vfiprintf_r+0x3c>
 8003b10:	692b      	ldr	r3, [r5, #16]
 8003b12:	b9eb      	cbnz	r3, 8003b50 <_vfiprintf_r+0x78>
 8003b14:	4629      	mov	r1, r5
 8003b16:	4630      	mov	r0, r6
 8003b18:	f000 fb5a 	bl	80041d0 <__swsetup_r>
 8003b1c:	b1c0      	cbz	r0, 8003b50 <_vfiprintf_r+0x78>
 8003b1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b20:	07dc      	lsls	r4, r3, #31
 8003b22:	d50e      	bpl.n	8003b42 <_vfiprintf_r+0x6a>
 8003b24:	f04f 30ff 	mov.w	r0, #4294967295
 8003b28:	b01d      	add	sp, #116	; 0x74
 8003b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b2e:	4b7b      	ldr	r3, [pc, #492]	; (8003d1c <_vfiprintf_r+0x244>)
 8003b30:	429d      	cmp	r5, r3
 8003b32:	d101      	bne.n	8003b38 <_vfiprintf_r+0x60>
 8003b34:	68b5      	ldr	r5, [r6, #8]
 8003b36:	e7df      	b.n	8003af8 <_vfiprintf_r+0x20>
 8003b38:	4b79      	ldr	r3, [pc, #484]	; (8003d20 <_vfiprintf_r+0x248>)
 8003b3a:	429d      	cmp	r5, r3
 8003b3c:	bf08      	it	eq
 8003b3e:	68f5      	ldreq	r5, [r6, #12]
 8003b40:	e7da      	b.n	8003af8 <_vfiprintf_r+0x20>
 8003b42:	89ab      	ldrh	r3, [r5, #12]
 8003b44:	0598      	lsls	r0, r3, #22
 8003b46:	d4ed      	bmi.n	8003b24 <_vfiprintf_r+0x4c>
 8003b48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b4a:	f7ff ff40 	bl	80039ce <__retarget_lock_release_recursive>
 8003b4e:	e7e9      	b.n	8003b24 <_vfiprintf_r+0x4c>
 8003b50:	2300      	movs	r3, #0
 8003b52:	9309      	str	r3, [sp, #36]	; 0x24
 8003b54:	2320      	movs	r3, #32
 8003b56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b5e:	2330      	movs	r3, #48	; 0x30
 8003b60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003d24 <_vfiprintf_r+0x24c>
 8003b64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b68:	f04f 0901 	mov.w	r9, #1
 8003b6c:	4623      	mov	r3, r4
 8003b6e:	469a      	mov	sl, r3
 8003b70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b74:	b10a      	cbz	r2, 8003b7a <_vfiprintf_r+0xa2>
 8003b76:	2a25      	cmp	r2, #37	; 0x25
 8003b78:	d1f9      	bne.n	8003b6e <_vfiprintf_r+0x96>
 8003b7a:	ebba 0b04 	subs.w	fp, sl, r4
 8003b7e:	d00b      	beq.n	8003b98 <_vfiprintf_r+0xc0>
 8003b80:	465b      	mov	r3, fp
 8003b82:	4622      	mov	r2, r4
 8003b84:	4629      	mov	r1, r5
 8003b86:	4630      	mov	r0, r6
 8003b88:	f7ff ff93 	bl	8003ab2 <__sfputs_r>
 8003b8c:	3001      	adds	r0, #1
 8003b8e:	f000 80aa 	beq.w	8003ce6 <_vfiprintf_r+0x20e>
 8003b92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b94:	445a      	add	r2, fp
 8003b96:	9209      	str	r2, [sp, #36]	; 0x24
 8003b98:	f89a 3000 	ldrb.w	r3, [sl]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80a2 	beq.w	8003ce6 <_vfiprintf_r+0x20e>
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bac:	f10a 0a01 	add.w	sl, sl, #1
 8003bb0:	9304      	str	r3, [sp, #16]
 8003bb2:	9307      	str	r3, [sp, #28]
 8003bb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003bb8:	931a      	str	r3, [sp, #104]	; 0x68
 8003bba:	4654      	mov	r4, sl
 8003bbc:	2205      	movs	r2, #5
 8003bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bc2:	4858      	ldr	r0, [pc, #352]	; (8003d24 <_vfiprintf_r+0x24c>)
 8003bc4:	f7fc fb24 	bl	8000210 <memchr>
 8003bc8:	9a04      	ldr	r2, [sp, #16]
 8003bca:	b9d8      	cbnz	r0, 8003c04 <_vfiprintf_r+0x12c>
 8003bcc:	06d1      	lsls	r1, r2, #27
 8003bce:	bf44      	itt	mi
 8003bd0:	2320      	movmi	r3, #32
 8003bd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bd6:	0713      	lsls	r3, r2, #28
 8003bd8:	bf44      	itt	mi
 8003bda:	232b      	movmi	r3, #43	; 0x2b
 8003bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003be0:	f89a 3000 	ldrb.w	r3, [sl]
 8003be4:	2b2a      	cmp	r3, #42	; 0x2a
 8003be6:	d015      	beq.n	8003c14 <_vfiprintf_r+0x13c>
 8003be8:	9a07      	ldr	r2, [sp, #28]
 8003bea:	4654      	mov	r4, sl
 8003bec:	2000      	movs	r0, #0
 8003bee:	f04f 0c0a 	mov.w	ip, #10
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bf8:	3b30      	subs	r3, #48	; 0x30
 8003bfa:	2b09      	cmp	r3, #9
 8003bfc:	d94e      	bls.n	8003c9c <_vfiprintf_r+0x1c4>
 8003bfe:	b1b0      	cbz	r0, 8003c2e <_vfiprintf_r+0x156>
 8003c00:	9207      	str	r2, [sp, #28]
 8003c02:	e014      	b.n	8003c2e <_vfiprintf_r+0x156>
 8003c04:	eba0 0308 	sub.w	r3, r0, r8
 8003c08:	fa09 f303 	lsl.w	r3, r9, r3
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	9304      	str	r3, [sp, #16]
 8003c10:	46a2      	mov	sl, r4
 8003c12:	e7d2      	b.n	8003bba <_vfiprintf_r+0xe2>
 8003c14:	9b03      	ldr	r3, [sp, #12]
 8003c16:	1d19      	adds	r1, r3, #4
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	9103      	str	r1, [sp, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bfbb      	ittet	lt
 8003c20:	425b      	neglt	r3, r3
 8003c22:	f042 0202 	orrlt.w	r2, r2, #2
 8003c26:	9307      	strge	r3, [sp, #28]
 8003c28:	9307      	strlt	r3, [sp, #28]
 8003c2a:	bfb8      	it	lt
 8003c2c:	9204      	strlt	r2, [sp, #16]
 8003c2e:	7823      	ldrb	r3, [r4, #0]
 8003c30:	2b2e      	cmp	r3, #46	; 0x2e
 8003c32:	d10c      	bne.n	8003c4e <_vfiprintf_r+0x176>
 8003c34:	7863      	ldrb	r3, [r4, #1]
 8003c36:	2b2a      	cmp	r3, #42	; 0x2a
 8003c38:	d135      	bne.n	8003ca6 <_vfiprintf_r+0x1ce>
 8003c3a:	9b03      	ldr	r3, [sp, #12]
 8003c3c:	1d1a      	adds	r2, r3, #4
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	9203      	str	r2, [sp, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	bfb8      	it	lt
 8003c46:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c4a:	3402      	adds	r4, #2
 8003c4c:	9305      	str	r3, [sp, #20]
 8003c4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003d34 <_vfiprintf_r+0x25c>
 8003c52:	7821      	ldrb	r1, [r4, #0]
 8003c54:	2203      	movs	r2, #3
 8003c56:	4650      	mov	r0, sl
 8003c58:	f7fc fada 	bl	8000210 <memchr>
 8003c5c:	b140      	cbz	r0, 8003c70 <_vfiprintf_r+0x198>
 8003c5e:	2340      	movs	r3, #64	; 0x40
 8003c60:	eba0 000a 	sub.w	r0, r0, sl
 8003c64:	fa03 f000 	lsl.w	r0, r3, r0
 8003c68:	9b04      	ldr	r3, [sp, #16]
 8003c6a:	4303      	orrs	r3, r0
 8003c6c:	3401      	adds	r4, #1
 8003c6e:	9304      	str	r3, [sp, #16]
 8003c70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c74:	482c      	ldr	r0, [pc, #176]	; (8003d28 <_vfiprintf_r+0x250>)
 8003c76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c7a:	2206      	movs	r2, #6
 8003c7c:	f7fc fac8 	bl	8000210 <memchr>
 8003c80:	2800      	cmp	r0, #0
 8003c82:	d03f      	beq.n	8003d04 <_vfiprintf_r+0x22c>
 8003c84:	4b29      	ldr	r3, [pc, #164]	; (8003d2c <_vfiprintf_r+0x254>)
 8003c86:	bb1b      	cbnz	r3, 8003cd0 <_vfiprintf_r+0x1f8>
 8003c88:	9b03      	ldr	r3, [sp, #12]
 8003c8a:	3307      	adds	r3, #7
 8003c8c:	f023 0307 	bic.w	r3, r3, #7
 8003c90:	3308      	adds	r3, #8
 8003c92:	9303      	str	r3, [sp, #12]
 8003c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c96:	443b      	add	r3, r7
 8003c98:	9309      	str	r3, [sp, #36]	; 0x24
 8003c9a:	e767      	b.n	8003b6c <_vfiprintf_r+0x94>
 8003c9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ca0:	460c      	mov	r4, r1
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	e7a5      	b.n	8003bf2 <_vfiprintf_r+0x11a>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	3401      	adds	r4, #1
 8003caa:	9305      	str	r3, [sp, #20]
 8003cac:	4619      	mov	r1, r3
 8003cae:	f04f 0c0a 	mov.w	ip, #10
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003cb8:	3a30      	subs	r2, #48	; 0x30
 8003cba:	2a09      	cmp	r2, #9
 8003cbc:	d903      	bls.n	8003cc6 <_vfiprintf_r+0x1ee>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0c5      	beq.n	8003c4e <_vfiprintf_r+0x176>
 8003cc2:	9105      	str	r1, [sp, #20]
 8003cc4:	e7c3      	b.n	8003c4e <_vfiprintf_r+0x176>
 8003cc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cca:	4604      	mov	r4, r0
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e7f0      	b.n	8003cb2 <_vfiprintf_r+0x1da>
 8003cd0:	ab03      	add	r3, sp, #12
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	462a      	mov	r2, r5
 8003cd6:	4b16      	ldr	r3, [pc, #88]	; (8003d30 <_vfiprintf_r+0x258>)
 8003cd8:	a904      	add	r1, sp, #16
 8003cda:	4630      	mov	r0, r6
 8003cdc:	f3af 8000 	nop.w
 8003ce0:	4607      	mov	r7, r0
 8003ce2:	1c78      	adds	r0, r7, #1
 8003ce4:	d1d6      	bne.n	8003c94 <_vfiprintf_r+0x1bc>
 8003ce6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ce8:	07d9      	lsls	r1, r3, #31
 8003cea:	d405      	bmi.n	8003cf8 <_vfiprintf_r+0x220>
 8003cec:	89ab      	ldrh	r3, [r5, #12]
 8003cee:	059a      	lsls	r2, r3, #22
 8003cf0:	d402      	bmi.n	8003cf8 <_vfiprintf_r+0x220>
 8003cf2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cf4:	f7ff fe6b 	bl	80039ce <__retarget_lock_release_recursive>
 8003cf8:	89ab      	ldrh	r3, [r5, #12]
 8003cfa:	065b      	lsls	r3, r3, #25
 8003cfc:	f53f af12 	bmi.w	8003b24 <_vfiprintf_r+0x4c>
 8003d00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d02:	e711      	b.n	8003b28 <_vfiprintf_r+0x50>
 8003d04:	ab03      	add	r3, sp, #12
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	462a      	mov	r2, r5
 8003d0a:	4b09      	ldr	r3, [pc, #36]	; (8003d30 <_vfiprintf_r+0x258>)
 8003d0c:	a904      	add	r1, sp, #16
 8003d0e:	4630      	mov	r0, r6
 8003d10:	f000 f880 	bl	8003e14 <_printf_i>
 8003d14:	e7e4      	b.n	8003ce0 <_vfiprintf_r+0x208>
 8003d16:	bf00      	nop
 8003d18:	0800470c 	.word	0x0800470c
 8003d1c:	0800472c 	.word	0x0800472c
 8003d20:	080046ec 	.word	0x080046ec
 8003d24:	0800474c 	.word	0x0800474c
 8003d28:	08004756 	.word	0x08004756
 8003d2c:	00000000 	.word	0x00000000
 8003d30:	08003ab3 	.word	0x08003ab3
 8003d34:	08004752 	.word	0x08004752

08003d38 <_printf_common>:
 8003d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	4699      	mov	r9, r3
 8003d40:	688a      	ldr	r2, [r1, #8]
 8003d42:	690b      	ldr	r3, [r1, #16]
 8003d44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	bfb8      	it	lt
 8003d4c:	4613      	movlt	r3, r2
 8003d4e:	6033      	str	r3, [r6, #0]
 8003d50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d54:	4607      	mov	r7, r0
 8003d56:	460c      	mov	r4, r1
 8003d58:	b10a      	cbz	r2, 8003d5e <_printf_common+0x26>
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	6033      	str	r3, [r6, #0]
 8003d5e:	6823      	ldr	r3, [r4, #0]
 8003d60:	0699      	lsls	r1, r3, #26
 8003d62:	bf42      	ittt	mi
 8003d64:	6833      	ldrmi	r3, [r6, #0]
 8003d66:	3302      	addmi	r3, #2
 8003d68:	6033      	strmi	r3, [r6, #0]
 8003d6a:	6825      	ldr	r5, [r4, #0]
 8003d6c:	f015 0506 	ands.w	r5, r5, #6
 8003d70:	d106      	bne.n	8003d80 <_printf_common+0x48>
 8003d72:	f104 0a19 	add.w	sl, r4, #25
 8003d76:	68e3      	ldr	r3, [r4, #12]
 8003d78:	6832      	ldr	r2, [r6, #0]
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	42ab      	cmp	r3, r5
 8003d7e:	dc26      	bgt.n	8003dce <_printf_common+0x96>
 8003d80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d84:	1e13      	subs	r3, r2, #0
 8003d86:	6822      	ldr	r2, [r4, #0]
 8003d88:	bf18      	it	ne
 8003d8a:	2301      	movne	r3, #1
 8003d8c:	0692      	lsls	r2, r2, #26
 8003d8e:	d42b      	bmi.n	8003de8 <_printf_common+0xb0>
 8003d90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d94:	4649      	mov	r1, r9
 8003d96:	4638      	mov	r0, r7
 8003d98:	47c0      	blx	r8
 8003d9a:	3001      	adds	r0, #1
 8003d9c:	d01e      	beq.n	8003ddc <_printf_common+0xa4>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	68e5      	ldr	r5, [r4, #12]
 8003da2:	6832      	ldr	r2, [r6, #0]
 8003da4:	f003 0306 	and.w	r3, r3, #6
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	bf08      	it	eq
 8003dac:	1aad      	subeq	r5, r5, r2
 8003dae:	68a3      	ldr	r3, [r4, #8]
 8003db0:	6922      	ldr	r2, [r4, #16]
 8003db2:	bf0c      	ite	eq
 8003db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003db8:	2500      	movne	r5, #0
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	bfc4      	itt	gt
 8003dbe:	1a9b      	subgt	r3, r3, r2
 8003dc0:	18ed      	addgt	r5, r5, r3
 8003dc2:	2600      	movs	r6, #0
 8003dc4:	341a      	adds	r4, #26
 8003dc6:	42b5      	cmp	r5, r6
 8003dc8:	d11a      	bne.n	8003e00 <_printf_common+0xc8>
 8003dca:	2000      	movs	r0, #0
 8003dcc:	e008      	b.n	8003de0 <_printf_common+0xa8>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	4652      	mov	r2, sl
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	4638      	mov	r0, r7
 8003dd6:	47c0      	blx	r8
 8003dd8:	3001      	adds	r0, #1
 8003dda:	d103      	bne.n	8003de4 <_printf_common+0xac>
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8003de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de4:	3501      	adds	r5, #1
 8003de6:	e7c6      	b.n	8003d76 <_printf_common+0x3e>
 8003de8:	18e1      	adds	r1, r4, r3
 8003dea:	1c5a      	adds	r2, r3, #1
 8003dec:	2030      	movs	r0, #48	; 0x30
 8003dee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003df2:	4422      	add	r2, r4
 8003df4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003df8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dfc:	3302      	adds	r3, #2
 8003dfe:	e7c7      	b.n	8003d90 <_printf_common+0x58>
 8003e00:	2301      	movs	r3, #1
 8003e02:	4622      	mov	r2, r4
 8003e04:	4649      	mov	r1, r9
 8003e06:	4638      	mov	r0, r7
 8003e08:	47c0      	blx	r8
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	d0e6      	beq.n	8003ddc <_printf_common+0xa4>
 8003e0e:	3601      	adds	r6, #1
 8003e10:	e7d9      	b.n	8003dc6 <_printf_common+0x8e>
	...

08003e14 <_printf_i>:
 8003e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e18:	460c      	mov	r4, r1
 8003e1a:	4691      	mov	r9, r2
 8003e1c:	7e27      	ldrb	r7, [r4, #24]
 8003e1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003e20:	2f78      	cmp	r7, #120	; 0x78
 8003e22:	4680      	mov	r8, r0
 8003e24:	469a      	mov	sl, r3
 8003e26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e2a:	d807      	bhi.n	8003e3c <_printf_i+0x28>
 8003e2c:	2f62      	cmp	r7, #98	; 0x62
 8003e2e:	d80a      	bhi.n	8003e46 <_printf_i+0x32>
 8003e30:	2f00      	cmp	r7, #0
 8003e32:	f000 80d8 	beq.w	8003fe6 <_printf_i+0x1d2>
 8003e36:	2f58      	cmp	r7, #88	; 0x58
 8003e38:	f000 80a3 	beq.w	8003f82 <_printf_i+0x16e>
 8003e3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e44:	e03a      	b.n	8003ebc <_printf_i+0xa8>
 8003e46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e4a:	2b15      	cmp	r3, #21
 8003e4c:	d8f6      	bhi.n	8003e3c <_printf_i+0x28>
 8003e4e:	a001      	add	r0, pc, #4	; (adr r0, 8003e54 <_printf_i+0x40>)
 8003e50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003e54:	08003ead 	.word	0x08003ead
 8003e58:	08003ec1 	.word	0x08003ec1
 8003e5c:	08003e3d 	.word	0x08003e3d
 8003e60:	08003e3d 	.word	0x08003e3d
 8003e64:	08003e3d 	.word	0x08003e3d
 8003e68:	08003e3d 	.word	0x08003e3d
 8003e6c:	08003ec1 	.word	0x08003ec1
 8003e70:	08003e3d 	.word	0x08003e3d
 8003e74:	08003e3d 	.word	0x08003e3d
 8003e78:	08003e3d 	.word	0x08003e3d
 8003e7c:	08003e3d 	.word	0x08003e3d
 8003e80:	08003fcd 	.word	0x08003fcd
 8003e84:	08003ef1 	.word	0x08003ef1
 8003e88:	08003faf 	.word	0x08003faf
 8003e8c:	08003e3d 	.word	0x08003e3d
 8003e90:	08003e3d 	.word	0x08003e3d
 8003e94:	08003fef 	.word	0x08003fef
 8003e98:	08003e3d 	.word	0x08003e3d
 8003e9c:	08003ef1 	.word	0x08003ef1
 8003ea0:	08003e3d 	.word	0x08003e3d
 8003ea4:	08003e3d 	.word	0x08003e3d
 8003ea8:	08003fb7 	.word	0x08003fb7
 8003eac:	680b      	ldr	r3, [r1, #0]
 8003eae:	1d1a      	adds	r2, r3, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	600a      	str	r2, [r1, #0]
 8003eb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003eb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e0a3      	b.n	8004008 <_printf_i+0x1f4>
 8003ec0:	6825      	ldr	r5, [r4, #0]
 8003ec2:	6808      	ldr	r0, [r1, #0]
 8003ec4:	062e      	lsls	r6, r5, #24
 8003ec6:	f100 0304 	add.w	r3, r0, #4
 8003eca:	d50a      	bpl.n	8003ee2 <_printf_i+0xce>
 8003ecc:	6805      	ldr	r5, [r0, #0]
 8003ece:	600b      	str	r3, [r1, #0]
 8003ed0:	2d00      	cmp	r5, #0
 8003ed2:	da03      	bge.n	8003edc <_printf_i+0xc8>
 8003ed4:	232d      	movs	r3, #45	; 0x2d
 8003ed6:	426d      	negs	r5, r5
 8003ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003edc:	485e      	ldr	r0, [pc, #376]	; (8004058 <_printf_i+0x244>)
 8003ede:	230a      	movs	r3, #10
 8003ee0:	e019      	b.n	8003f16 <_printf_i+0x102>
 8003ee2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ee6:	6805      	ldr	r5, [r0, #0]
 8003ee8:	600b      	str	r3, [r1, #0]
 8003eea:	bf18      	it	ne
 8003eec:	b22d      	sxthne	r5, r5
 8003eee:	e7ef      	b.n	8003ed0 <_printf_i+0xbc>
 8003ef0:	680b      	ldr	r3, [r1, #0]
 8003ef2:	6825      	ldr	r5, [r4, #0]
 8003ef4:	1d18      	adds	r0, r3, #4
 8003ef6:	6008      	str	r0, [r1, #0]
 8003ef8:	0628      	lsls	r0, r5, #24
 8003efa:	d501      	bpl.n	8003f00 <_printf_i+0xec>
 8003efc:	681d      	ldr	r5, [r3, #0]
 8003efe:	e002      	b.n	8003f06 <_printf_i+0xf2>
 8003f00:	0669      	lsls	r1, r5, #25
 8003f02:	d5fb      	bpl.n	8003efc <_printf_i+0xe8>
 8003f04:	881d      	ldrh	r5, [r3, #0]
 8003f06:	4854      	ldr	r0, [pc, #336]	; (8004058 <_printf_i+0x244>)
 8003f08:	2f6f      	cmp	r7, #111	; 0x6f
 8003f0a:	bf0c      	ite	eq
 8003f0c:	2308      	moveq	r3, #8
 8003f0e:	230a      	movne	r3, #10
 8003f10:	2100      	movs	r1, #0
 8003f12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f16:	6866      	ldr	r6, [r4, #4]
 8003f18:	60a6      	str	r6, [r4, #8]
 8003f1a:	2e00      	cmp	r6, #0
 8003f1c:	bfa2      	ittt	ge
 8003f1e:	6821      	ldrge	r1, [r4, #0]
 8003f20:	f021 0104 	bicge.w	r1, r1, #4
 8003f24:	6021      	strge	r1, [r4, #0]
 8003f26:	b90d      	cbnz	r5, 8003f2c <_printf_i+0x118>
 8003f28:	2e00      	cmp	r6, #0
 8003f2a:	d04d      	beq.n	8003fc8 <_printf_i+0x1b4>
 8003f2c:	4616      	mov	r6, r2
 8003f2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f32:	fb03 5711 	mls	r7, r3, r1, r5
 8003f36:	5dc7      	ldrb	r7, [r0, r7]
 8003f38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f3c:	462f      	mov	r7, r5
 8003f3e:	42bb      	cmp	r3, r7
 8003f40:	460d      	mov	r5, r1
 8003f42:	d9f4      	bls.n	8003f2e <_printf_i+0x11a>
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d10b      	bne.n	8003f60 <_printf_i+0x14c>
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	07df      	lsls	r7, r3, #31
 8003f4c:	d508      	bpl.n	8003f60 <_printf_i+0x14c>
 8003f4e:	6923      	ldr	r3, [r4, #16]
 8003f50:	6861      	ldr	r1, [r4, #4]
 8003f52:	4299      	cmp	r1, r3
 8003f54:	bfde      	ittt	le
 8003f56:	2330      	movle	r3, #48	; 0x30
 8003f58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f60:	1b92      	subs	r2, r2, r6
 8003f62:	6122      	str	r2, [r4, #16]
 8003f64:	f8cd a000 	str.w	sl, [sp]
 8003f68:	464b      	mov	r3, r9
 8003f6a:	aa03      	add	r2, sp, #12
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	4640      	mov	r0, r8
 8003f70:	f7ff fee2 	bl	8003d38 <_printf_common>
 8003f74:	3001      	adds	r0, #1
 8003f76:	d14c      	bne.n	8004012 <_printf_i+0x1fe>
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	b004      	add	sp, #16
 8003f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f82:	4835      	ldr	r0, [pc, #212]	; (8004058 <_printf_i+0x244>)
 8003f84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	680e      	ldr	r6, [r1, #0]
 8003f8c:	061f      	lsls	r7, r3, #24
 8003f8e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003f92:	600e      	str	r6, [r1, #0]
 8003f94:	d514      	bpl.n	8003fc0 <_printf_i+0x1ac>
 8003f96:	07d9      	lsls	r1, r3, #31
 8003f98:	bf44      	itt	mi
 8003f9a:	f043 0320 	orrmi.w	r3, r3, #32
 8003f9e:	6023      	strmi	r3, [r4, #0]
 8003fa0:	b91d      	cbnz	r5, 8003faa <_printf_i+0x196>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	f023 0320 	bic.w	r3, r3, #32
 8003fa8:	6023      	str	r3, [r4, #0]
 8003faa:	2310      	movs	r3, #16
 8003fac:	e7b0      	b.n	8003f10 <_printf_i+0xfc>
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	f043 0320 	orr.w	r3, r3, #32
 8003fb4:	6023      	str	r3, [r4, #0]
 8003fb6:	2378      	movs	r3, #120	; 0x78
 8003fb8:	4828      	ldr	r0, [pc, #160]	; (800405c <_printf_i+0x248>)
 8003fba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003fbe:	e7e3      	b.n	8003f88 <_printf_i+0x174>
 8003fc0:	065e      	lsls	r6, r3, #25
 8003fc2:	bf48      	it	mi
 8003fc4:	b2ad      	uxthmi	r5, r5
 8003fc6:	e7e6      	b.n	8003f96 <_printf_i+0x182>
 8003fc8:	4616      	mov	r6, r2
 8003fca:	e7bb      	b.n	8003f44 <_printf_i+0x130>
 8003fcc:	680b      	ldr	r3, [r1, #0]
 8003fce:	6826      	ldr	r6, [r4, #0]
 8003fd0:	6960      	ldr	r0, [r4, #20]
 8003fd2:	1d1d      	adds	r5, r3, #4
 8003fd4:	600d      	str	r5, [r1, #0]
 8003fd6:	0635      	lsls	r5, r6, #24
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	d501      	bpl.n	8003fe0 <_printf_i+0x1cc>
 8003fdc:	6018      	str	r0, [r3, #0]
 8003fde:	e002      	b.n	8003fe6 <_printf_i+0x1d2>
 8003fe0:	0671      	lsls	r1, r6, #25
 8003fe2:	d5fb      	bpl.n	8003fdc <_printf_i+0x1c8>
 8003fe4:	8018      	strh	r0, [r3, #0]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	6123      	str	r3, [r4, #16]
 8003fea:	4616      	mov	r6, r2
 8003fec:	e7ba      	b.n	8003f64 <_printf_i+0x150>
 8003fee:	680b      	ldr	r3, [r1, #0]
 8003ff0:	1d1a      	adds	r2, r3, #4
 8003ff2:	600a      	str	r2, [r1, #0]
 8003ff4:	681e      	ldr	r6, [r3, #0]
 8003ff6:	6862      	ldr	r2, [r4, #4]
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	f7fc f908 	bl	8000210 <memchr>
 8004000:	b108      	cbz	r0, 8004006 <_printf_i+0x1f2>
 8004002:	1b80      	subs	r0, r0, r6
 8004004:	6060      	str	r0, [r4, #4]
 8004006:	6863      	ldr	r3, [r4, #4]
 8004008:	6123      	str	r3, [r4, #16]
 800400a:	2300      	movs	r3, #0
 800400c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004010:	e7a8      	b.n	8003f64 <_printf_i+0x150>
 8004012:	6923      	ldr	r3, [r4, #16]
 8004014:	4632      	mov	r2, r6
 8004016:	4649      	mov	r1, r9
 8004018:	4640      	mov	r0, r8
 800401a:	47d0      	blx	sl
 800401c:	3001      	adds	r0, #1
 800401e:	d0ab      	beq.n	8003f78 <_printf_i+0x164>
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	079b      	lsls	r3, r3, #30
 8004024:	d413      	bmi.n	800404e <_printf_i+0x23a>
 8004026:	68e0      	ldr	r0, [r4, #12]
 8004028:	9b03      	ldr	r3, [sp, #12]
 800402a:	4298      	cmp	r0, r3
 800402c:	bfb8      	it	lt
 800402e:	4618      	movlt	r0, r3
 8004030:	e7a4      	b.n	8003f7c <_printf_i+0x168>
 8004032:	2301      	movs	r3, #1
 8004034:	4632      	mov	r2, r6
 8004036:	4649      	mov	r1, r9
 8004038:	4640      	mov	r0, r8
 800403a:	47d0      	blx	sl
 800403c:	3001      	adds	r0, #1
 800403e:	d09b      	beq.n	8003f78 <_printf_i+0x164>
 8004040:	3501      	adds	r5, #1
 8004042:	68e3      	ldr	r3, [r4, #12]
 8004044:	9903      	ldr	r1, [sp, #12]
 8004046:	1a5b      	subs	r3, r3, r1
 8004048:	42ab      	cmp	r3, r5
 800404a:	dcf2      	bgt.n	8004032 <_printf_i+0x21e>
 800404c:	e7eb      	b.n	8004026 <_printf_i+0x212>
 800404e:	2500      	movs	r5, #0
 8004050:	f104 0619 	add.w	r6, r4, #25
 8004054:	e7f5      	b.n	8004042 <_printf_i+0x22e>
 8004056:	bf00      	nop
 8004058:	0800475d 	.word	0x0800475d
 800405c:	0800476e 	.word	0x0800476e

08004060 <_sbrk_r>:
 8004060:	b538      	push	{r3, r4, r5, lr}
 8004062:	4d06      	ldr	r5, [pc, #24]	; (800407c <_sbrk_r+0x1c>)
 8004064:	2300      	movs	r3, #0
 8004066:	4604      	mov	r4, r0
 8004068:	4608      	mov	r0, r1
 800406a:	602b      	str	r3, [r5, #0]
 800406c:	f7fc ff32 	bl	8000ed4 <_sbrk>
 8004070:	1c43      	adds	r3, r0, #1
 8004072:	d102      	bne.n	800407a <_sbrk_r+0x1a>
 8004074:	682b      	ldr	r3, [r5, #0]
 8004076:	b103      	cbz	r3, 800407a <_sbrk_r+0x1a>
 8004078:	6023      	str	r3, [r4, #0]
 800407a:	bd38      	pop	{r3, r4, r5, pc}
 800407c:	20000178 	.word	0x20000178

08004080 <__sread>:
 8004080:	b510      	push	{r4, lr}
 8004082:	460c      	mov	r4, r1
 8004084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004088:	f000 fab4 	bl	80045f4 <_read_r>
 800408c:	2800      	cmp	r0, #0
 800408e:	bfab      	itete	ge
 8004090:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004092:	89a3      	ldrhlt	r3, [r4, #12]
 8004094:	181b      	addge	r3, r3, r0
 8004096:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800409a:	bfac      	ite	ge
 800409c:	6563      	strge	r3, [r4, #84]	; 0x54
 800409e:	81a3      	strhlt	r3, [r4, #12]
 80040a0:	bd10      	pop	{r4, pc}

080040a2 <__swrite>:
 80040a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040a6:	461f      	mov	r7, r3
 80040a8:	898b      	ldrh	r3, [r1, #12]
 80040aa:	05db      	lsls	r3, r3, #23
 80040ac:	4605      	mov	r5, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	4616      	mov	r6, r2
 80040b2:	d505      	bpl.n	80040c0 <__swrite+0x1e>
 80040b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040b8:	2302      	movs	r3, #2
 80040ba:	2200      	movs	r2, #0
 80040bc:	f000 f9c8 	bl	8004450 <_lseek_r>
 80040c0:	89a3      	ldrh	r3, [r4, #12]
 80040c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040ca:	81a3      	strh	r3, [r4, #12]
 80040cc:	4632      	mov	r2, r6
 80040ce:	463b      	mov	r3, r7
 80040d0:	4628      	mov	r0, r5
 80040d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040d6:	f000 b869 	b.w	80041ac <_write_r>

080040da <__sseek>:
 80040da:	b510      	push	{r4, lr}
 80040dc:	460c      	mov	r4, r1
 80040de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040e2:	f000 f9b5 	bl	8004450 <_lseek_r>
 80040e6:	1c43      	adds	r3, r0, #1
 80040e8:	89a3      	ldrh	r3, [r4, #12]
 80040ea:	bf15      	itete	ne
 80040ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80040ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040f6:	81a3      	strheq	r3, [r4, #12]
 80040f8:	bf18      	it	ne
 80040fa:	81a3      	strhne	r3, [r4, #12]
 80040fc:	bd10      	pop	{r4, pc}

080040fe <__sclose>:
 80040fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004102:	f000 b8d3 	b.w	80042ac <_close_r>
	...

08004108 <__swbuf_r>:
 8004108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410a:	460e      	mov	r6, r1
 800410c:	4614      	mov	r4, r2
 800410e:	4605      	mov	r5, r0
 8004110:	b118      	cbz	r0, 800411a <__swbuf_r+0x12>
 8004112:	6983      	ldr	r3, [r0, #24]
 8004114:	b90b      	cbnz	r3, 800411a <__swbuf_r+0x12>
 8004116:	f7ff fbbb 	bl	8003890 <__sinit>
 800411a:	4b21      	ldr	r3, [pc, #132]	; (80041a0 <__swbuf_r+0x98>)
 800411c:	429c      	cmp	r4, r3
 800411e:	d12b      	bne.n	8004178 <__swbuf_r+0x70>
 8004120:	686c      	ldr	r4, [r5, #4]
 8004122:	69a3      	ldr	r3, [r4, #24]
 8004124:	60a3      	str	r3, [r4, #8]
 8004126:	89a3      	ldrh	r3, [r4, #12]
 8004128:	071a      	lsls	r2, r3, #28
 800412a:	d52f      	bpl.n	800418c <__swbuf_r+0x84>
 800412c:	6923      	ldr	r3, [r4, #16]
 800412e:	b36b      	cbz	r3, 800418c <__swbuf_r+0x84>
 8004130:	6923      	ldr	r3, [r4, #16]
 8004132:	6820      	ldr	r0, [r4, #0]
 8004134:	1ac0      	subs	r0, r0, r3
 8004136:	6963      	ldr	r3, [r4, #20]
 8004138:	b2f6      	uxtb	r6, r6
 800413a:	4283      	cmp	r3, r0
 800413c:	4637      	mov	r7, r6
 800413e:	dc04      	bgt.n	800414a <__swbuf_r+0x42>
 8004140:	4621      	mov	r1, r4
 8004142:	4628      	mov	r0, r5
 8004144:	f000 f948 	bl	80043d8 <_fflush_r>
 8004148:	bb30      	cbnz	r0, 8004198 <__swbuf_r+0x90>
 800414a:	68a3      	ldr	r3, [r4, #8]
 800414c:	3b01      	subs	r3, #1
 800414e:	60a3      	str	r3, [r4, #8]
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	6022      	str	r2, [r4, #0]
 8004156:	701e      	strb	r6, [r3, #0]
 8004158:	6963      	ldr	r3, [r4, #20]
 800415a:	3001      	adds	r0, #1
 800415c:	4283      	cmp	r3, r0
 800415e:	d004      	beq.n	800416a <__swbuf_r+0x62>
 8004160:	89a3      	ldrh	r3, [r4, #12]
 8004162:	07db      	lsls	r3, r3, #31
 8004164:	d506      	bpl.n	8004174 <__swbuf_r+0x6c>
 8004166:	2e0a      	cmp	r6, #10
 8004168:	d104      	bne.n	8004174 <__swbuf_r+0x6c>
 800416a:	4621      	mov	r1, r4
 800416c:	4628      	mov	r0, r5
 800416e:	f000 f933 	bl	80043d8 <_fflush_r>
 8004172:	b988      	cbnz	r0, 8004198 <__swbuf_r+0x90>
 8004174:	4638      	mov	r0, r7
 8004176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004178:	4b0a      	ldr	r3, [pc, #40]	; (80041a4 <__swbuf_r+0x9c>)
 800417a:	429c      	cmp	r4, r3
 800417c:	d101      	bne.n	8004182 <__swbuf_r+0x7a>
 800417e:	68ac      	ldr	r4, [r5, #8]
 8004180:	e7cf      	b.n	8004122 <__swbuf_r+0x1a>
 8004182:	4b09      	ldr	r3, [pc, #36]	; (80041a8 <__swbuf_r+0xa0>)
 8004184:	429c      	cmp	r4, r3
 8004186:	bf08      	it	eq
 8004188:	68ec      	ldreq	r4, [r5, #12]
 800418a:	e7ca      	b.n	8004122 <__swbuf_r+0x1a>
 800418c:	4621      	mov	r1, r4
 800418e:	4628      	mov	r0, r5
 8004190:	f000 f81e 	bl	80041d0 <__swsetup_r>
 8004194:	2800      	cmp	r0, #0
 8004196:	d0cb      	beq.n	8004130 <__swbuf_r+0x28>
 8004198:	f04f 37ff 	mov.w	r7, #4294967295
 800419c:	e7ea      	b.n	8004174 <__swbuf_r+0x6c>
 800419e:	bf00      	nop
 80041a0:	0800470c 	.word	0x0800470c
 80041a4:	0800472c 	.word	0x0800472c
 80041a8:	080046ec 	.word	0x080046ec

080041ac <_write_r>:
 80041ac:	b538      	push	{r3, r4, r5, lr}
 80041ae:	4d07      	ldr	r5, [pc, #28]	; (80041cc <_write_r+0x20>)
 80041b0:	4604      	mov	r4, r0
 80041b2:	4608      	mov	r0, r1
 80041b4:	4611      	mov	r1, r2
 80041b6:	2200      	movs	r2, #0
 80041b8:	602a      	str	r2, [r5, #0]
 80041ba:	461a      	mov	r2, r3
 80041bc:	f7fc f9f4 	bl	80005a8 <_write>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d102      	bne.n	80041ca <_write_r+0x1e>
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	b103      	cbz	r3, 80041ca <_write_r+0x1e>
 80041c8:	6023      	str	r3, [r4, #0]
 80041ca:	bd38      	pop	{r3, r4, r5, pc}
 80041cc:	20000178 	.word	0x20000178

080041d0 <__swsetup_r>:
 80041d0:	4b32      	ldr	r3, [pc, #200]	; (800429c <__swsetup_r+0xcc>)
 80041d2:	b570      	push	{r4, r5, r6, lr}
 80041d4:	681d      	ldr	r5, [r3, #0]
 80041d6:	4606      	mov	r6, r0
 80041d8:	460c      	mov	r4, r1
 80041da:	b125      	cbz	r5, 80041e6 <__swsetup_r+0x16>
 80041dc:	69ab      	ldr	r3, [r5, #24]
 80041de:	b913      	cbnz	r3, 80041e6 <__swsetup_r+0x16>
 80041e0:	4628      	mov	r0, r5
 80041e2:	f7ff fb55 	bl	8003890 <__sinit>
 80041e6:	4b2e      	ldr	r3, [pc, #184]	; (80042a0 <__swsetup_r+0xd0>)
 80041e8:	429c      	cmp	r4, r3
 80041ea:	d10f      	bne.n	800420c <__swsetup_r+0x3c>
 80041ec:	686c      	ldr	r4, [r5, #4]
 80041ee:	89a3      	ldrh	r3, [r4, #12]
 80041f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80041f4:	0719      	lsls	r1, r3, #28
 80041f6:	d42c      	bmi.n	8004252 <__swsetup_r+0x82>
 80041f8:	06dd      	lsls	r5, r3, #27
 80041fa:	d411      	bmi.n	8004220 <__swsetup_r+0x50>
 80041fc:	2309      	movs	r3, #9
 80041fe:	6033      	str	r3, [r6, #0]
 8004200:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004204:	81a3      	strh	r3, [r4, #12]
 8004206:	f04f 30ff 	mov.w	r0, #4294967295
 800420a:	e03e      	b.n	800428a <__swsetup_r+0xba>
 800420c:	4b25      	ldr	r3, [pc, #148]	; (80042a4 <__swsetup_r+0xd4>)
 800420e:	429c      	cmp	r4, r3
 8004210:	d101      	bne.n	8004216 <__swsetup_r+0x46>
 8004212:	68ac      	ldr	r4, [r5, #8]
 8004214:	e7eb      	b.n	80041ee <__swsetup_r+0x1e>
 8004216:	4b24      	ldr	r3, [pc, #144]	; (80042a8 <__swsetup_r+0xd8>)
 8004218:	429c      	cmp	r4, r3
 800421a:	bf08      	it	eq
 800421c:	68ec      	ldreq	r4, [r5, #12]
 800421e:	e7e6      	b.n	80041ee <__swsetup_r+0x1e>
 8004220:	0758      	lsls	r0, r3, #29
 8004222:	d512      	bpl.n	800424a <__swsetup_r+0x7a>
 8004224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004226:	b141      	cbz	r1, 800423a <__swsetup_r+0x6a>
 8004228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800422c:	4299      	cmp	r1, r3
 800422e:	d002      	beq.n	8004236 <__swsetup_r+0x66>
 8004230:	4630      	mov	r0, r6
 8004232:	f000 f98f 	bl	8004554 <_free_r>
 8004236:	2300      	movs	r3, #0
 8004238:	6363      	str	r3, [r4, #52]	; 0x34
 800423a:	89a3      	ldrh	r3, [r4, #12]
 800423c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004240:	81a3      	strh	r3, [r4, #12]
 8004242:	2300      	movs	r3, #0
 8004244:	6063      	str	r3, [r4, #4]
 8004246:	6923      	ldr	r3, [r4, #16]
 8004248:	6023      	str	r3, [r4, #0]
 800424a:	89a3      	ldrh	r3, [r4, #12]
 800424c:	f043 0308 	orr.w	r3, r3, #8
 8004250:	81a3      	strh	r3, [r4, #12]
 8004252:	6923      	ldr	r3, [r4, #16]
 8004254:	b94b      	cbnz	r3, 800426a <__swsetup_r+0x9a>
 8004256:	89a3      	ldrh	r3, [r4, #12]
 8004258:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800425c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004260:	d003      	beq.n	800426a <__swsetup_r+0x9a>
 8004262:	4621      	mov	r1, r4
 8004264:	4630      	mov	r0, r6
 8004266:	f000 f929 	bl	80044bc <__smakebuf_r>
 800426a:	89a0      	ldrh	r0, [r4, #12]
 800426c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004270:	f010 0301 	ands.w	r3, r0, #1
 8004274:	d00a      	beq.n	800428c <__swsetup_r+0xbc>
 8004276:	2300      	movs	r3, #0
 8004278:	60a3      	str	r3, [r4, #8]
 800427a:	6963      	ldr	r3, [r4, #20]
 800427c:	425b      	negs	r3, r3
 800427e:	61a3      	str	r3, [r4, #24]
 8004280:	6923      	ldr	r3, [r4, #16]
 8004282:	b943      	cbnz	r3, 8004296 <__swsetup_r+0xc6>
 8004284:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004288:	d1ba      	bne.n	8004200 <__swsetup_r+0x30>
 800428a:	bd70      	pop	{r4, r5, r6, pc}
 800428c:	0781      	lsls	r1, r0, #30
 800428e:	bf58      	it	pl
 8004290:	6963      	ldrpl	r3, [r4, #20]
 8004292:	60a3      	str	r3, [r4, #8]
 8004294:	e7f4      	b.n	8004280 <__swsetup_r+0xb0>
 8004296:	2000      	movs	r0, #0
 8004298:	e7f7      	b.n	800428a <__swsetup_r+0xba>
 800429a:	bf00      	nop
 800429c:	2000000c 	.word	0x2000000c
 80042a0:	0800470c 	.word	0x0800470c
 80042a4:	0800472c 	.word	0x0800472c
 80042a8:	080046ec 	.word	0x080046ec

080042ac <_close_r>:
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	4d06      	ldr	r5, [pc, #24]	; (80042c8 <_close_r+0x1c>)
 80042b0:	2300      	movs	r3, #0
 80042b2:	4604      	mov	r4, r0
 80042b4:	4608      	mov	r0, r1
 80042b6:	602b      	str	r3, [r5, #0]
 80042b8:	f7fc fdd7 	bl	8000e6a <_close>
 80042bc:	1c43      	adds	r3, r0, #1
 80042be:	d102      	bne.n	80042c6 <_close_r+0x1a>
 80042c0:	682b      	ldr	r3, [r5, #0]
 80042c2:	b103      	cbz	r3, 80042c6 <_close_r+0x1a>
 80042c4:	6023      	str	r3, [r4, #0]
 80042c6:	bd38      	pop	{r3, r4, r5, pc}
 80042c8:	20000178 	.word	0x20000178

080042cc <__sflush_r>:
 80042cc:	898a      	ldrh	r2, [r1, #12]
 80042ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042d2:	4605      	mov	r5, r0
 80042d4:	0710      	lsls	r0, r2, #28
 80042d6:	460c      	mov	r4, r1
 80042d8:	d458      	bmi.n	800438c <__sflush_r+0xc0>
 80042da:	684b      	ldr	r3, [r1, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	dc05      	bgt.n	80042ec <__sflush_r+0x20>
 80042e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	dc02      	bgt.n	80042ec <__sflush_r+0x20>
 80042e6:	2000      	movs	r0, #0
 80042e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80042ee:	2e00      	cmp	r6, #0
 80042f0:	d0f9      	beq.n	80042e6 <__sflush_r+0x1a>
 80042f2:	2300      	movs	r3, #0
 80042f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80042f8:	682f      	ldr	r7, [r5, #0]
 80042fa:	602b      	str	r3, [r5, #0]
 80042fc:	d032      	beq.n	8004364 <__sflush_r+0x98>
 80042fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	075a      	lsls	r2, r3, #29
 8004304:	d505      	bpl.n	8004312 <__sflush_r+0x46>
 8004306:	6863      	ldr	r3, [r4, #4]
 8004308:	1ac0      	subs	r0, r0, r3
 800430a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800430c:	b10b      	cbz	r3, 8004312 <__sflush_r+0x46>
 800430e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004310:	1ac0      	subs	r0, r0, r3
 8004312:	2300      	movs	r3, #0
 8004314:	4602      	mov	r2, r0
 8004316:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004318:	6a21      	ldr	r1, [r4, #32]
 800431a:	4628      	mov	r0, r5
 800431c:	47b0      	blx	r6
 800431e:	1c43      	adds	r3, r0, #1
 8004320:	89a3      	ldrh	r3, [r4, #12]
 8004322:	d106      	bne.n	8004332 <__sflush_r+0x66>
 8004324:	6829      	ldr	r1, [r5, #0]
 8004326:	291d      	cmp	r1, #29
 8004328:	d82c      	bhi.n	8004384 <__sflush_r+0xb8>
 800432a:	4a2a      	ldr	r2, [pc, #168]	; (80043d4 <__sflush_r+0x108>)
 800432c:	40ca      	lsrs	r2, r1
 800432e:	07d6      	lsls	r6, r2, #31
 8004330:	d528      	bpl.n	8004384 <__sflush_r+0xb8>
 8004332:	2200      	movs	r2, #0
 8004334:	6062      	str	r2, [r4, #4]
 8004336:	04d9      	lsls	r1, r3, #19
 8004338:	6922      	ldr	r2, [r4, #16]
 800433a:	6022      	str	r2, [r4, #0]
 800433c:	d504      	bpl.n	8004348 <__sflush_r+0x7c>
 800433e:	1c42      	adds	r2, r0, #1
 8004340:	d101      	bne.n	8004346 <__sflush_r+0x7a>
 8004342:	682b      	ldr	r3, [r5, #0]
 8004344:	b903      	cbnz	r3, 8004348 <__sflush_r+0x7c>
 8004346:	6560      	str	r0, [r4, #84]	; 0x54
 8004348:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800434a:	602f      	str	r7, [r5, #0]
 800434c:	2900      	cmp	r1, #0
 800434e:	d0ca      	beq.n	80042e6 <__sflush_r+0x1a>
 8004350:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004354:	4299      	cmp	r1, r3
 8004356:	d002      	beq.n	800435e <__sflush_r+0x92>
 8004358:	4628      	mov	r0, r5
 800435a:	f000 f8fb 	bl	8004554 <_free_r>
 800435e:	2000      	movs	r0, #0
 8004360:	6360      	str	r0, [r4, #52]	; 0x34
 8004362:	e7c1      	b.n	80042e8 <__sflush_r+0x1c>
 8004364:	6a21      	ldr	r1, [r4, #32]
 8004366:	2301      	movs	r3, #1
 8004368:	4628      	mov	r0, r5
 800436a:	47b0      	blx	r6
 800436c:	1c41      	adds	r1, r0, #1
 800436e:	d1c7      	bne.n	8004300 <__sflush_r+0x34>
 8004370:	682b      	ldr	r3, [r5, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d0c4      	beq.n	8004300 <__sflush_r+0x34>
 8004376:	2b1d      	cmp	r3, #29
 8004378:	d001      	beq.n	800437e <__sflush_r+0xb2>
 800437a:	2b16      	cmp	r3, #22
 800437c:	d101      	bne.n	8004382 <__sflush_r+0xb6>
 800437e:	602f      	str	r7, [r5, #0]
 8004380:	e7b1      	b.n	80042e6 <__sflush_r+0x1a>
 8004382:	89a3      	ldrh	r3, [r4, #12]
 8004384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004388:	81a3      	strh	r3, [r4, #12]
 800438a:	e7ad      	b.n	80042e8 <__sflush_r+0x1c>
 800438c:	690f      	ldr	r7, [r1, #16]
 800438e:	2f00      	cmp	r7, #0
 8004390:	d0a9      	beq.n	80042e6 <__sflush_r+0x1a>
 8004392:	0793      	lsls	r3, r2, #30
 8004394:	680e      	ldr	r6, [r1, #0]
 8004396:	bf08      	it	eq
 8004398:	694b      	ldreq	r3, [r1, #20]
 800439a:	600f      	str	r7, [r1, #0]
 800439c:	bf18      	it	ne
 800439e:	2300      	movne	r3, #0
 80043a0:	eba6 0807 	sub.w	r8, r6, r7
 80043a4:	608b      	str	r3, [r1, #8]
 80043a6:	f1b8 0f00 	cmp.w	r8, #0
 80043aa:	dd9c      	ble.n	80042e6 <__sflush_r+0x1a>
 80043ac:	6a21      	ldr	r1, [r4, #32]
 80043ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80043b0:	4643      	mov	r3, r8
 80043b2:	463a      	mov	r2, r7
 80043b4:	4628      	mov	r0, r5
 80043b6:	47b0      	blx	r6
 80043b8:	2800      	cmp	r0, #0
 80043ba:	dc06      	bgt.n	80043ca <__sflush_r+0xfe>
 80043bc:	89a3      	ldrh	r3, [r4, #12]
 80043be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043c2:	81a3      	strh	r3, [r4, #12]
 80043c4:	f04f 30ff 	mov.w	r0, #4294967295
 80043c8:	e78e      	b.n	80042e8 <__sflush_r+0x1c>
 80043ca:	4407      	add	r7, r0
 80043cc:	eba8 0800 	sub.w	r8, r8, r0
 80043d0:	e7e9      	b.n	80043a6 <__sflush_r+0xda>
 80043d2:	bf00      	nop
 80043d4:	20400001 	.word	0x20400001

080043d8 <_fflush_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	690b      	ldr	r3, [r1, #16]
 80043dc:	4605      	mov	r5, r0
 80043de:	460c      	mov	r4, r1
 80043e0:	b913      	cbnz	r3, 80043e8 <_fflush_r+0x10>
 80043e2:	2500      	movs	r5, #0
 80043e4:	4628      	mov	r0, r5
 80043e6:	bd38      	pop	{r3, r4, r5, pc}
 80043e8:	b118      	cbz	r0, 80043f2 <_fflush_r+0x1a>
 80043ea:	6983      	ldr	r3, [r0, #24]
 80043ec:	b90b      	cbnz	r3, 80043f2 <_fflush_r+0x1a>
 80043ee:	f7ff fa4f 	bl	8003890 <__sinit>
 80043f2:	4b14      	ldr	r3, [pc, #80]	; (8004444 <_fflush_r+0x6c>)
 80043f4:	429c      	cmp	r4, r3
 80043f6:	d11b      	bne.n	8004430 <_fflush_r+0x58>
 80043f8:	686c      	ldr	r4, [r5, #4]
 80043fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0ef      	beq.n	80043e2 <_fflush_r+0xa>
 8004402:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004404:	07d0      	lsls	r0, r2, #31
 8004406:	d404      	bmi.n	8004412 <_fflush_r+0x3a>
 8004408:	0599      	lsls	r1, r3, #22
 800440a:	d402      	bmi.n	8004412 <_fflush_r+0x3a>
 800440c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800440e:	f7ff fadd 	bl	80039cc <__retarget_lock_acquire_recursive>
 8004412:	4628      	mov	r0, r5
 8004414:	4621      	mov	r1, r4
 8004416:	f7ff ff59 	bl	80042cc <__sflush_r>
 800441a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800441c:	07da      	lsls	r2, r3, #31
 800441e:	4605      	mov	r5, r0
 8004420:	d4e0      	bmi.n	80043e4 <_fflush_r+0xc>
 8004422:	89a3      	ldrh	r3, [r4, #12]
 8004424:	059b      	lsls	r3, r3, #22
 8004426:	d4dd      	bmi.n	80043e4 <_fflush_r+0xc>
 8004428:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800442a:	f7ff fad0 	bl	80039ce <__retarget_lock_release_recursive>
 800442e:	e7d9      	b.n	80043e4 <_fflush_r+0xc>
 8004430:	4b05      	ldr	r3, [pc, #20]	; (8004448 <_fflush_r+0x70>)
 8004432:	429c      	cmp	r4, r3
 8004434:	d101      	bne.n	800443a <_fflush_r+0x62>
 8004436:	68ac      	ldr	r4, [r5, #8]
 8004438:	e7df      	b.n	80043fa <_fflush_r+0x22>
 800443a:	4b04      	ldr	r3, [pc, #16]	; (800444c <_fflush_r+0x74>)
 800443c:	429c      	cmp	r4, r3
 800443e:	bf08      	it	eq
 8004440:	68ec      	ldreq	r4, [r5, #12]
 8004442:	e7da      	b.n	80043fa <_fflush_r+0x22>
 8004444:	0800470c 	.word	0x0800470c
 8004448:	0800472c 	.word	0x0800472c
 800444c:	080046ec 	.word	0x080046ec

08004450 <_lseek_r>:
 8004450:	b538      	push	{r3, r4, r5, lr}
 8004452:	4d07      	ldr	r5, [pc, #28]	; (8004470 <_lseek_r+0x20>)
 8004454:	4604      	mov	r4, r0
 8004456:	4608      	mov	r0, r1
 8004458:	4611      	mov	r1, r2
 800445a:	2200      	movs	r2, #0
 800445c:	602a      	str	r2, [r5, #0]
 800445e:	461a      	mov	r2, r3
 8004460:	f7fc fd2a 	bl	8000eb8 <_lseek>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	d102      	bne.n	800446e <_lseek_r+0x1e>
 8004468:	682b      	ldr	r3, [r5, #0]
 800446a:	b103      	cbz	r3, 800446e <_lseek_r+0x1e>
 800446c:	6023      	str	r3, [r4, #0]
 800446e:	bd38      	pop	{r3, r4, r5, pc}
 8004470:	20000178 	.word	0x20000178

08004474 <__swhatbuf_r>:
 8004474:	b570      	push	{r4, r5, r6, lr}
 8004476:	460e      	mov	r6, r1
 8004478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800447c:	2900      	cmp	r1, #0
 800447e:	b096      	sub	sp, #88	; 0x58
 8004480:	4614      	mov	r4, r2
 8004482:	461d      	mov	r5, r3
 8004484:	da07      	bge.n	8004496 <__swhatbuf_r+0x22>
 8004486:	2300      	movs	r3, #0
 8004488:	602b      	str	r3, [r5, #0]
 800448a:	89b3      	ldrh	r3, [r6, #12]
 800448c:	061a      	lsls	r2, r3, #24
 800448e:	d410      	bmi.n	80044b2 <__swhatbuf_r+0x3e>
 8004490:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004494:	e00e      	b.n	80044b4 <__swhatbuf_r+0x40>
 8004496:	466a      	mov	r2, sp
 8004498:	f000 f8be 	bl	8004618 <_fstat_r>
 800449c:	2800      	cmp	r0, #0
 800449e:	dbf2      	blt.n	8004486 <__swhatbuf_r+0x12>
 80044a0:	9a01      	ldr	r2, [sp, #4]
 80044a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80044a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80044aa:	425a      	negs	r2, r3
 80044ac:	415a      	adcs	r2, r3
 80044ae:	602a      	str	r2, [r5, #0]
 80044b0:	e7ee      	b.n	8004490 <__swhatbuf_r+0x1c>
 80044b2:	2340      	movs	r3, #64	; 0x40
 80044b4:	2000      	movs	r0, #0
 80044b6:	6023      	str	r3, [r4, #0]
 80044b8:	b016      	add	sp, #88	; 0x58
 80044ba:	bd70      	pop	{r4, r5, r6, pc}

080044bc <__smakebuf_r>:
 80044bc:	898b      	ldrh	r3, [r1, #12]
 80044be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80044c0:	079d      	lsls	r5, r3, #30
 80044c2:	4606      	mov	r6, r0
 80044c4:	460c      	mov	r4, r1
 80044c6:	d507      	bpl.n	80044d8 <__smakebuf_r+0x1c>
 80044c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80044cc:	6023      	str	r3, [r4, #0]
 80044ce:	6123      	str	r3, [r4, #16]
 80044d0:	2301      	movs	r3, #1
 80044d2:	6163      	str	r3, [r4, #20]
 80044d4:	b002      	add	sp, #8
 80044d6:	bd70      	pop	{r4, r5, r6, pc}
 80044d8:	ab01      	add	r3, sp, #4
 80044da:	466a      	mov	r2, sp
 80044dc:	f7ff ffca 	bl	8004474 <__swhatbuf_r>
 80044e0:	9900      	ldr	r1, [sp, #0]
 80044e2:	4605      	mov	r5, r0
 80044e4:	4630      	mov	r0, r6
 80044e6:	f7ff fa73 	bl	80039d0 <_malloc_r>
 80044ea:	b948      	cbnz	r0, 8004500 <__smakebuf_r+0x44>
 80044ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044f0:	059a      	lsls	r2, r3, #22
 80044f2:	d4ef      	bmi.n	80044d4 <__smakebuf_r+0x18>
 80044f4:	f023 0303 	bic.w	r3, r3, #3
 80044f8:	f043 0302 	orr.w	r3, r3, #2
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	e7e3      	b.n	80044c8 <__smakebuf_r+0xc>
 8004500:	4b0d      	ldr	r3, [pc, #52]	; (8004538 <__smakebuf_r+0x7c>)
 8004502:	62b3      	str	r3, [r6, #40]	; 0x28
 8004504:	89a3      	ldrh	r3, [r4, #12]
 8004506:	6020      	str	r0, [r4, #0]
 8004508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800450c:	81a3      	strh	r3, [r4, #12]
 800450e:	9b00      	ldr	r3, [sp, #0]
 8004510:	6163      	str	r3, [r4, #20]
 8004512:	9b01      	ldr	r3, [sp, #4]
 8004514:	6120      	str	r0, [r4, #16]
 8004516:	b15b      	cbz	r3, 8004530 <__smakebuf_r+0x74>
 8004518:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800451c:	4630      	mov	r0, r6
 800451e:	f000 f88d 	bl	800463c <_isatty_r>
 8004522:	b128      	cbz	r0, 8004530 <__smakebuf_r+0x74>
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	f023 0303 	bic.w	r3, r3, #3
 800452a:	f043 0301 	orr.w	r3, r3, #1
 800452e:	81a3      	strh	r3, [r4, #12]
 8004530:	89a0      	ldrh	r0, [r4, #12]
 8004532:	4305      	orrs	r5, r0
 8004534:	81a5      	strh	r5, [r4, #12]
 8004536:	e7cd      	b.n	80044d4 <__smakebuf_r+0x18>
 8004538:	08003829 	.word	0x08003829

0800453c <__malloc_lock>:
 800453c:	4801      	ldr	r0, [pc, #4]	; (8004544 <__malloc_lock+0x8>)
 800453e:	f7ff ba45 	b.w	80039cc <__retarget_lock_acquire_recursive>
 8004542:	bf00      	nop
 8004544:	20000170 	.word	0x20000170

08004548 <__malloc_unlock>:
 8004548:	4801      	ldr	r0, [pc, #4]	; (8004550 <__malloc_unlock+0x8>)
 800454a:	f7ff ba40 	b.w	80039ce <__retarget_lock_release_recursive>
 800454e:	bf00      	nop
 8004550:	20000170 	.word	0x20000170

08004554 <_free_r>:
 8004554:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004556:	2900      	cmp	r1, #0
 8004558:	d048      	beq.n	80045ec <_free_r+0x98>
 800455a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800455e:	9001      	str	r0, [sp, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	f1a1 0404 	sub.w	r4, r1, #4
 8004566:	bfb8      	it	lt
 8004568:	18e4      	addlt	r4, r4, r3
 800456a:	f7ff ffe7 	bl	800453c <__malloc_lock>
 800456e:	4a20      	ldr	r2, [pc, #128]	; (80045f0 <_free_r+0x9c>)
 8004570:	9801      	ldr	r0, [sp, #4]
 8004572:	6813      	ldr	r3, [r2, #0]
 8004574:	4615      	mov	r5, r2
 8004576:	b933      	cbnz	r3, 8004586 <_free_r+0x32>
 8004578:	6063      	str	r3, [r4, #4]
 800457a:	6014      	str	r4, [r2, #0]
 800457c:	b003      	add	sp, #12
 800457e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004582:	f7ff bfe1 	b.w	8004548 <__malloc_unlock>
 8004586:	42a3      	cmp	r3, r4
 8004588:	d90b      	bls.n	80045a2 <_free_r+0x4e>
 800458a:	6821      	ldr	r1, [r4, #0]
 800458c:	1862      	adds	r2, r4, r1
 800458e:	4293      	cmp	r3, r2
 8004590:	bf04      	itt	eq
 8004592:	681a      	ldreq	r2, [r3, #0]
 8004594:	685b      	ldreq	r3, [r3, #4]
 8004596:	6063      	str	r3, [r4, #4]
 8004598:	bf04      	itt	eq
 800459a:	1852      	addeq	r2, r2, r1
 800459c:	6022      	streq	r2, [r4, #0]
 800459e:	602c      	str	r4, [r5, #0]
 80045a0:	e7ec      	b.n	800457c <_free_r+0x28>
 80045a2:	461a      	mov	r2, r3
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	b10b      	cbz	r3, 80045ac <_free_r+0x58>
 80045a8:	42a3      	cmp	r3, r4
 80045aa:	d9fa      	bls.n	80045a2 <_free_r+0x4e>
 80045ac:	6811      	ldr	r1, [r2, #0]
 80045ae:	1855      	adds	r5, r2, r1
 80045b0:	42a5      	cmp	r5, r4
 80045b2:	d10b      	bne.n	80045cc <_free_r+0x78>
 80045b4:	6824      	ldr	r4, [r4, #0]
 80045b6:	4421      	add	r1, r4
 80045b8:	1854      	adds	r4, r2, r1
 80045ba:	42a3      	cmp	r3, r4
 80045bc:	6011      	str	r1, [r2, #0]
 80045be:	d1dd      	bne.n	800457c <_free_r+0x28>
 80045c0:	681c      	ldr	r4, [r3, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	6053      	str	r3, [r2, #4]
 80045c6:	4421      	add	r1, r4
 80045c8:	6011      	str	r1, [r2, #0]
 80045ca:	e7d7      	b.n	800457c <_free_r+0x28>
 80045cc:	d902      	bls.n	80045d4 <_free_r+0x80>
 80045ce:	230c      	movs	r3, #12
 80045d0:	6003      	str	r3, [r0, #0]
 80045d2:	e7d3      	b.n	800457c <_free_r+0x28>
 80045d4:	6825      	ldr	r5, [r4, #0]
 80045d6:	1961      	adds	r1, r4, r5
 80045d8:	428b      	cmp	r3, r1
 80045da:	bf04      	itt	eq
 80045dc:	6819      	ldreq	r1, [r3, #0]
 80045de:	685b      	ldreq	r3, [r3, #4]
 80045e0:	6063      	str	r3, [r4, #4]
 80045e2:	bf04      	itt	eq
 80045e4:	1949      	addeq	r1, r1, r5
 80045e6:	6021      	streq	r1, [r4, #0]
 80045e8:	6054      	str	r4, [r2, #4]
 80045ea:	e7c7      	b.n	800457c <_free_r+0x28>
 80045ec:	b003      	add	sp, #12
 80045ee:	bd30      	pop	{r4, r5, pc}
 80045f0:	20000090 	.word	0x20000090

080045f4 <_read_r>:
 80045f4:	b538      	push	{r3, r4, r5, lr}
 80045f6:	4d07      	ldr	r5, [pc, #28]	; (8004614 <_read_r+0x20>)
 80045f8:	4604      	mov	r4, r0
 80045fa:	4608      	mov	r0, r1
 80045fc:	4611      	mov	r1, r2
 80045fe:	2200      	movs	r2, #0
 8004600:	602a      	str	r2, [r5, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	f7fc fc14 	bl	8000e30 <_read>
 8004608:	1c43      	adds	r3, r0, #1
 800460a:	d102      	bne.n	8004612 <_read_r+0x1e>
 800460c:	682b      	ldr	r3, [r5, #0]
 800460e:	b103      	cbz	r3, 8004612 <_read_r+0x1e>
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	bd38      	pop	{r3, r4, r5, pc}
 8004614:	20000178 	.word	0x20000178

08004618 <_fstat_r>:
 8004618:	b538      	push	{r3, r4, r5, lr}
 800461a:	4d07      	ldr	r5, [pc, #28]	; (8004638 <_fstat_r+0x20>)
 800461c:	2300      	movs	r3, #0
 800461e:	4604      	mov	r4, r0
 8004620:	4608      	mov	r0, r1
 8004622:	4611      	mov	r1, r2
 8004624:	602b      	str	r3, [r5, #0]
 8004626:	f7fc fc2c 	bl	8000e82 <_fstat>
 800462a:	1c43      	adds	r3, r0, #1
 800462c:	d102      	bne.n	8004634 <_fstat_r+0x1c>
 800462e:	682b      	ldr	r3, [r5, #0]
 8004630:	b103      	cbz	r3, 8004634 <_fstat_r+0x1c>
 8004632:	6023      	str	r3, [r4, #0]
 8004634:	bd38      	pop	{r3, r4, r5, pc}
 8004636:	bf00      	nop
 8004638:	20000178 	.word	0x20000178

0800463c <_isatty_r>:
 800463c:	b538      	push	{r3, r4, r5, lr}
 800463e:	4d06      	ldr	r5, [pc, #24]	; (8004658 <_isatty_r+0x1c>)
 8004640:	2300      	movs	r3, #0
 8004642:	4604      	mov	r4, r0
 8004644:	4608      	mov	r0, r1
 8004646:	602b      	str	r3, [r5, #0]
 8004648:	f7fc fc2b 	bl	8000ea2 <_isatty>
 800464c:	1c43      	adds	r3, r0, #1
 800464e:	d102      	bne.n	8004656 <_isatty_r+0x1a>
 8004650:	682b      	ldr	r3, [r5, #0]
 8004652:	b103      	cbz	r3, 8004656 <_isatty_r+0x1a>
 8004654:	6023      	str	r3, [r4, #0]
 8004656:	bd38      	pop	{r3, r4, r5, pc}
 8004658:	20000178 	.word	0x20000178

0800465c <_init>:
 800465c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465e:	bf00      	nop
 8004660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004662:	bc08      	pop	{r3}
 8004664:	469e      	mov	lr, r3
 8004666:	4770      	bx	lr

08004668 <_fini>:
 8004668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466a:	bf00      	nop
 800466c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466e:	bc08      	pop	{r3}
 8004670:	469e      	mov	lr, r3
 8004672:	4770      	bx	lr
