#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 29 16:23:37 2022
# Process ID: 124184
# Current directory: /home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/forward_fcc/xsim_script.tcl}
# Log file: /home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/xsim.log
# Journal file: /home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/forward_fcc/xsim_script.tcl
# xsim {forward_fcc} -autoloadwcfg -tclbatch {forward_fcc.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source forward_fcc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1865000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1905 ns : File "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc.autotb.v" Line 449
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 29 16:23:44 2022...
