<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.13-s083_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID caddy13)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Jul 11 16:16:56 2021</TD></TR>
<TR><TD>#  Design:          /TD><TD>deconv_kernel_estimator_top_level</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Instance Pin Check Summary</H3>
<a name="sameDriver"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Instances with multiple input pins tied together</B></P></CAPTION>
    <TR>
    <TD><B>Inst</B><BR></TD>
    <TD><B>Net</B><BR></TD>
    <TD><B>Term</B><BR></TD>
    <TD><B>Term...</B><BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/n_1_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/n_6_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/n_11_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/n_16_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/n_1_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/n_6_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/n_11_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/n_16_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U387<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n400<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U387<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n401<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U389<BR></TD>
    <TD>config_nfft[0]<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U389<BR></TD>
    <TD>config_nfft[1]<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U390<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n403<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U390<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n404<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U395<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n407<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U395<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n408<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U397<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n410<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/U397<BR></TD>
    <TD>iir_notch_filter_inst/DP_OP_78J3_122_9085/n411<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/U13<BR></TD>
    <TD>iir_notch_filter_inst/n96<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_70J1_122_3253/U96<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_70J1_122_3253/n155<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_70J1_122_3253/U96<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/N73<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_73J1_129_6861/U17<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/n643<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_70J1_122_3253/U96<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_70J1_122_3253/n155<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_70J1_122_3253/U96<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/N73<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_73J1_129_6861/U17<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/n635<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U42<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n60<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U42<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n61<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U44<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n52<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U44<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n53<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U46<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n55<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U46<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n56<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U52<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/reg_count[0]<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U52<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/reg_count[1]<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U63<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n64<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U63<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n65<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U65<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n67<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/U65<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1/n68<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/DP_OP_89J2_132_2642/U17<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/n9<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/DP_OP_89J2_132_2642/U17<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/n9<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/DP_OP_89J2_132_2642/U17<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/n9<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/DP_OP_89J2_132_2642/U17<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/n9<BR></TD>
    <TD>A<BR></TD>
    <TD>CIN<BR></TD>
    <TR>
    <TD>phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>serializer_inst/U41<BR></TD>
    <TD>serializer_inst/n30<BR></TD>
    <TD>A2_N<BR></TD>
    <TD>B2<BR></TD>
    <TR>
    <TD>serializer_inst/U41<BR></TD>
    <TD>serializer_inst/n31<BR></TD>
    <TD>A1_N<BR></TD>
    <TD>B1<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0<BR></TD>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/n_1_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1<BR></TD>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/n_6_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2<BR></TD>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/n_11_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>clk<BR></TD>
    <TD>clk0<BR></TD>
    <TD>clk1<BR></TD>
    <TR>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3<BR></TD>
    <TD>tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/n_16_net_<BR></TD>
    <TD>csb0<BR></TD>
    <TD>web0<BR></TD>
    <TR>
</TABLE>
<a name="TieNetMismatch"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>TieHi/Lo term nets not connected to instance's PG terms</B></P></CAPTION>
    <TR>
    <TD><B>TieHi/TieLo</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TD><B>Net Name</B><BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_b_coeffs_reg_2_/latch<BR></TD>
    <TD>clk_gate_b_coeffs_reg_2_/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_a_coeffs_reg_0_/latch<BR></TD>
    <TD>clk_gate_a_coeffs_reg_0_/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_a_coeffs_reg_1_/latch<BR></TD>
    <TD>clk_gate_a_coeffs_reg_1_/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_a_coeffs_reg_2_/latch<BR></TD>
    <TD>clk_gate_a_coeffs_reg_2_/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_tf_coeff_radr_reg/latch<BR></TD>
    <TD>clk_gate_tf_coeff_radr_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_coeff_table_base_addr_bypass_reg/latch<BR></TD>
    <TD>clk_gate_coeff_table_base_addr_bypass_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_nfft_cntr_reg/latch<BR></TD>
    <TD>clk_gate_nfft_cntr_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>clk_gate_config_nfft_reg/latch<BR></TD>
    <TD>clk_gate_config_nfft_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/clk_gate_wadr_r_reg/latch<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/clk_gate_wadr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg/latch<BR></TD>
    <TD>deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/clk_gate_wadr_r_reg/latch<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/clk_gate_wadr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/clk_gate_radr_r_reg/latch<BR></TD>
    <TD>deconv_kernel_magnitude_sram_interface_inst/clk_gate_radr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/latch<BR></TD>
    <TD>tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/latch<BR></TD>
    <TD>tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg/latch<BR></TD>
    <TD>phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>phase_vec_sram_interface_inst/clk_gate_radr_r_reg/latch<BR></TD>
    <TD>phase_vec_sram_interface_inst/clk_gate_radr_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_reset_filt_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_reset_filt_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_phase_mem_indices_reg_1_/latch<BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_phase_mem_indices_reg_1_/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_state_r_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_state_r_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_den_phase_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/clk_gate_den_phase_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_working_dividend_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_working_dividend_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_count_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_count_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_quotient_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_quotient_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/clk_gate_o_mag_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_den/clk_gate_o_mag_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/clk_gate_o_mag_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/cordic_rect_to_polar_inst_num/clk_gate_o_mag_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch<BR></TD>
    <TD>iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/TE<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>SCE<BR></TD>
    <TD><BR></TD>
    <TD>deserializer_inst/clk_gate_parallel_data_reg/latch<BR></TD>
    <TD>deserializer_inst/clk_gate_parallel_data_reg/TE<BR></TD>
</TABLE>

</BODY>
</HTML>
