

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21912|    21912|  0.219 ms|  0.219 ms|  21913|  21913|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_atax_Pipeline_lp1_lp2_fu_216  |atax_Pipeline_lp1_lp2  |    16391|    16391|   0.164 ms|   0.164 ms|  16391|  16391|       no|
        |grp_atax_Pipeline_lprd_2_fu_225   |atax_Pipeline_lprd_2   |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        |grp_atax_Pipeline_lp3_lp4_fu_235  |atax_Pipeline_lp3_lp4  |     1033|     1033|  10.330 us|  10.330 us|   1033|   1033|       no|
        |grp_atax_Pipeline_lpwr_1_fu_246   |atax_Pipeline_lpwr_1   |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/atax.c:3]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%buff_A = alloca i64 1" [src/atax.c:6]   --->   Operation 18 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%buff_A_1 = alloca i64 1" [src/atax.c:6]   --->   Operation 19 'alloca' 'buff_A_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%buff_x = alloca i64 1" [src/atax.c:7]   --->   Operation 20 'alloca' 'buff_x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%buff_x_1 = alloca i64 1" [src/atax.c:7]   --->   Operation 21 'alloca' 'buff_x_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%buff_y_out = alloca i64 1" [src/atax.c:8]   --->   Operation 22 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%buff_y_out_1 = alloca i64 1" [src/atax.c:8]   --->   Operation 23 'alloca' 'buff_y_out_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%buff_y_out_2 = alloca i64 1" [src/atax.c:8]   --->   Operation 24 'alloca' 'buff_y_out_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%buff_y_out_3 = alloca i64 1" [src/atax.c:8]   --->   Operation 25 'alloca' 'buff_y_out_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%tmp1 = alloca i64 1" [src/atax.c:9]   --->   Operation 26 'alloca' 'tmp1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 27 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/atax.c:11]   --->   Operation 29 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 30 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_2, i7 64" [src/atax.c:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %i_2, i7 1" [src/atax.c:11]   --->   Operation 32 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %for.inc37.preheader" [src/atax.c:11]   --->   Operation 33 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_2" [src/atax.c:11]   --->   Operation 34 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln11" [src/atax.c:12]   --->   Operation 35 'getelementptr' 'x_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 36 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [src/atax.c:16]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 39 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 40 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/atax.c:5]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/atax.c:11]   --->   Operation 42 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5" [src/atax.c:5]   --->   Operation 43 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5" [src/atax.c:5]   --->   Operation 44 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/atax.c:5]   --->   Operation 45 'partselect' 'lshr_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_1" [src/atax.c:5]   --->   Operation 46 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 47 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %x_load" [src/atax.c:12]   --->   Operation 48 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5_1" [src/atax.c:12]   --->   Operation 49 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5_1" [src/atax.c:12]   --->   Operation 50 'getelementptr' 'buff_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %trunc_ln11_1, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/atax.c:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_addr" [src/atax.c:12]   --->   Operation 52 'store' 'store_ln12' <Predicate = (!trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln12 = br void %arrayidx2.exit" [src/atax.c:12]   --->   Operation 53 'br' 'br_ln12' <Predicate = (!trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_1_addr" [src/atax.c:12]   --->   Operation 54 'store' 'store_ln12' <Predicate = (trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln12 = br void %arrayidx2.exit" [src/atax.c:12]   --->   Operation 55 'br' 'br_ln12' <Predicate = (trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 56 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 57 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buff_y_out_2_addr = getelementptr i32 %buff_y_out_2, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 58 'getelementptr' 'buff_y_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buff_y_out_3_addr = getelementptr i32 %buff_y_out_3, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 59 'getelementptr' 'buff_y_out_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.73ns)   --->   "%switch_ln13 = switch i2 %trunc_ln11_2, void %arrayidx4.case.3, i2 0, void %arrayidx4.case.0, i2 1, void %arrayidx4.case.1, i2 2, void %arrayidx4.case.2" [src/atax.c:13]   --->   Operation 60 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_2_addr" [src/atax.c:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 62 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_1_addr" [src/atax.c:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 64 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_addr" [src/atax.c:13]   --->   Operation 65 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 66 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_3_addr" [src/atax.c:13]   --->   Operation 67 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln11" [src/atax.c:14]   --->   Operation 69 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 0, i6 %tmp1_addr" [src/atax.c:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [2/2] (2.04ns)   --->   "%call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1" [src/atax.c:16]   --->   Operation 71 'call' 'call_ln16' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln11, i7 %i" [src/atax.c:5]   --->   Operation 72 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1" [src/atax.c:16]   --->   Operation 73 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 74 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [src/atax.c:35]   --->   Operation 81 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0111100000]
spectopmodule_ln3     (spectopmodule    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
buff_A                (alloca           ) [ 0011111100]
buff_A_1              (alloca           ) [ 0011111100]
buff_x                (alloca           ) [ 0011110000]
buff_x_1              (alloca           ) [ 0011110000]
buff_y_out            (alloca           ) [ 0011111111]
buff_y_out_1          (alloca           ) [ 0011111111]
buff_y_out_2          (alloca           ) [ 0011111111]
buff_y_out_3          (alloca           ) [ 0011111111]
tmp1                  (alloca           ) [ 0011111100]
store_ln5             (store            ) [ 0000000000]
br_ln11               (br               ) [ 0000000000]
i_2                   (load             ) [ 0001000000]
trunc_ln11            (trunc            ) [ 0001100000]
icmp_ln11             (icmp             ) [ 0011100000]
add_ln11              (add              ) [ 0001000000]
br_ln11               (br               ) [ 0000000000]
zext_ln11             (zext             ) [ 0001000000]
x_addr                (getelementptr    ) [ 0001000000]
tmp_1                 (bitconcatenate   ) [ 0000100000]
trunc_ln11_1          (trunc            ) [ 0011100000]
trunc_ln11_2          (trunc            ) [ 0011100000]
speclooptripcount_ln5 (speclooptripcount) [ 0000000000]
specloopname_ln11     (specloopname     ) [ 0000000000]
lshr_ln5              (partselect       ) [ 0000000000]
zext_ln5              (zext             ) [ 0000000000]
lshr_ln5_1            (partselect       ) [ 0000000000]
zext_ln5_1            (zext             ) [ 0000000000]
x_load                (load             ) [ 0000000000]
bitcast_ln12          (bitcast          ) [ 0000000000]
buff_x_addr           (getelementptr    ) [ 0000000000]
buff_x_1_addr         (getelementptr    ) [ 0000000000]
br_ln12               (br               ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
br_ln12               (br               ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
br_ln12               (br               ) [ 0000000000]
buff_y_out_addr       (getelementptr    ) [ 0000000000]
buff_y_out_1_addr     (getelementptr    ) [ 0000000000]
buff_y_out_2_addr     (getelementptr    ) [ 0000000000]
buff_y_out_3_addr     (getelementptr    ) [ 0000000000]
switch_ln13           (switch           ) [ 0000000000]
store_ln13            (store            ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
store_ln13            (store            ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
store_ln13            (store            ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
store_ln13            (store            ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
tmp1_addr             (getelementptr    ) [ 0000000000]
store_ln14            (store            ) [ 0000000000]
store_ln5             (store            ) [ 0000000000]
call_ln16             (call             ) [ 0000000000]
br_ln11               (br               ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
empty                 (wait             ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
ret_ln35              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_lp3_lp4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_lpwr_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buff_A_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buff_A_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buff_x_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buff_x_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buff_y_out_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buff_y_out_1_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buff_y_out_2_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buff_y_out_3_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buff_x_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="buff_x_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_1_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln12_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln12_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buff_y_out_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buff_y_out_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_1_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buff_y_out_2_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_2_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="buff_y_out_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_3_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln13_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln13_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln13_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln13_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="1"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln14_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_atax_Pipeline_lp1_lp2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="223" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_atax_Pipeline_lprd_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="12" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="1"/>
<pin id="230" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_atax_Pipeline_lp3_lp4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_atax_Pipeline_lpwr_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="0"/>
<pin id="253" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln5_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_2_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="1"/>
<pin id="263" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln11_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln11_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln11_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln11_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln11_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="lshr_ln5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="0" index="3" bw="4" slack="0"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln5_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="4" slack="0"/>
<pin id="321" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln5_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bitcast_ln12_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln5_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="0" index="1" bw="7" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln11_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln11_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="1"/>
<pin id="362" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="365" class="1005" name="zext_ln11_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="370" class="1005" name="x_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="127" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="133" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="163" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="157" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="151" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="261" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="261" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="311"><net_src comp="299" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="328"><net_src comp="316" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="334"><net_src comp="121" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="344"><net_src comp="74" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="354"><net_src comp="264" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="363"><net_src comp="274" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="368"><net_src comp="280" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="373"><net_src comp="114" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="378"><net_src comp="285" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="225" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_out | {8 9 }
 - Input state : 
	Port: atax : A | {3 4 }
	Port: atax : x | {2 3 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		trunc_ln11 : 1
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		zext_ln11 : 1
		x_addr : 2
		x_load : 3
	State 3
		zext_ln5 : 1
		zext_ln5_1 : 1
		bitcast_ln12 : 1
		buff_x_addr : 2
		buff_x_1_addr : 2
		br_ln12 : 1
		store_ln12 : 3
		store_ln12 : 3
		buff_y_out_addr : 2
		buff_y_out_1_addr : 2
		buff_y_out_2_addr : 2
		buff_y_out_3_addr : 2
		switch_ln13 : 1
		store_ln13 : 3
		store_ln13 : 3
		store_ln13 : 3
		store_ln13 : 3
		store_ln14 : 1
		call_ln16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | grp_atax_Pipeline_lp1_lp2_fu_216 |    5    |  5.894  |   973   |   584   |
|   call   |  grp_atax_Pipeline_lprd_2_fu_225 |    0    |  0.427  |    31   |    56   |
|          | grp_atax_Pipeline_lp3_lp4_fu_235 |    20   |  5.551  |   1932  |   1591  |
|          |  grp_atax_Pipeline_lpwr_1_fu_246 |    0    |  1.708  |    25   |    84   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln11_fu_268         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln11_fu_274         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln11_fu_264        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln11_1_fu_293       |    0    |    0    |    0    |    0    |
|          |        trunc_ln11_2_fu_296       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln11_fu_280         |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln5_fu_308         |    0    |    0    |    0    |    0    |
|          |         zext_ln5_1_fu_325        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_1_fu_285           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|          lshr_ln5_fu_299         |    0    |    0    |    0    |    0    |
|          |         lshr_ln5_1_fu_316        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    25   |  13.58  |   2961  |   2343  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|   buff_A   |    4   |    0   |    0   |    0   |
|  buff_A_1  |    4   |    0   |    0   |    0   |
|   buff_x   |    2   |    0   |    0   |    0   |
|  buff_x_1  |    2   |    0   |    0   |    0   |
| buff_y_out |    0   |   64   |    8   |    0   |
|buff_y_out_1|    0   |   64   |    8   |    0   |
|buff_y_out_2|    0   |   64   |    8   |    0   |
|buff_y_out_3|    0   |   64   |    8   |    0   |
|    tmp1    |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   13   |   256  |   32   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln11_reg_360 |    7   |
|     i_reg_341    |    7   |
|   tmp_1_reg_375  |   12   |
|trunc_ln11_reg_351|    6   |
|  x_addr_reg_370  |    6   |
| zext_ln11_reg_365|   64   |
+------------------+--------+
|       Total      |   102  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_121        |  p0  |   2  |   6  |   12   ||    9    |
| grp_atax_Pipeline_lprd_2_fu_225 |  p1  |   2  |  12  |   24   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   36   ||  0.854  ||    18   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   13   |  2961  |  2343  |    -   |
|   Memory  |   13   |    -   |    -   |   256  |   32   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   102  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   13   |   25   |   14   |  3319  |  2393  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
