+===============================+===============================+=======================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                   |
+===============================+===============================+=======================================================================================================================+
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D                                     |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D        |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/start_sync_ff1_reg/D                                        |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D                 |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D     |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D     |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D      |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D          |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D                                                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D              |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D     |
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+
