// Seed: 3717318211
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  logic id_8;
  logic id_9;
  reg   id_10 = 1;
  logic id_11;
  assign id_8 = id_11;
  logic id_12;
  assign id_11 = 1'h0;
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
  always @(posedge id_7 == id_3) begin
    id_10 <= id_11 - id_4;
  end
endmodule
