-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln164 : IN STD_LOGIC_VECTOR (61 downto 0);
    C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_4_ce0 : OUT STD_LOGIC;
    C_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_5_ce0 : OUT STD_LOGIC;
    C_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_6_ce0 : OUT STD_LOGIC;
    C_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_7_ce0 : OUT STD_LOGIC;
    C_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_8_ce0 : OUT STD_LOGIC;
    C_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_9_ce0 : OUT STD_LOGIC;
    C_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_10_ce0 : OUT STD_LOGIC;
    C_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_11_ce0 : OUT STD_LOGIC;
    C_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_12_ce0 : OUT STD_LOGIC;
    C_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_13_ce0 : OUT STD_LOGIC;
    C_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_14_ce0 : OUT STD_LOGIC;
    C_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_15_ce0 : OUT STD_LOGIC;
    C_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_16_ce0 : OUT STD_LOGIC;
    C_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_17_ce0 : OUT STD_LOGIC;
    C_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_18_ce0 : OUT STD_LOGIC;
    C_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_19_ce0 : OUT STD_LOGIC;
    C_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_20_ce0 : OUT STD_LOGIC;
    C_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_21_ce0 : OUT STD_LOGIC;
    C_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_22_ce0 : OUT STD_LOGIC;
    C_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_23_ce0 : OUT STD_LOGIC;
    C_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_24_ce0 : OUT STD_LOGIC;
    C_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_25_ce0 : OUT STD_LOGIC;
    C_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_26_ce0 : OUT STD_LOGIC;
    C_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_27_ce0 : OUT STD_LOGIC;
    C_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_28_ce0 : OUT STD_LOGIC;
    C_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_29_ce0 : OUT STD_LOGIC;
    C_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_30_ce0 : OUT STD_LOGIC;
    C_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_31_ce0 : OUT STD_LOGIC;
    C_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    C_32_ce0 : OUT STD_LOGIC;
    C_32_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln164_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln164_fu_678_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln164_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln165_fu_682_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln165_reg_965 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln167_fu_913_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln167_reg_1131 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln167_1_fu_714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal j_fu_168 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln165_fu_750_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_172 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln164_1_fu_670_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten14_fu_176 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln164_1_fu_638_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten14_load : STD_LOGIC_VECTOR (14 downto 0);
    signal C_1_ce0_local : STD_LOGIC;
    signal C_2_ce0_local : STD_LOGIC;
    signal C_3_ce0_local : STD_LOGIC;
    signal C_4_ce0_local : STD_LOGIC;
    signal C_5_ce0_local : STD_LOGIC;
    signal C_6_ce0_local : STD_LOGIC;
    signal C_7_ce0_local : STD_LOGIC;
    signal C_8_ce0_local : STD_LOGIC;
    signal C_9_ce0_local : STD_LOGIC;
    signal C_10_ce0_local : STD_LOGIC;
    signal C_11_ce0_local : STD_LOGIC;
    signal C_12_ce0_local : STD_LOGIC;
    signal C_13_ce0_local : STD_LOGIC;
    signal C_14_ce0_local : STD_LOGIC;
    signal C_15_ce0_local : STD_LOGIC;
    signal C_16_ce0_local : STD_LOGIC;
    signal C_17_ce0_local : STD_LOGIC;
    signal C_18_ce0_local : STD_LOGIC;
    signal C_19_ce0_local : STD_LOGIC;
    signal C_20_ce0_local : STD_LOGIC;
    signal C_21_ce0_local : STD_LOGIC;
    signal C_22_ce0_local : STD_LOGIC;
    signal C_23_ce0_local : STD_LOGIC;
    signal C_24_ce0_local : STD_LOGIC;
    signal C_25_ce0_local : STD_LOGIC;
    signal C_26_ce0_local : STD_LOGIC;
    signal C_27_ce0_local : STD_LOGIC;
    signal C_28_ce0_local : STD_LOGIC;
    signal C_29_ce0_local : STD_LOGIC;
    signal C_30_ce0_local : STD_LOGIC;
    signal C_31_ce0_local : STD_LOGIC;
    signal C_32_ce0_local : STD_LOGIC;
    signal icmp_ln165_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln164_fu_650_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln164_fu_662_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_696_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln9_fu_686_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_706_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_771_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_842_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_842_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_771_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_771_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_771_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_842_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_33_4_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_4_24_1_1_U438 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => C_1_q0,
        din1 => C_2_q0,
        din2 => C_3_q0,
        din3 => C_4_q0,
        din4 => C_5_q0,
        din5 => C_6_q0,
        din6 => C_7_q0,
        din7 => C_8_q0,
        din8 => C_9_q0,
        din9 => C_10_q0,
        din10 => C_11_q0,
        din11 => C_12_q0,
        din12 => C_13_q0,
        din13 => C_14_q0,
        din14 => C_15_q0,
        din15 => C_16_q0,
        def => tmp_2_fu_771_p33,
        sel => trunc_ln165_reg_965,
        dout => tmp_2_fu_771_p35);

    sparsemux_33_4_24_1_1_U439 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => C_17_q0,
        din1 => C_18_q0,
        din2 => C_19_q0,
        din3 => C_20_q0,
        din4 => C_21_q0,
        din5 => C_22_q0,
        din6 => C_23_q0,
        din7 => C_24_q0,
        din8 => C_25_q0,
        din9 => C_26_q0,
        din10 => C_27_q0,
        din11 => C_28_q0,
        din12 => C_29_q0,
        din13 => C_30_q0,
        din14 => C_31_q0,
        din15 => C_32_q0,
        def => tmp_3_fu_842_p33,
        sel => trunc_ln165_reg_965,
        dout => tmp_3_fu_842_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln164_fu_632_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_172 <= select_ln164_1_fu_670_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_172 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten14_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln164_fu_632_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten14_fu_176 <= add_ln164_1_fu_638_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten14_fu_176 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln164_fu_632_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_168 <= add_ln165_fu_750_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_168 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln167_reg_1131 <= select_ln167_fu_913_p3;
                trunc_ln164_reg_960 <= trunc_ln164_fu_678_p1;
                trunc_ln165_reg_965 <= trunc_ln165_fu_682_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_10_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_10_ce0 <= C_10_ce0_local;

    C_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_10_ce0_local <= ap_const_logic_1;
        else 
            C_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_11_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_11_ce0 <= C_11_ce0_local;

    C_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_11_ce0_local <= ap_const_logic_1;
        else 
            C_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_12_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_12_ce0 <= C_12_ce0_local;

    C_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_12_ce0_local <= ap_const_logic_1;
        else 
            C_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_13_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_13_ce0 <= C_13_ce0_local;

    C_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_13_ce0_local <= ap_const_logic_1;
        else 
            C_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_14_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_14_ce0 <= C_14_ce0_local;

    C_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_14_ce0_local <= ap_const_logic_1;
        else 
            C_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_15_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_15_ce0 <= C_15_ce0_local;

    C_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_15_ce0_local <= ap_const_logic_1;
        else 
            C_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_16_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_16_ce0 <= C_16_ce0_local;

    C_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_16_ce0_local <= ap_const_logic_1;
        else 
            C_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_17_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_17_ce0 <= C_17_ce0_local;

    C_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_17_ce0_local <= ap_const_logic_1;
        else 
            C_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_18_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_18_ce0 <= C_18_ce0_local;

    C_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_18_ce0_local <= ap_const_logic_1;
        else 
            C_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_19_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_19_ce0 <= C_19_ce0_local;

    C_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_19_ce0_local <= ap_const_logic_1;
        else 
            C_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_20_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_20_ce0 <= C_20_ce0_local;

    C_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_20_ce0_local <= ap_const_logic_1;
        else 
            C_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_21_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_21_ce0 <= C_21_ce0_local;

    C_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_21_ce0_local <= ap_const_logic_1;
        else 
            C_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_22_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_22_ce0 <= C_22_ce0_local;

    C_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_22_ce0_local <= ap_const_logic_1;
        else 
            C_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_23_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_23_ce0 <= C_23_ce0_local;

    C_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_23_ce0_local <= ap_const_logic_1;
        else 
            C_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_24_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_24_ce0 <= C_24_ce0_local;

    C_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_24_ce0_local <= ap_const_logic_1;
        else 
            C_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_25_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_25_ce0 <= C_25_ce0_local;

    C_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_25_ce0_local <= ap_const_logic_1;
        else 
            C_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_26_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_26_ce0 <= C_26_ce0_local;

    C_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_26_ce0_local <= ap_const_logic_1;
        else 
            C_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_27_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_27_ce0 <= C_27_ce0_local;

    C_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_27_ce0_local <= ap_const_logic_1;
        else 
            C_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_28_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_28_ce0 <= C_28_ce0_local;

    C_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_28_ce0_local <= ap_const_logic_1;
        else 
            C_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_29_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_29_ce0 <= C_29_ce0_local;

    C_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_29_ce0_local <= ap_const_logic_1;
        else 
            C_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_30_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_30_ce0 <= C_30_ce0_local;

    C_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_30_ce0_local <= ap_const_logic_1;
        else 
            C_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_31_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_31_ce0 <= C_31_ce0_local;

    C_31_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_31_ce0_local <= ap_const_logic_1;
        else 
            C_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_32_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_32_ce0 <= C_32_ce0_local;

    C_32_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_32_ce0_local <= ap_const_logic_1;
        else 
            C_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_4_ce0 <= C_4_ce0_local;

    C_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_4_ce0_local <= ap_const_logic_1;
        else 
            C_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_5_ce0 <= C_5_ce0_local;

    C_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_5_ce0_local <= ap_const_logic_1;
        else 
            C_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_6_ce0 <= C_6_ce0_local;

    C_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_6_ce0_local <= ap_const_logic_1;
        else 
            C_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_7_ce0 <= C_7_ce0_local;

    C_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_7_ce0_local <= ap_const_logic_1;
        else 
            C_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_8_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_8_ce0 <= C_8_ce0_local;

    C_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_8_ce0_local <= ap_const_logic_1;
        else 
            C_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_9_address0 <= zext_ln167_1_fu_714_p1(9 - 1 downto 0);
    C_9_ce0 <= C_9_ce0_local;

    C_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_9_ce0_local <= ap_const_logic_1;
        else 
            C_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln164_1_fu_638_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten14_load) + unsigned(ap_const_lv15_1));
    add_ln164_fu_650_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln165_fu_750_p2 <= std_logic_vector(unsigned(select_ln164_fu_662_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln164_fu_632_p2)
    begin
        if (((icmp_ln164_fu_632_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_172)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_172;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten14_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten14_fu_176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten14_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten14_load <= indvar_flatten14_fu_176;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_168, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_168;
        end if; 
    end process;

    icmp_ln164_fu_632_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten14_load = ap_const_lv15_4000) else "0";
    icmp_ln165_fu_656_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_40) else "0";
    lshr_ln9_fu_686_p4 <= select_ln164_fu_662_p3(5 downto 4);
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;
    m_axi_C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_reg_1131),32));
    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln164_1_fu_670_p3 <= 
        add_ln164_fu_650_p2 when (icmp_ln165_fu_656_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln164_fu_662_p3 <= 
        ap_const_lv7_0 when (icmp_ln165_fu_656_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln167_fu_913_p3 <= 
        tmp_3_fu_842_p35 when (trunc_ln164_reg_960(0) = '1') else 
        tmp_2_fu_771_p35;
    tmp_1_fu_706_p3 <= (tmp_s_fu_696_p4 & lshr_ln9_fu_686_p4);
    tmp_2_fu_771_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_3_fu_842_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_696_p4 <= select_ln164_1_fu_670_p3(7 downto 1);
    trunc_ln164_fu_678_p1 <= select_ln164_1_fu_670_p3(1 - 1 downto 0);
    trunc_ln165_fu_682_p1 <= select_ln164_fu_662_p3(4 - 1 downto 0);
    zext_ln167_1_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_706_p3),64));
end behav;
