
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12740 
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/programcounter.sv:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 317.137 ; gain = 86.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/top.sv:11]
	Parameter imem_init bound to: E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/full_imem.mem - type: string 
	Parameter dmem_init bound to: E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/full_dmem.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'mips' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/mips.sv:11]
INFO: [Synth 8-638] synthesizing module 'controller' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/controller.sv:49]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/controller.sv:49]
INFO: [Synth 8-638] synthesizing module 'datapath' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:5]
	Parameter Nloc bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'programcounter' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/programcounter.sv:5]
INFO: [Synth 8-256] done synthesizing module 'programcounter' (2#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/programcounter.sv:5]
INFO: [Synth 8-638] synthesizing module 'register_file' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/register_file.sv:11]
	Parameter Nloc bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter initFile bound to: rfmem.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/rfmem.mem' is read successfully [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/register_file.sv:25]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/register_file.sv:11]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/ALU.sv:5]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/addsub.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/adder.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/new/fulladder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (4#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/new/fulladder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'addsub' (6#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/addsub.sv:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/comparator.sv:23]
INFO: [Synth 8-256] done synthesizing module 'comparator' (7#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/comparator.sv:23]
INFO: [Synth 8-638] synthesizing module 'shifter' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/shifter.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (8#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/shifter.sv:23]
INFO: [Synth 8-638] synthesizing module 'logical' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/logical.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (9#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/logical.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/ALU.sv:5]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:5]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/mips.sv:11]
INFO: [Synth 8-638] synthesizing module 'imem' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/imem.sv:5]
	Parameter Nloc bound to: 64 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter initfile bound to: E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/full_imem.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/full_imem.mem' is read successfully [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/imem.sv:16]
ERROR: [Synth 8-524] part-select [7:2] out of range of prefix 'pc' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/imem.sv:19]
ERROR: [Synth 8-285] failed synthesizing module 'imem' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/imem.sv:5]
ERROR: [Synth 8-285] failed synthesizing module 'top' [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 342.938 ; gain = 112.160
---------------------------------------------------------------------------------
RTL Elaboration failed
29 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 19:01:07 2017...

*** Halting run - EA reset detected ***

