

================================================================
== Vitis HLS Report for 'matmul_Pipeline_writeC'
================================================================
* Date:           Thu Jun 30 11:58:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |      513|      513|         3|          2|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     677|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     107|    -|
|Register         |        -|    -|     833|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     833|     784|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln90_fu_157_p2              |         +|   0|  0|    9|           9|           1|
    |add_ln94_fu_179_p2              |         +|   0|  0|   32|          32|           1|
    |add_ln96_fu_217_p2              |         +|   0|  0|    8|           8|           8|
    |j_2_fu_234_p2                   |         +|   0|  0|   32|          32|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage1_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_state3_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state4_io              |       and|   0|  0|    1|           1|           1|
    |ap_condition_375                |       and|   0|  0|    1|           1|           1|
    |ap_condition_379                |       and|   0|  0|    1|           1|           1|
    |ap_ext_blocking_cur_n           |       and|   0|  0|    2|           1|           0|
    |ap_ext_blocking_n               |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n               |       and|   0|  0|    2|           2|           2|
    |ap_predicate_op50_write_state3  |       and|   0|  0|    1|           1|           1|
    |ap_str_blocking_n               |       and|   0|  0|    2|           2|           2|
    |icmp_ln90_fu_151_p2             |      icmp|   0|  0|    5|           9|          10|
    |icmp_ln92_fu_173_p2             |      icmp|   0|  0|   12|          32|           5|
    |icmp_ln96_fu_228_p2             |      icmp|   0|  0|    2|           5|           2|
    |i_1_fu_185_p3                   |    select|   0|  0|   32|           1|          32|
    |j_1_fu_205_p3                   |    select|   0|  0|   32|           1|           1|
    |select_ln96_fu_294_p3           |    select|   0|  0|  496|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  677|         144|          77|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |gmem0_blk_n_W                     |   9|          2|    1|          2|
    |i_fu_74                           |   9|          2|   32|         64|
    |itr_fu_82                         |   9|          2|    9|         18|
    |j_fu_78                           |   9|          2|   32|         64|
    |m_axi_gmem0_WDATA                 |  13|          3|  256|        768|
    |phi_ln96_fu_70                    |   9|          2|  496|        992|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         24|  831|       1919|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |C_V_load_reg_365                  |   16|   0|   16|          0|
    |ap_CS_fsm                         |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_74                           |   32|   0|   32|          0|
    |icmp_ln90_reg_346                 |    1|   0|    1|          0|
    |icmp_ln96_reg_355                 |    1|   0|    1|          0|
    |itr_fu_82                         |    9|   0|    9|          0|
    |j_fu_78                           |   32|   0|   32|          0|
    |phi_ln96_fu_70                    |  496|   0|  496|          0|
    |tmp_s_reg_370                     |  240|   0|  240|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  833|   0|  833|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  256|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  256|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|sext_ln90             |   in|   27|     ap_none|               sext_ln90|        scalar|
|C_V_address0          |  out|    8|   ap_memory|                     C_V|         array|
|C_V_ce0               |  out|    1|   ap_memory|                     C_V|         array|
|C_V_q0                |   in|   16|   ap_memory|                     C_V|         array|
+----------------------+-----+-----+------------+------------------------+--------------+

