{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589263985687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589263985687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 23:13:05 2020 " "Processing started: Mon May 11 23:13:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589263985687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589263985687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QWAC -c QWAC --analyze_file=\"C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off QWAC -c QWAC --analyze_file=\"C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589263985687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589263986168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589263986168 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BITS qwac.sv(13) " "Verilog HDL Compiler Directive warning at qwac.sv(13): text macro \"BITS\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997238 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MAT_R qwac.sv(13) " "Verilog HDL Compiler Directive warning at qwac.sv(13): text macro \"MAT_R\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997238 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MAT_C qwac.sv(13) " "Verilog HDL Compiler Directive warning at qwac.sv(13): text macro \"MAT_C\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997238 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TE qwac.sv(14) " "Verilog HDL Compiler Directive warning at qwac.sv(14): text macro \"TE\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997239 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "VEC_LEN qwac.sv(14) " "Verilog HDL Compiler Directive warning at qwac.sv(14): text macro \"VEC_LEN\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997239 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CNT_BITS qwac.sv(16) " "Verilog HDL Compiler Directive warning at qwac.sv(16): text macro \"CNT_BITS\" is undefined" {  } { { "qwac.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/qwac.sv" 16 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1589263997239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 7 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589263997244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 23:13:17 2020 " "Processing ended: Mon May 11 23:13:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589263997244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589263997244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589263997244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589263997244 ""}
