//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_AssignAdd_5931037235033957118_kernel0

.visible .entry Fused_AssignAdd_5931037235033957118_kernel0(
	.param .u64 Fused_AssignAdd_5931037235033957118_kernel0_param_0,
	.param .u64 Fused_AssignAdd_5931037235033957118_kernel0_param_1,
	.param .u64 Fused_AssignAdd_5931037235033957118_kernel0_param_2
)
{
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [Fused_AssignAdd_5931037235033957118_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_AssignAdd_5931037235033957118_kernel0_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	ld.global.u32 	%r1, [%rd4];
	ld.global.nc.u32 	%r2, [%rd3];
	add.s32 	%r3, %r2, %r1;
	st.global.u32 	[%rd4], %r3;
	ret;
}


