# //  ModelSim SE 6.1c Nov 17 2005 Linux 2.6.32-131.6.1.el6.x86_64
# //
# //  Copyright Mentor Graphics Corporation 2005
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L ece411 -L mp3lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit /software/fpgadv72-x86_64/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll} -pli /software/fpgadv72-x86_64/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll ece411.mp3_CPU(struct) 
# Loading /software/fpgadv72-x86_64/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll
# Loading /software/fpgadv72-x86_64/Modeltech/linux/../std.standard
# Loading /software/fpgadv72-x86_64/Modeltech/linux/../ieee.std_logic_1164(body)
# Loading /software/fpgadv72-x86_64/Modeltech/linux/../ieee.numeric_std(body)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.lc3b_types(body)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.mp3_cpu(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.cu(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.ex_c_reg(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.ex_c_unit(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.id_c_unit(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.if_c_unit(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.wb_c_reg(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.wb_c_unit(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.magicmemory(awesome)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.pipeline(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.exstage(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.ex_c_decode(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.worthless(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/mp3lib/compile.alu(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.idstage(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.id_c_decode(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.instrripper(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.sext(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.wordmux8(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.regextractor(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.ifstage(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.if_c_decode(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.pc(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.pcplus2(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/mp3lib/compile.mux2_16(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.memstage(generatedinstance)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.transitionreg(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.wbstage(struct)
# Loading /home/martin43/ece411/Ece411MP3/mp3/compile.wb_c_decode(untitled)
# Loading /home/martin43/ece411/Ece411MP3/mp3/mp3lib/compile.regfile(untitled)
do CONTROL_UNIT_TEST.do
# --- Executing initialization force file for CONTROL_UNIT_TEST 
# Control Unit signal generation... PCMuxSel, LoadPC 
# /mp3_cpu/cutest1a
# /mp3_cpu/cutest1b
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# ** Warning: INVALID ALU OPERATION (ALUOP).
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: INVALID ALU OPERATION (ALUOP).
#    Time: 7 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# 0
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 32 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 32 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# 0
# 
# 0
# 
# 0
# 
# PCMuxSel should be 0 and LoadPC should be 1 
# 0
# 
# ID_C_UNIT tests...ADD 
# Test ADD R7,R1,R7 inst will lead to ALUMuxSel = 000 
# /mp3_cpu/ID_test1
# 0
# 
# 0
# 
# ID_C_In should be 0000, ALUMuxSel is 000, or the input from RegFileOutB 
# 0
# 
# ID_C_UNIT tests...ADD Immediate 
# Test ADD R7, R1, 3 inst will lead to ALUMuxSel = 010 
# /mp3_cpu/IDI_test1
# 0
# 
# 0
# 
# ID_C_In should be 0002, ALUMuxSel is 010, or Imm5 
# 0
# 
# Test AND R5,R3,R2 inst will lead to ALUMuxSel = 000 
# /mp3_cpu/ID_test2
# 0
# 
# 0
# 
# ID_C_In should be 0000, ALUMuxSel is 000, or the input from RegFileOutB 
# 0
# 
# Test AND R5, R3, 4 inst will lead to ALUMuxSel = 010 
# /mp3_cpu/IDI_test2
# 0
# 
# 0
# 
# ID_C_In should be 0002, ALUMuxSel is 002, or Imm5 
# 0
# 
# EX_C_UNIT & EX_C_REG Tests... 
# Test that ex_c_in is 0 for ADD and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test1a
# /mp3_cpu/EX_test1b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0000 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# Test that ex_c_in is 1 for AND and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test2a
# /mp3_cpu/EX_test2b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0001 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# Test that ex_c_in is 2 for NOT and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test3a
# /mp3_cpu/EX_test3b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0002 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# WB_C_UNIT & WB_C_REG Tests... 
# Test that wb_c_in has the correct DR, RegWrite signal, and WBMuxSel for ADD and that it isn't outputed for 2 full cycles.  The data shold skip the MEM stage for ADD 
# /mp3_cpu/WB_test1a
# /mp3_cpu/WB_test1b
# /mp3_cpu/WB_test1c
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# wb_c_in should be 0xF000 for 2 cycles then 0x001B for 1 clock cycle, and then back to 0xF000 after the next cycle 
# Testing full path for MEM instructions 
# /mp3_cpu/MEM_test1a
# /mp3_cpu/MEM_test1b
# /mp3_cpu/MEM_test1c
# /mp3_cpu/MEM_test1d
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
restart -f; do CONTROL_UNIT_TEST.do
# Loading /software/fpgadv72-x86_64/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll
# --- Executing initialization force file for CONTROL_UNIT_TEST 
# Control Unit signal generation... PCMuxSel, LoadPC 
# /mp3_cpu/cutest1a
# /mp3_cpu/cutest1b
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# ** Warning: INVALID ALU OPERATION (ALUOP).
#    Time: 0 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: INVALID ALU OPERATION (ALUOP).
#    Time: 7 ns  Iteration: 0  Instance: /mp3_cpu/pipelinedatapath/execution/exalu
# 0
# 
# 0
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 32 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 32 ns  Iteration: 1  Instance: /mp3_cpu/pipelinedatapath/ourregfile
# 0
# 
# 0
# 
# 0
# 
# PCMuxSel should be 0 and LoadPC should be 1 
# 0
# 
# ID_C_UNIT tests...ADD 
# Test ADD R7,R1,R7 inst will lead to ALUMuxSel = 000 
# /mp3_cpu/ID_test1
# 0
# 
# 0
# 
# ID_C_In should be 0000, ALUMuxSel is 000, or the input from RegFileOutB 
# 0
# 
# ID_C_UNIT tests...ADD Immediate 
# Test ADD R7, R1, 3 inst will lead to ALUMuxSel = 010 
# /mp3_cpu/IDI_test1
# 0
# 
# 0
# 
# ID_C_In should be 0002, ALUMuxSel is 010, or Imm5 
# 0
# 
# Test AND R5,R3,R2 inst will lead to ALUMuxSel = 000 
# /mp3_cpu/ID_test2
# 0
# 
# 0
# 
# ID_C_In should be 0000, ALUMuxSel is 000, or the input from RegFileOutB 
# 0
# 
# Test AND R5, R3, 4 inst will lead to ALUMuxSel = 010 
# /mp3_cpu/IDI_test2
# 0
# 
# 0
# 
# ID_C_In should be 0002, ALUMuxSel is 002, or Imm5 
# 0
# 
# EX_C_UNIT & EX_C_REG Tests... 
# Test that ex_c_in is 0 for ADD and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test1a
# /mp3_cpu/EX_test1b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0000 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# Test that ex_c_in is 1 for AND and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test2a
# /mp3_cpu/EX_test2b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0001 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# Test that ex_c_in is 2 for NOT and that it isn't outputed for a full cycle 
# /mp3_cpu/EX_test3a
# /mp3_cpu/EX_test3b
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# ex_c_in should be 0xF000 and then 0x0002 after 1 clock cycle, and then back to 0xF000 after the next cycle 
# WB_C_UNIT & WB_C_REG Tests... 
# Test that wb_c_in has the correct DR, RegWrite signal, and WBMuxSel for ADD and that it isn't outputed for 2 full cycles.  The data shold skip the MEM stage for ADD 
# /mp3_cpu/WB_test1a
# /mp3_cpu/WB_test1b
# /mp3_cpu/WB_test1c
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# wb_c_in should be 0xF000 for 2 cycles then 0x001B for 1 clock cycle, and then back to 0xF000 after the next cycle 
# Testing full path for MEM instructions 
# /mp3_cpu/MEM_test1a
# /mp3_cpu/MEM_test1b
# /mp3_cpu/MEM_test1c
# /mp3_cpu/MEM_test1d
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
