Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 15 17:19:25 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5695 |       |     23040 | 24.72 |
|   SLR1 -> SLR2                   |  2875 |       |           | 12.48 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2820 |       |           | 12.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8952 |       |     23040 | 38.85 |
|   SLR0 -> SLR1                   |  4120 |       |           | 17.88 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4832 |       |           | 20.97 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 14647 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2667 |  153 |
| SLR1      | 2767 |    0 | 4679 |
| SLR0      |  108 | 4012 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  43193 |  44347 |  37379 |  78.59 |  82.12 |  69.22 |
|   CLBL                     |  21963 |  23015 |  18964 |  75.01 |  78.60 |  64.77 |
|   CLBM                     |  21230 |  21332 |  18415 |  82.67 |  86.29 |  74.49 |
| CLB LUTs                   | 159199 | 188952 | 147387 |  36.21 |  43.74 |  34.12 |
|   LUT as Logic             | 147174 | 174689 | 137215 |  33.47 |  40.44 |  31.76 |
|     using O5 output only   |   1896 |   1603 |   1122 |   0.43 |   0.37 |   0.26 |
|     using O6 output only   |  95912 | 115341 |  86841 |  21.81 |  26.70 |  20.10 |
|     using O5 and O6        |  49366 |  57745 |  49252 |  11.23 |  13.37 |  11.40 |
|   LUT as Memory            |  12025 |  14263 |  10172 |   5.85 |   7.21 |   5.14 |
|     LUT as Distributed RAM |   1478 |   3706 |    820 |   0.72 |   1.87 |   0.41 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    244 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   1234 |   3320 |    816 |   0.60 |   1.68 |   0.41 |
|     LUT as Shift Register  |  10547 |  10557 |   9352 |   5.13 |   5.34 |   4.73 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   8416 |   9008 |   7899 |   4.10 |   4.56 |   3.99 |
|       using O5 and O6      |   2131 |   1549 |   1453 |   1.04 |   0.78 |   0.73 |
| CLB Registers              | 279878 | 300943 | 252642 |  31.83 |  34.83 |  29.24 |
| CARRY8                     |   6406 |   6752 |   6137 |  11.66 |  12.50 |  11.36 |
| F7 Muxes                   |   3059 |   3709 |   2273 |   1.39 |   1.72 |   1.05 |
| F8 Muxes                   |    147 |    335 |     15 |   0.13 |   0.31 |   0.01 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  125.5 |  157.5 |    110 |  18.68 |  23.44 |  16.37 |
|   RAMB36/FIFO              |    124 |    156 |    110 |  18.45 |  23.21 |  16.37 |
|   RAMB18                   |      3 |      3 |      0 |   0.22 |   0.22 |   0.00 |
| URAM                       |     28 |     44 |     28 |   8.75 |  13.75 |   8.75 |
| DSPs                       |   2423 |   2426 |   2427 |  84.13 |  78.97 |  79.00 |
| Unique Control Sets        |   3885 |   5427 |   2926 |   3.53 |   5.03 |   2.71 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


