#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug  3 18:35:22 2024
# Process ID: 1371282
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE
# Command line: vivado
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.log
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 5681.644 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
start_gui
open_project /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
set_property location {3 959 851} [get_bd_cells SAMPA_I2C_wrapper]
update_module_reference top_block_I2C_Controller_v1_0_0_1
regenerate_bd_layout
create_bd_cell -type module -reference I2C_Controller_v1_0 I2C_Controller_v1_0_0
delete_bd_objs [get_bd_cells I2C_Controller_v1_0_0]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/m00_axi_init_axi_txn_1]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
undo
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
save_bd_design
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_ports start_i2c_read_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o_0] [get_bd_ports start_i2c_write_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_all_o_0] [get_bd_ports start_i2c_write_all_o_0]
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o_0] [get_bd_ports i2c_addr_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_read_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
regenerate_bd_layout
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_start_i2c_write] [get_bd_pins fakernet/start_i2c_write_0]
set_property name start_i2c_read_o [get_bd_pins fakernet/start_i2c_read_o_0]
set_property name start_i2c_write_o [get_bd_pins fakernet/start_i2c_write_o_0]
set_property name start_i2c_write_all_o [get_bd_pins fakernet/start_i2c_write_all_o_0]
save_bd_design
set_property name i2c_addr_o [get_bd_pins fakernet/i2c_addr_o_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i]
undo
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i] [get_bd_pins fakernet/i2c_addr_o]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/m00_axi_init_axi_txn]
set_property name start_reg_read [get_bd_pins SAMPA_I2C_wrapper/start_reg_read1]
set_property name start_reg_write [get_bd_pins SAMPA_I2C_wrapper/start_reg_write1]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_nets SAMPA_I2C_wrapper/start_reg_read1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o] [get_bd_nets SAMPA_I2C_wrapper/start_reg_write1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_all_1] [get_bd_nets fakernet_start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write_all]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o] [get_bd_nets SAMPA_I2C_wrapper/i2c_addr_i_1] [get_bd_pins SAMPA_I2C_wrapper/i2c_addr_i]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_i2c_addr_o] [get_bd_pins fakernet/i2c_addr_o]
connect_bd_net [get_bd_pins fakernet/reg_switch_0/i2c_waddr_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_raddr_i] [get_bd_pins fakernet/reg_switch_0/i2c_raddr_o]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -jobs 32
wait_on_run impl_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
regenerate_bd_layout
create_bd_port -dir O HBTRG_N
create_bd_port -dir O HBTRG_P
create_bd_port -dir O BX_SYNX_TRG_N
create_bd_port -dir I BX_SYNC_TRG_P
undo
create_bd_port -dir O BX_SYNC_TRG_P
create_bd_port -dir O -from 3 -to 0 TRG_N
create_bd_port -dir O -from 3 -to 0 TRG_P
create_bd_port -dir O -from 3 -to 0 HRSTB_N
create_bd_port -dir O -from 3 -to 0 HRSTB_P
create_bd_port -dir O -from 3 -to 0 CLKSOIN_N
create_bd_port -dir O -from 3 -to 0 CLKSOIN_P
regenerate_bd_layout
create_bd_port -dir IO -from 7 -to 0 GPION
create_bd_port -dir IO -from 7 -to 0 GPIOP
save_bd_design
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
open_run impl_1
