// Seed: 3997047996
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  wire  id_6;
  logic id_7;
  assign id_6[1] = id_1;
  logic id_8;
  always @('d0 or posedge 1) id_6 = id_4;
endmodule
