{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 14:11:49 2025 " "Info: Processing started: Wed Oct 08 14:11:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2_lyf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file q2_lyf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2_lyf-behavioral " "Info: Found design unit 1: Q2_lyf-behavioral" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Q2_lyf " "Info: Found entity 1: Q2_lyf" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix_animation.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix_animation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix_Animation-rtl " "Info: Found design unit 1: LedMatrix_Animation-rtl" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix_Animation " "Info: Found entity 1: LedMatrix_Animation" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix_pwmcontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix_pwmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix_PwmController-rtl " "Info: Found design unit 1: LedMatrix_PwmController-rtl" {  } { { "LedMatrix_PwmController.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix_PwmController " "Info: Found entity 1: LedMatrix_PwmController" {  } { { "LedMatrix_PwmController.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix-rtl " "Info: Found design unit 1: LedMatrix-rtl" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix " "Info: Found entity 1: LedMatrix" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beep-rtl " "Info: Found design unit 1: Beep-rtl" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Info: Found entity 1: Beep" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreature.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tempreature.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tempreature-rtl " "Info: Found design unit 1: Tempreature-rtl" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Tempreature " "Info: Found entity 1: Tempreature" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreature_i2c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tempreature_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temperature_I2C-rtl " "Info: Found design unit 1: Temperature_I2C-rtl" {  } { { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Temperature_I2C " "Info: Found entity 1: Temperature_I2C" {  } { { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaldisplay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaldisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalDisplay-rtl " "Info: Found design unit 1: DigitalDisplay-rtl" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalDisplay " "Info: Found entity 1: DigitalDisplay" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Button-rtl " "Info: Found design unit 1: Button-rtl" {  } { { "Button.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Button.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Button " "Info: Found entity 1: Button" {  } { { "Button.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Button.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generater.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_generater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Generater-rtl " "Info: Found design unit 1: Clk_Generater-rtl" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Generater " "Info: Found entity 1: Clk_Generater" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q2_lyf " "Info: Elaborating entity \"Q2_lyf\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Generater Clk_Generater:clkgen_inst " "Info: Elaborating entity \"Clk_Generater\" for hierarchy \"Clk_Generater:clkgen_inst\"" {  } { { "Q2_lyf.vhd" "clkgen_inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:button_inst " "Info: Elaborating entity \"Button\" for hierarchy \"Button:button_inst\"" {  } { { "Q2_lyf.vhd" "button_inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalDisplay DigitalDisplay:Display_Inst " "Info: Elaborating entity \"DigitalDisplay\" for hierarchy \"DigitalDisplay:Display_Inst\"" {  } { { "Q2_lyf.vhd" "Display_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix LedMatrix:LedMatrix_Inst " "Info: Elaborating entity \"LedMatrix\" for hierarchy \"LedMatrix:LedMatrix_Inst\"" {  } { { "Q2_lyf.vhd" "LedMatrix_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix_Animation LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst " "Info: Elaborating entity \"LedMatrix_Animation\" for hierarchy \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\"" {  } { { "LedMatrix.vhd" "LedMatrix_Animation_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix_PwmController LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst " "Info: Elaborating entity \"LedMatrix_PwmController\" for hierarchy \"LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\"" {  } { { "LedMatrix.vhd" "LedMatrix_PwmController_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beep Beep:Beep_Inst " "Info: Elaborating entity \"Beep\" for hierarchy \"Beep:Beep_Inst\"" {  } { { "Q2_lyf.vhd" "Beep_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tempreature Tempreature:Temp_Inst " "Info: Elaborating entity \"Tempreature\" for hierarchy \"Tempreature:Temp_Inst\"" {  } { { "Q2_lyf.vhd" "Temp_Inst" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temperature_I2C Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master " "Info: Elaborating entity \"Temperature_I2C\" for hierarchy \"Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\"" {  } { { "Tempreature.vhd" "I2C_Master" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitalDisplay:Display_Inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitalDisplay:Display_Inst\|Mod0\"" {  } { { "DigitalDisplay.vhd" "Mod0" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 57 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitalDisplay:Display_Inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitalDisplay:Display_Inst\|Div0\"" {  } { { "DigitalDisplay.vhd" "Div0" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 56 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mod0\"" {  } { { "LedMatrix_PwmController.vhd" "Mod0" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 62 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalDisplay:Display_Inst\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DigitalDisplay:Display_Inst\|lpm_divide:Mod0\"" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalDisplay:Display_Inst\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DigitalDisplay:Display_Inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 57 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Info: Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/lpm_divide_tnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Info: Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalDisplay:Display_Inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DigitalDisplay:Display_Inst\|lpm_divide:Div0\"" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalDisplay:Display_Inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DigitalDisplay:Display_Inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 56 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eie " "Info: Found entity 1: alt_u_div_eie" {  } { { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_eie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\"" {  } { { "LedMatrix_PwmController.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"LedMatrix:LedMatrix_Inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LedMatrix_PwmController.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Info: Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/lpm_divide_rnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 215 -1 0 } } { "LedMatrix_PwmController.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_PwmController.vhd" 39 -1 0 } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 59 -1 0 } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 31 -1 0 } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 32 -1 0 } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "741 " "Info: Implemented 741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Info: Implemented 694 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4460 " "Info: Peak virtual memory: 4460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 14:11:52 2025 " "Info: Processing ended: Wed Oct 08 14:11:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 14:11:53 2025 " "Info: Processing started: Wed Oct 08 14:11:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Q2_lyf EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Q2_lyf\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Clk_Generater:clkgen_inst\|clk1k_r Global clock " "Info: Automatically promoted some destinations of signal \"Clk_Generater:clkgen_inst\|clk1k_r\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Destination \"Clk_Generater:clkgen_inst\|clk1k_r\" may be non-global or may not use global clock" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LedMatrix:LedMatrix_Inst\|clk_div Global clock " "Info: Automatically promoted signal \"LedMatrix:LedMatrix_Inst\|clk_div\" to use Global clock" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Clk_Generater:clkgen_inst\|clk100_r Global clock " "Info: Automatically promoted some destinations of signal \"Clk_Generater:clkgen_inst\|clk100_r\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Destination \"Clk_Generater:clkgen_inst\|clk100_r\" may be non-global or may not use global clock" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.846 ns register pin " "Info: Estimated most critical path is register to pin delay of 32.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[3\] 1 REG LAB_X5_Y7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y7; Fanout = 11; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[3\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[3] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.200 ns) 1.759 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LAB_X4_Y7 1 " "Info: 2: + IC(1.559 ns) + CELL(0.200 ns) = 1.759 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.759 ns" { Tempreature:Temp_Inst|temp_twice[3] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.200 ns) 3.018 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LAB_X4_Y7 25 " "Info: 3: + IC(1.059 ns) + CELL(0.200 ns) = 3.018 ns; Loc. = LAB_X4_Y7; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 4.769 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LAB_X4_Y7 1 " "Info: 4: + IC(0.773 ns) + CELL(0.978 ns) = 4.769 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.584 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LAB_X4_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 5.584 ns; Loc. = LAB_X4_Y7; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 7.335 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LAB_X4_Y7 2 " "Info: 6: + IC(0.773 ns) + CELL(0.978 ns) = 7.335 ns; Loc. = LAB_X4_Y7; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.458 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LAB_X4_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.458 ns; Loc. = LAB_X4_Y7; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.581 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LAB_X4_Y7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 7.581 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.396 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LAB_X4_Y7 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 8.396 ns; Loc. = LAB_X4_Y7; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.511 ns) 10.727 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~13 10 COMB LAB_X5_Y5 3 " "Info: 10: + IC(1.820 ns) + CELL(0.511 ns) = 10.727 ns; Loc. = LAB_X5_Y5; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~13'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[20]~13 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 12.878 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 11 COMB LAB_X4_Y5 2 " "Info: 11: + IC(1.173 ns) + CELL(0.978 ns) = 12.878 ns; Loc. = LAB_X4_Y5; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[20]~13 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.001 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 12 COMB LAB_X4_Y5 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 13.001 ns; Loc. = LAB_X4_Y5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.816 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 13 COMB LAB_X4_Y5 8 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 13.816 ns; Loc. = LAB_X4_Y5; Fanout = 8; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.200 ns) 15.398 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~4 14 COMB LAB_X5_Y5 4 " "Info: 14: + IC(1.382 ns) + CELL(0.200 ns) = 15.398 ns; Loc. = LAB_X5_Y5; Fanout = 4; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.582 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.978 ns) 18.268 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 15 COMB LAB_X5_Y6 1 " "Info: 15: + IC(1.892 ns) + CELL(0.978 ns) = 18.268 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 18.667 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 16 COMB LAB_X5_Y6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.399 ns) = 18.667 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 19.901 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 17 COMB LAB_X5_Y6 3 " "Info: 17: + IC(0.000 ns) + CELL(1.234 ns) = 19.901 ns; Loc. = LAB_X5_Y6; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.200 ns) 22.824 ns DigitalDisplay:Display_Inst\|Mux0~0 18 COMB LAB_X9_Y4 1 " "Info: 18: + IC(2.723 ns) + CELL(0.200 ns) = 22.824 ns; Loc. = LAB_X9_Y4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux0~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.923 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux0~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 24.007 ns DigitalDisplay:Display_Inst\|Mux0~1 19 COMB LAB_X9_Y4 7 " "Info: 19: + IC(0.672 ns) + CELL(0.511 ns) = 24.007 ns; Loc. = LAB_X9_Y4; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux0~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|Mux0~0 DigitalDisplay:Display_Inst|Mux0~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.200 ns) 26.924 ns DigitalDisplay:Display_Inst\|Mux5~0 20 COMB LAB_X6_Y6 1 " "Info: 20: + IC(2.717 ns) + CELL(0.200 ns) = 26.924 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux5~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { DigitalDisplay:Display_Inst|Mux0~1 DigitalDisplay:Display_Inst|Mux5~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 28.107 ns DigitalDisplay:Display_Inst\|Mux5~1 21 COMB LAB_X6_Y6 1 " "Info: 21: + IC(0.269 ns) + CELL(0.914 ns) = 28.107 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux5~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|Mux5~0 DigitalDisplay:Display_Inst|Mux5~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.417 ns) + CELL(2.322 ns) 32.846 ns deg_out\[6\] 22 PIN PIN_52 0 " "Info: 22: + IC(2.417 ns) + CELL(2.322 ns) = 32.846 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'deg_out\[6\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.739 ns" { DigitalDisplay:Display_Inst|Mux5~1 deg_out[6] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.617 ns ( 41.46 % ) " "Info: Total cell delay = 13.617 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.229 ns ( 58.54 % ) " "Info: Total interconnect delay = 19.229 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "32.846 ns" { Tempreature:Temp_Inst|temp_twice[3] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[20]~13 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux0~0 DigitalDisplay:Display_Inst|Mux0~1 DigitalDisplay:Display_Inst|Mux5~0 DigitalDisplay:Display_Inst|Mux5~1 deg_out[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "3 1988 " "Info: 3 (of 1988) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.fit.smsg " "Info: Generated suppressed messages file C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4509 " "Info: Peak virtual memory: 4509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 14:11:54 2025 " "Info: Processing ended: Wed Oct 08 14:11:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 14:11:54 2025 " "Info: Processing started: Wed Oct 08 14:11:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4365 " "Info: Peak virtual memory: 4365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 14:11:55 2025 " "Info: Processing ended: Wed Oct 08 14:11:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 14:11:55 2025 " "Info: Processing started: Wed Oct 08 14:11:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk100_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk100_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LedMatrix:LedMatrix_Inst\|clk_div " "Info: Detected ripple clock \"LedMatrix:LedMatrix_Inst\|clk_div\" as buffer" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LedMatrix:LedMatrix_Inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk1k_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk1k_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register manual_stage\[1\] register Beep:Beep_Inst\|cnt\[1\] 44.22 MHz 22.613 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.22 MHz between source register \"manual_stage\[1\]\" and destination register \"Beep:Beep_Inst\|cnt\[1\]\" (period= 22.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.582 ns + Longest register register " "Info: + Longest register to register delay is 17.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns manual_stage\[1\] 1 REG LC_X6_Y6_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N0; Fanout = 4; REG Node = 'manual_stage\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { manual_stage[1] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.511 ns) 1.479 ns stage\[1\]~1 2 COMB LC_X6_Y6_N5 27 " "Info: 2: + IC(0.968 ns) + CELL(0.511 ns) = 1.479 ns; Loc. = LC_X6_Y6_N5; Fanout = 27; COMB Node = 'stage\[1\]~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.479 ns" { manual_stage[1] stage[1]~1 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.200 ns) 2.927 ns Beep:Beep_Inst\|Mux5~4 3 COMB LC_X7_Y6_N2 6 " "Info: 3: + IC(1.248 ns) + CELL(0.200 ns) = 2.927 ns; Loc. = LC_X7_Y6_N2; Fanout = 6; COMB Node = 'Beep:Beep_Inst\|Mux5~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.448 ns" { stage[1]~1 Beep:Beep_Inst|Mux5~4 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.978 ns) 6.209 ns Beep:Beep_Inst\|Add0~32 4 COMB LC_X8_Y6_N1 2 " "Info: 4: + IC(2.304 ns) + CELL(0.978 ns) = 6.209 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~32'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.282 ns" { Beep:Beep_Inst|Mux5~4 Beep:Beep_Inst|Add0~32 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.332 ns Beep:Beep_Inst\|Add0~37 5 COMB LC_X8_Y6_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.332 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~37'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.455 ns Beep:Beep_Inst\|Add0~42 6 COMB LC_X8_Y6_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.455 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~42'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 6.716 ns Beep:Beep_Inst\|Add0~47 7 COMB LC_X8_Y6_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 6.716 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Add0~47'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 7.691 ns Beep:Beep_Inst\|Add0~50 8 COMB LC_X8_Y6_N5 7 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 7.691 ns; Loc. = LC_X8_Y6_N5; Fanout = 7; COMB Node = 'Beep:Beep_Inst\|Add0~50'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.511 ns) 9.000 ns Beep:Beep_Inst\|Equal1~11 9 COMB LC_X8_Y6_N8 1 " "Info: 9: + IC(0.798 ns) + CELL(0.511 ns) = 9.000 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~11'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.309 ns" { Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~11 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.393 ns) + CELL(0.914 ns) 12.307 ns Beep:Beep_Inst\|Equal1~15 10 COMB LC_X9_Y5_N6 1 " "Info: 10: + IC(2.393 ns) + CELL(0.914 ns) = 12.307 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~15'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.307 ns" { Beep:Beep_Inst|Equal1~11 Beep:Beep_Inst|Equal1~15 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 13.594 ns Beep:Beep_Inst\|Equal1~16 11 COMB LC_X9_Y5_N8 2 " "Info: 11: + IC(0.776 ns) + CELL(0.511 ns) = 13.594 ns; Loc. = LC_X9_Y5_N8; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Equal1~16'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Beep:Beep_Inst|Equal1~15 Beep:Beep_Inst|Equal1~16 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.099 ns Beep:Beep_Inst\|cnt\[31\]~64 12 COMB LC_X9_Y5_N9 32 " "Info: 12: + IC(0.305 ns) + CELL(0.200 ns) = 14.099 ns; Loc. = LC_X9_Y5_N9; Fanout = 32; COMB Node = 'Beep:Beep_Inst\|cnt\[31\]~64'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[31]~64 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(1.760 ns) 17.582 ns Beep:Beep_Inst\|cnt\[1\] 13 REG LC_X6_Y5_N5 4 " "Info: 13: + IC(1.723 ns) + CELL(1.760 ns) = 17.582 ns; Loc. = LC_X6_Y5_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.483 ns" { Beep:Beep_Inst|cnt[31]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.067 ns ( 40.19 % ) " "Info: Total cell delay = 7.067 ns ( 40.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.515 ns ( 59.81 % ) " "Info: Total interconnect delay = 10.515 ns ( 59.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.582 ns" { manual_stage[1] stage[1]~1 Beep:Beep_Inst|Mux5~4 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~11 Beep:Beep_Inst|Equal1~15 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[31]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.582 ns" { manual_stage[1] {} stage[1]~1 {} Beep:Beep_Inst|Mux5~4 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~47 {} Beep:Beep_Inst|Add0~50 {} Beep:Beep_Inst|Equal1~11 {} Beep:Beep_Inst|Equal1~15 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[31]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.968ns 1.248ns 2.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 2.393ns 0.776ns 0.305ns 1.723ns } { 0.000ns 0.511ns 0.200ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.914ns 0.511ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.322 ns - Smallest " "Info: - Smallest clock skew is -4.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:Beep_Inst\|cnt\[1\] 2 REG LC_X6_Y5_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.141 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk1k_r 2 REG LC_X12_Y3_N2 63 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 63; REG Node = 'Clk_Generater:clkgen_inst\|clk1k_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk1k_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns manual_stage\[1\] 3 REG LC_X6_Y6_N0 4 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X6_Y6_N0; Fanout = 4; REG Node = 'manual_stage\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { Clk_Generater:clkgen_inst|clk1k_r manual_stage[1] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r manual_stage[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} manual_stage[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r manual_stage[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} manual_stage[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 215 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.582 ns" { manual_stage[1] stage[1]~1 Beep:Beep_Inst|Mux5~4 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~11 Beep:Beep_Inst|Equal1~15 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[31]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.582 ns" { manual_stage[1] {} stage[1]~1 {} Beep:Beep_Inst|Mux5~4 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~47 {} Beep:Beep_Inst|Add0~50 {} Beep:Beep_Inst|Equal1~11 {} Beep:Beep_Inst|Equal1~15 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[31]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.968ns 1.248ns 2.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 2.393ns 0.776ns 0.305ns 1.723ns } { 0.000ns 0.511ns 0.200ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.914ns 0.511ns 0.200ns 1.760ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r manual_stage[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} manual_stage[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "auto_stage\[0\] LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\] clk 4.921 ns " "Info: Found hold time violation between source  pin or register \"auto_stage\[0\]\" and destination pin or register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\]\" for clock \"clk\" (Hold time is 4.921 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.051 ns + Largest " "Info: + Largest clock skew is 10.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.870 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X10_Y7_N9 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y7_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.317 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.918 ns) 13.870 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\] 4 REG LC_X8_Y10_N0 7 " "Info: 4: + IC(4.440 ns) + CELL(0.918 ns) = 13.870 ns; Loc. = LC_X8_Y10_N0; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.358 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.66 % ) " "Info: Total cell delay = 4.669 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.201 ns ( 66.34 % ) " "Info: Total interconnect delay = 9.201 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.870 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.870 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.440ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns auto_stage\[0\] 2 REG LC_X6_Y8_N0 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y8_N0; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.870 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.870 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.440ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.975 ns - Shortest register register " "Info: - Shortest register to register delay is 4.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns auto_stage\[0\] 1 REG LC_X6_Y8_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y8_N0; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.200 ns) 1.563 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1 2 COMB LC_X7_Y8_N4 4 " "Info: 2: + IC(1.363 ns) + CELL(0.200 ns) = 1.563 ns; Loc. = LC_X7_Y8_N4; Fanout = 4; COMB Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(0.804 ns) 4.975 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\] 3 REG LC_X8_Y10_N0 7 " "Info: 3: + IC(2.608 ns) + CELL(0.804 ns) = 4.975 ns; Loc. = LC_X8_Y10_N0; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[59\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.412 ns" { LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 20.18 % ) " "Info: Total cell delay = 1.004 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 79.82 % ) " "Info: Total interconnect delay = 3.971 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.975 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "4.975 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] {} } { 0.000ns 1.363ns 2.608ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.870 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.870 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.440ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.975 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "4.975 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[59] {} } { 0.000ns 1.363ns 2.608ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\] sda clk 3.276 ns register " "Info: tsu for register \"Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\]\" (data pin = \"sda\", clock pin = \"clk\") is 3.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.762 ns + Longest pin register " "Info: + Longest pin to register delay is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_50; Fanout = 1; PIN Node = 'sda'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sda~0 2 COMB IOC_X7_Y3_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y3_N1; Fanout = 1; COMB Node = 'sda~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { sda sda~0 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.234 ns) + CELL(0.511 ns) 4.877 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector3~4 3 COMB LC_X6_Y7_N7 8 " "Info: 3: + IC(3.234 ns) + CELL(0.511 ns) = 4.877 ns; Loc. = LC_X6_Y7_N7; Fanout = 8; COMB Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector3~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.745 ns" { sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(1.061 ns) 6.762 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\] 4 REG LC_X6_Y7_N3 2 " "Info: 4: + IC(0.824 ns) + CELL(1.061 ns) = 6.762 ns; Loc. = LC_X6_Y7_N3; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.885 ns" { Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.704 ns ( 39.99 % ) " "Info: Total cell delay = 2.704 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.058 ns ( 60.01 % ) " "Info: Total interconnect delay = 4.058 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.762 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.762 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] {} } { 0.000ns 0.000ns 3.234ns 0.824ns } { 0.000ns 1.132ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\] 2 REG LC_X6_Y7_N3 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y7_N3; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[6\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.762 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.762 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] {} } { 0.000ns 0.000ns 3.234ns 0.824ns } { 0.000ns 1.132ns 0.511ns 1.061ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk deg_out\[5\] Tempreature:Temp_Inst\|temp_twice\[0\] 37.929 ns register " "Info: tco from clock \"clk\" to destination pin \"deg_out\[5\]\" through register \"Tempreature:Temp_Inst\|temp_twice\[0\]\" is 37.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|temp_twice\[0\] 2 REG LC_X5_Y7_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y7_N6; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.734 ns + Longest register pin " "Info: + Longest register to pin delay is 33.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[0\] 1 REG LC_X5_Y7_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N6; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.914 ns) 2.259 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LC_X4_Y7_N0 1 " "Info: 2: + IC(1.345 ns) + CELL(0.914 ns) = 2.259 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.259 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.200 ns) 3.609 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LC_X4_Y7_N7 25 " "Info: 3: + IC(1.150 ns) + CELL(0.200 ns) = 3.609 ns; Loc. = LC_X4_Y7_N7; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.350 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.747 ns) 6.292 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LC_X4_Y7_N8 1 " "Info: 4: + IC(1.936 ns) + CELL(0.747 ns) = 6.292 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.107 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LC_X4_Y7_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 7.107 ns; Loc. = LC_X4_Y7_N9; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.747 ns) 8.973 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LC_X4_Y7_N1 2 " "Info: 6: + IC(1.119 ns) + CELL(0.747 ns) = 8.973 ns; Loc. = LC_X4_Y7_N1; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.866 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.096 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LC_X4_Y7_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 9.096 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.219 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LC_X4_Y7_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 9.219 ns; Loc. = LC_X4_Y7_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.034 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LC_X4_Y7_N4 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 10.034 ns; Loc. = LC_X4_Y7_N4; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.200 ns) 12.958 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~9 10 COMB LC_X5_Y5_N6 3 " "Info: 10: + IC(2.724 ns) + CELL(0.200 ns) = 12.958 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~9'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.924 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.978 ns) 15.050 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 11 COMB LC_X4_Y5_N8 1 " "Info: 11: + IC(1.114 ns) + CELL(0.978 ns) = 15.050 ns; Loc. = LC_X4_Y5_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.092 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 15.865 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 12 COMB LC_X4_Y5_N9 8 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 15.865 ns; Loc. = LC_X4_Y5_N9; Fanout = 8; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.511 ns) 17.699 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~4 13 COMB LC_X5_Y5_N7 4 " "Info: 13: + IC(1.323 ns) + CELL(0.511 ns) = 17.699 ns; Loc. = LC_X5_Y5_N7; Fanout = 4; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.834 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.978 ns) 20.526 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 14 COMB LC_X5_Y6_N3 1 " "Info: 14: + IC(1.849 ns) + CELL(0.978 ns) = 20.526 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.827 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 20.787 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 15 COMB LC_X5_Y6_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.261 ns) = 20.787 ns; Loc. = LC_X5_Y6_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 21.762 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 16 COMB LC_X5_Y6_N6 3 " "Info: 16: + IC(0.000 ns) + CELL(0.975 ns) = 21.762 ns; Loc. = LC_X5_Y6_N6; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 23.030 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2 17 COMB LC_X5_Y6_N9 1 " "Info: 17: + IC(0.757 ns) + CELL(0.511 ns) = 23.030 ns; Loc. = LC_X5_Y6_N9; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.268 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 23.950 ns DigitalDisplay:Display_Inst\|Mux1~4 18 COMB LC_X5_Y6_N7 1 " "Info: 18: + IC(0.720 ns) + CELL(0.200 ns) = 23.950 ns; Loc. = LC_X5_Y6_N7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~4 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 24.455 ns DigitalDisplay:Display_Inst\|Mux1~5 19 COMB LC_X5_Y6_N8 1 " "Info: 19: + IC(0.305 ns) + CELL(0.200 ns) = 24.455 ns; Loc. = LC_X5_Y6_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalDisplay:Display_Inst|Mux1~4 DigitalDisplay:Display_Inst|Mux1~5 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 25.369 ns DigitalDisplay:Display_Inst\|Mux1~6 20 COMB LC_X5_Y6_N0 7 " "Info: 20: + IC(0.714 ns) + CELL(0.200 ns) = 25.369 ns; Loc. = LC_X5_Y6_N0; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~6'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { DigitalDisplay:Display_Inst|Mux1~5 DigitalDisplay:Display_Inst|Mux1~6 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.511 ns) 28.973 ns DigitalDisplay:Display_Inst\|Mux6~0 21 COMB LC_X9_Y4_N4 1 " "Info: 21: + IC(3.093 ns) + CELL(0.511 ns) = 28.973 ns; Loc. = LC_X9_Y4_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux6~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.604 ns" { DigitalDisplay:Display_Inst|Mux1~6 DigitalDisplay:Display_Inst|Mux6~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 29.707 ns DigitalDisplay:Display_Inst\|Mux6~1 22 COMB LC_X9_Y4_N5 1 " "Info: 22: + IC(0.534 ns) + CELL(0.200 ns) = 29.707 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux6~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalDisplay:Display_Inst|Mux6~0 DigitalDisplay:Display_Inst|Mux6~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(2.322 ns) 33.734 ns deg_out\[5\] 23 PIN PIN_53 0 " "Info: 23: + IC(1.705 ns) + CELL(2.322 ns) = 33.734 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'deg_out\[5\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.027 ns" { DigitalDisplay:Display_Inst|Mux6~1 deg_out[5] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.346 ns ( 39.56 % ) " "Info: Total cell delay = 13.346 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.388 ns ( 60.44 % ) " "Info: Total interconnect delay = 20.388 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "33.734 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~4 DigitalDisplay:Display_Inst|Mux1~5 DigitalDisplay:Display_Inst|Mux1~6 DigitalDisplay:Display_Inst|Mux6~0 DigitalDisplay:Display_Inst|Mux6~1 deg_out[5] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "33.734 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 {} DigitalDisplay:Display_Inst|Mux1~4 {} DigitalDisplay:Display_Inst|Mux1~5 {} DigitalDisplay:Display_Inst|Mux1~6 {} DigitalDisplay:Display_Inst|Mux6~0 {} DigitalDisplay:Display_Inst|Mux6~1 {} deg_out[5] {} } { 0.000ns 1.345ns 1.150ns 1.936ns 0.000ns 1.119ns 0.000ns 0.000ns 0.000ns 2.724ns 1.114ns 0.000ns 1.323ns 1.849ns 0.000ns 0.000ns 0.757ns 0.720ns 0.305ns 0.714ns 3.093ns 0.534ns 1.705ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "33.734 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~4 DigitalDisplay:Display_Inst|Mux1~5 DigitalDisplay:Display_Inst|Mux1~6 DigitalDisplay:Display_Inst|Mux6~0 DigitalDisplay:Display_Inst|Mux6~1 deg_out[5] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "33.734 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[21]~9 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~4 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 {} DigitalDisplay:Display_Inst|Mux1~4 {} DigitalDisplay:Display_Inst|Mux1~5 {} DigitalDisplay:Display_Inst|Mux1~6 {} DigitalDisplay:Display_Inst|Mux6~0 {} DigitalDisplay:Display_Inst|Mux6~1 {} deg_out[5] {} } { 0.000ns 1.345ns 1.150ns 1.936ns 0.000ns 1.119ns 0.000ns 0.000ns 0.000ns 2.724ns 1.114ns 0.000ns 1.323ns 1.849ns 0.000ns 0.000ns 0.757ns 0.720ns 0.305ns 0.714ns 3.093ns 0.534ns 1.705ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] rst clk 6.659 ns register " "Info: th for register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]\" (data pin = \"rst\", clock pin = \"clk\") is 6.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.870 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 229 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X10_Y7_N9 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y7_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.317 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.918 ns) 13.870 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 4 REG LC_X8_Y9_N0 4 " "Info: 4: + IC(4.440 ns) + CELL(0.918 ns) = 13.870 ns; Loc. = LC_X8_Y9_N0; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.358 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.66 % ) " "Info: Total cell delay = 4.669 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.201 ns ( 66.34 % ) " "Info: Total interconnect delay = 9.201 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.870 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.870 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.440ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.432 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_134 292 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 292; PIN Node = 'rst'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.057 ns) + CELL(1.243 ns) 7.432 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 2 REG LC_X8_Y9_N0 4 " "Info: 2: + IC(5.057 ns) + CELL(1.243 ns) = 7.432 ns; Loc. = LC_X8_Y9_N0; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.300 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 31.96 % ) " "Info: Total cell delay = 2.375 ns ( 31.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.057 ns ( 68.04 % ) " "Info: Total interconnect delay = 5.057 ns ( 68.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.432 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.432 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 5.057ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.870 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.870 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.440ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.432 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.432 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 5.057ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 14:11:56 2025 " "Info: Processing ended: Wed Oct 08 14:11:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
