Simulator report for dice_simulator
Fri Jan 18 16:30:27 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------+
; Simulator Summary                             ;
+-----------------------------+-----------------+
; Type                        ; Value           ;
+-----------------------------+-----------------+
; Simulation Start Time       ; 0 ps            ;
; Simulation End Time         ; 100.0 ms        ;
; Simulation Netlist Size     ; 77 nodes        ;
; Simulation Coverage         ;      21.65 %    ;
; Total Number of Transitions ; 189             ;
; Simulation Breakpoints      ; 0               ;
; Family                      ; FLEX10K         ;
; Device                      ; EPF10K70RC240-4 ;
+-----------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Option                                                                                     ; Setting                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Simulation mode                                                                            ; Timing                      ; Timing        ;
; Start time                                                                                 ; 0 ns                        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                        ;               ;
; Vector input source                                                                        ; dice_simulator_waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                          ; On            ;
; Check outputs                                                                              ; Off                         ; Off           ;
; Report simulation coverage                                                                 ; On                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                         ; Off           ;
; Detect glitches                                                                            ; Off                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      21.65 % ;
; Total nodes checked                                 ; 77           ;
; Total output ports checked                          ; 97           ;
; Total output ports with complete 1/0-value coverage ; 21           ;
; Total output ports with no 1/0-value coverage       ; 76           ;
; Total output ports with no 1-value coverage         ; 76           ;
; Total output ports with no 0-value coverage         ; 76           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |dice_simulator|counter[2]                                                                                                                ; |dice_simulator|counter[2]                                                                                                                     ; data_out0        ;
; |dice_simulator|counter[1]                                                                                                                ; |dice_simulator|counter[1]                                                                                                                     ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~0                                                ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~0                                                     ; data_out0        ;
; |dice_simulator|counter[0]                                                                                                                ; |dice_simulator|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                                                       ; cout             ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|unreg_res_node[2]                    ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|unreg_res_node[2]                         ; data_out0        ;
; |dice_simulator|debounce:deb|flipflops[1]                                                                                                 ; |dice_simulator|debounce:deb|flipflops[1]                                                                                                      ; data_out0        ;
; |dice_simulator|debounce:deb|flipflops[0]                                                                                                 ; |dice_simulator|debounce:deb|flipflops[0]                                                                                                      ; data_out0        ;
; |dice_simulator|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                                       ; |dice_simulator|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                                            ; data_out0        ;
; |dice_simulator|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                                       ; |dice_simulator|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                                                       ; cout             ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~4                                              ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~4                                                   ; data_out0        ;
; |dice_simulator|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                                                          ; |dice_simulator|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                                                               ; data_out0        ;
; |dice_simulator|debounce:deb|counter_set                                                                                                  ; |dice_simulator|debounce:deb|counter_set                                                                                                       ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[1]                                                                                               ; |dice_simulator|debounce:deb|counter_out[1]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|counter_out[0]                                                                                               ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                                          ; cout             ;
; |dice_simulator|CLK                                                                                                                       ; |dice_simulator|CLK~corein                                                                                                                     ; dataout          ;
; |dice_simulator|Switch                                                                                                                    ; |dice_simulator|Switch~corein                                                                                                                  ; dataout          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |dice_simulator|prev_val[1]                                                                                                               ; |dice_simulator|prev_val[1]                                                                                                                    ; data_out0        ;
; |dice_simulator|prev_val[2]                                                                                                               ; |dice_simulator|prev_val[2]                                                                                                                    ; data_out0        ;
; |dice_simulator|prev_val[0]                                                                                                               ; |dice_simulator|prev_val[0]                                                                                                                    ; data_out0        ;
; |dice_simulator|Mux6~0                                                                                                                    ; |dice_simulator|Mux6~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux5~0                                                                                                                    ; |dice_simulator|Mux5~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux4~0                                                                                                                    ; |dice_simulator|Mux4~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux3~0                                                                                                                    ; |dice_simulator|Mux3~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux2~0                                                                                                                    ; |dice_simulator|Mux2~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux1~0                                                                                                                    ; |dice_simulator|Mux1~0                                                                                                                         ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |dice_simulator|debounce:deb|result                                                                                                       ; |dice_simulator|debounce:deb|result                                                                                                            ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|pp_carry_node[1]                                                                        ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|pp_carry_node[1]                                                                             ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~2                                                           ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~2                                                                ; data_out0        ;
; |dice_simulator|debounce:deb|result~1                                                                                                     ; |dice_simulator|debounce:deb|result~1                                                                                                          ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~1                                                            ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~1                                                                 ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~4                                               ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~4                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                                            ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                                                 ; data_out0        ;
; |dice_simulator|debounce:deb|counter_out[18]                                                                                              ; |dice_simulator|debounce:deb|counter_out[18]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[17]                                                                                              ; |dice_simulator|debounce:deb|counter_out[17]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[16]                                                                                              ; |dice_simulator|debounce:deb|counter_out[16]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[15]                                                                                              ; |dice_simulator|debounce:deb|counter_out[15]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[14]                                                                                              ; |dice_simulator|debounce:deb|counter_out[14]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[13]                                                                                              ; |dice_simulator|debounce:deb|counter_out[13]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[12]                                                                                              ; |dice_simulator|debounce:deb|counter_out[12]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[11]                                                                                              ; |dice_simulator|debounce:deb|counter_out[11]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[10]                                                                                              ; |dice_simulator|debounce:deb|counter_out[10]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[9]                                                                                               ; |dice_simulator|debounce:deb|counter_out[9]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[8]                                                                                               ; |dice_simulator|debounce:deb|counter_out[8]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[7]                                                                                               ; |dice_simulator|debounce:deb|counter_out[7]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[6]                                                                                               ; |dice_simulator|debounce:deb|counter_out[6]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[5]                                                                                               ; |dice_simulator|debounce:deb|counter_out[5]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[4]                                                                                               ; |dice_simulator|debounce:deb|counter_out[4]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[3]                                                                                               ; |dice_simulator|debounce:deb|counter_out[3]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[2]                                                                                               ; |dice_simulator|debounce:deb|counter_out[2]                                                                                                    ; data_out0        ;
; |dice_simulator|Dseg[0]                                                                                                                   ; |dice_simulator|Dseg[0]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[1]                                                                                                                   ; |dice_simulator|Dseg[1]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[2]                                                                                                                   ; |dice_simulator|Dseg[2]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[3]                                                                                                                   ; |dice_simulator|Dseg[3]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[4]                                                                                                                   ; |dice_simulator|Dseg[4]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[5]                                                                                                                   ; |dice_simulator|Dseg[5]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[6]                                                                                                                   ; |dice_simulator|Dseg[6]                                                                                                                        ; padio            ;
; |dice_simulator|Mux3~2                                                                                                                    ; |dice_simulator|Mux3~2                                                                                                                         ; data_out0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |dice_simulator|prev_val[1]                                                                                                               ; |dice_simulator|prev_val[1]                                                                                                                    ; data_out0        ;
; |dice_simulator|prev_val[2]                                                                                                               ; |dice_simulator|prev_val[2]                                                                                                                    ; data_out0        ;
; |dice_simulator|prev_val[0]                                                                                                               ; |dice_simulator|prev_val[0]                                                                                                                    ; data_out0        ;
; |dice_simulator|Mux6~0                                                                                                                    ; |dice_simulator|Mux6~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux5~0                                                                                                                    ; |dice_simulator|Mux5~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux4~0                                                                                                                    ; |dice_simulator|Mux4~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux3~0                                                                                                                    ; |dice_simulator|Mux3~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux2~0                                                                                                                    ; |dice_simulator|Mux2~0                                                                                                                         ; data_out0        ;
; |dice_simulator|Mux1~0                                                                                                                    ; |dice_simulator|Mux1~0                                                                                                                         ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |dice_simulator|debounce:deb|result                                                                                                       ; |dice_simulator|debounce:deb|result                                                                                                            ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|pp_carry_node[1]                                                                        ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|pp_carry_node[1]                                                                             ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~2                                                           ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~2                                                                ; data_out0        ;
; |dice_simulator|debounce:deb|result~1                                                                                                     ; |dice_simulator|debounce:deb|result~1                                                                                                          ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~1                                                            ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~1                                                                 ; data_out0        ;
; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~4                                               ; |dice_simulator|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~4                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                                            ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                                                 ; data_out0        ;
; |dice_simulator|debounce:deb|counter_out[18]                                                                                              ; |dice_simulator|debounce:deb|counter_out[18]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[17]                                                                                              ; |dice_simulator|debounce:deb|counter_out[17]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[16]                                                                                              ; |dice_simulator|debounce:deb|counter_out[16]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[15]                                                                                              ; |dice_simulator|debounce:deb|counter_out[15]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[14]                                                                                              ; |dice_simulator|debounce:deb|counter_out[14]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[13]                                                                                              ; |dice_simulator|debounce:deb|counter_out[13]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[12]                                                                                              ; |dice_simulator|debounce:deb|counter_out[12]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[11]                                                                                              ; |dice_simulator|debounce:deb|counter_out[11]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                              ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                         ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT                                         ; cout             ;
; |dice_simulator|debounce:deb|counter_out[10]                                                                                              ; |dice_simulator|debounce:deb|counter_out[10]                                                                                                   ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[9]                                                                                               ; |dice_simulator|debounce:deb|counter_out[9]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[8]                                                                                               ; |dice_simulator|debounce:deb|counter_out[8]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[7]                                                                                               ; |dice_simulator|debounce:deb|counter_out[7]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[6]                                                                                               ; |dice_simulator|debounce:deb|counter_out[6]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[5]                                                                                               ; |dice_simulator|debounce:deb|counter_out[5]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[4]                                                                                               ; |dice_simulator|debounce:deb|counter_out[4]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                               ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[3]                                                                                               ; |dice_simulator|debounce:deb|counter_out[3]                                                                                                    ; data_out0        ;
; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                          ; |dice_simulator|debounce:deb|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT                                          ; cout             ;
; |dice_simulator|debounce:deb|counter_out[2]                                                                                               ; |dice_simulator|debounce:deb|counter_out[2]                                                                                                    ; data_out0        ;
; |dice_simulator|Dseg[0]                                                                                                                   ; |dice_simulator|Dseg[0]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[1]                                                                                                                   ; |dice_simulator|Dseg[1]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[2]                                                                                                                   ; |dice_simulator|Dseg[2]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[3]                                                                                                                   ; |dice_simulator|Dseg[3]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[4]                                                                                                                   ; |dice_simulator|Dseg[4]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[5]                                                                                                                   ; |dice_simulator|Dseg[5]                                                                                                                        ; padio            ;
; |dice_simulator|Dseg[6]                                                                                                                   ; |dice_simulator|Dseg[6]                                                                                                                        ; padio            ;
; |dice_simulator|Mux3~2                                                                                                                    ; |dice_simulator|Mux3~2                                                                                                                         ; data_out0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 18 16:30:27 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off dice_simulator -c dice_simulator
Info: Using vector source file "C:/Users/Student/Downloads/dice_simulator-master/dice_simulator_waveform.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "Switch2" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DSeg2[0]" in design.
Info: Inverted registers were found during simulation
    Info: Register: |dice_simulator|prev_val[1]
    Info: Register: |dice_simulator|prev_val[2]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      21.65 %
Info: Number of transitions in simulation is 189
Info: Quartus II Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Jan 18 16:30:27 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


