{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681984579642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681984579648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 17:56:19 2023 " "Processing started: Thu Apr 20 17:56:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681984579648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984579648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Pic -c VGA_Pic " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Pic -c VGA_Pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984579648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681984580048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681984580048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_pic/src/vga_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /code-file/fpga/vga_pic/src/vga_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984595836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_pic/src/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/src/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pic " "Found entity 1: VGA_Pic" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984595840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984595840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_pic/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll/pll.v" "" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984595843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984595843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_pic/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984595845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984595845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 vga_ctrl.v(57) " "Verilog HDL Implicit Net warning at vga_ctrl.v(57): created implicit net for \"c0\"" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984595845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 vga_ctrl.v(58) " "Verilog HDL Implicit Net warning at vga_ctrl.v(58): created implicit net for \"c1\"" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984595846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Pic " "Elaborating entity \"VGA_Pic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681984595985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(148) " "Verilog HDL assignment warning at vga_ctrl.v(148): truncated value with size 32 to match size of target (11)" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681984595993 "|VGA_Pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(160) " "Verilog HDL assignment warning at vga_ctrl.v(160): truncated value with size 32 to match size of target (11)" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681984595993 "|VGA_Pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ctrl.v(198) " "Verilog HDL assignment warning at vga_ctrl.v(198): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681984595994 "|VGA_Pic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/vga_ctrl.v" "pll_inst" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../pll/pll.v" "altpll_component" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../pll/pll.v" "" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596139 ""}  } { { "../pll/pll.v" "" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681984596139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984596214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984596214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../src/vga_ctrl.v" "rom_inst" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rom/rom.v" "altsyncram_component" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../CrazyBird.hex " "Parameter \"init_file\" = \"../CrazyBird.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 26435 " "Parameter \"numwords_a\" = \"26435\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681984596323 ""}  } { { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681984596323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mja1 " "Found entity 1: altsyncram_mja1" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984596395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984596395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mja1 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated " "Elaborating entity \"altsyncram_mja1\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984596460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984596460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_mja1.tdf" "rden_decode" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/mux_kob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681984596523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984596523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_mja1.tdf" "mux2" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984596523 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a24 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a25 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a26 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a27 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a28 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a29 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a30 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a31 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a32 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a33 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a34 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a35 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a36 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a37 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a38 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a39 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a40 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a41 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a42 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a43 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a44 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a45 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a46 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a47 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a48 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a49 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a50 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a51 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a52 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a53 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a54 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a55 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a56 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a57 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a58 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a59 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a60 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a61 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a62 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a63 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a64 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a65 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a66 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a67 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a68 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a69 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a70 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a71 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a72 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a73 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a74 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a75 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a76 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a77 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a78 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a79 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a80 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a81 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a82 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a83 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a84 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a85 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a86 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a87 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a88 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a89 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a90 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a91 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a92 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a93 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a94 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a95 " "Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681984596619 "|VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681984596619 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681984596619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681984597045 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 8 -1 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681984597054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681984597054 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_clk~reg0 vga_clk~reg0_emulated vga_clk~1 " "Register \"vga_clk~reg0\" is converted into an equivalent circuit using register \"vga_clk~reg0_emulated\" and latch \"vga_clk~1\"" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1681984597055 "|VGA_Pic|vga_clk~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1681984597055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681984597097 "|VGA_Pic|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681984597097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681984597173 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_mja1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mja1.tdf" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/rom.v" "" { Text "D:/code-file/FPGA/vga_pic/rom/rom.v" 81 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 213 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984597615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681984597818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681984597818 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../pll/pll.v" "" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 107 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 59 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1681984597910 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../pll/pll.v" "" { Text "D:/code-file/FPGA/vga_pic/pll/pll.v" 107 0 0 } } { "../src/vga_ctrl.v" "" { Text "D:/code-file/FPGA/vga_pic/src/vga_ctrl.v" 59 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1681984597910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681984597934 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681984597934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681984597934 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681984597934 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681984597934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681984597934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681984597960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 17:56:37 2023 " "Processing ended: Thu Apr 20 17:56:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681984597960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681984597960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681984597960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681984597960 ""}
