/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32K566_K566_LPE_GPR0.h
 * @version 2.2
 * @date 2025-10-16
 * @brief Peripheral Access Layer for S32K566_K566_LPE_GPR0
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32K566_K566_LPE_GPR0_H_)  /* Check if memory map has not been already included */
#define S32K566_K566_LPE_GPR0_H_

#include "S32K566_COMMON.h"

/* ----------------------------------------------------------------------------
   -- K566_LPE_GPR0 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_LPE_GPR0_Peripheral_Access_Layer K566_LPE_GPR0 Peripheral Access Layer
 * @{
 */

/** K566_LPE_GPR0 - Register Layout Typedef */
typedef struct K566_LPE_GPR0_Struct {
  __IO uint32_t GPR_RWP_0;                         /**< Read Write POR 0, offset: 0x0 */
  __IO uint32_t GPR_RWP_1;                         /**< Read Write POR 1, offset: 0x4 */
  uint8_t RESERVED_0[8];
  __IO uint32_t GPR_RWP_4;                         /**< Read Write POR 4, offset: 0x10 */
  uint8_t RESERVED_1[2028];
  __IO uint32_t GPR_W1CP_0;                        /**< Write 1 to Clear POR 0, offset: 0x800 */
  __IO uint32_t GPR_W1CP_1;                        /**< Write 1 to Clear POR 1, offset: 0x804 */
  __IO uint32_t GPR_W1CP_2;                        /**< Write 1 to Clear POR 2, offset: 0x808 */
  __IO uint32_t GPR_W1CP_3;                        /**< Write 1 to Clear POR 3, offset: 0x80C */
  uint8_t RESERVED_2[2032];
  __IO uint32_t GPR_RWD_0;                         /**< Read Write DEST 0, offset: 0x1000 */
  __IO uint32_t GPR_RWD_1;                         /**< Read Write DEST 1, offset: 0x1004 */
  uint8_t RESERVED_3[2040];
  __I  uint32_t GPR_ROD_0;                         /**< Read Only DEST 0, offset: 0x1800 */
  __IO uint32_t GPR_ROD_1;                         /**< Read Only DEST 1, offset: 0x1804 */
  __IO uint32_t GPR_ROD_2;                         /**< Read Only DEST 2, offset: 0x1808 */
  uint8_t RESERVED_4[2036];
  __IO uint32_t GPR_RWF_0;                         /**< Read Write FUNC 0, offset: 0x2000 */
  __IO uint32_t GPR_RWF_1;                         /**< Read Write FUNC 1, offset: 0x2004 */
  uint8_t RESERVED_5[2040];
  __I  uint32_t GPR_ROF_0;                         /**< Read Only FUNC 0, offset: 0x2800 */
  __I  uint32_t GPR_ROF_1;                         /**< Read Only FUNC 1, offset: 0x2804 */
  __I  uint32_t GPR_ROF_2;                         /**< Read Only FUNC 2, offset: 0x2808 */
} K566_LPE_GPR0_Type, *K566_LPE_GPR0_MemMapPtr;

/** Number of instances of the K566_LPE_GPR0 module. */
#define K566_LPE_GPR0_INSTANCE_COUNT             (1u)

/* K566_LPE_GPR0 - Peripheral instance base addresses */
/** Peripheral LPE_GPR_0 base address */
#define IP_LPE_GPR_0_BASE                        (0x42040000u)
/** Peripheral LPE_GPR_0 base pointer */
#define IP_LPE_GPR_0                             ((K566_LPE_GPR0_Type *)IP_LPE_GPR_0_BASE)
/** Array initializer of K566_LPE_GPR0 peripheral base addresses */
#define IP_K566_LPE_GPR0_BASE_ADDRS              { IP_LPE_GPR_0_BASE }
/** Array initializer of K566_LPE_GPR0 peripheral base pointers */
#define IP_K566_LPE_GPR0_BASE_PTRS               { IP_LPE_GPR_0 }

/* ----------------------------------------------------------------------------
   -- K566_LPE_GPR0 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_LPE_GPR0_Register_Masks K566_LPE_GPR0 Register Masks
 * @{
 */

/*! @name GPR_RWP_0 - Read Write POR 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWP_0_GATING_SIG_MASK  (0x1U)
#define K566_LPE_GPR0_GPR_RWP_0_GATING_SIG_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWP_0_GATING_SIG_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_0_GATING_SIG(x)    (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_0_GATING_SIG_SHIFT)) & K566_LPE_GPR0_GPR_RWP_0_GATING_SIG_MASK)

#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0_MASK    (0x40000000U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0_SHIFT   (30U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0_WIDTH   (1U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0_SHIFT)) & K566_LPE_GPR0_GPR_RWP_0_LOCK_EN0_MASK)

#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1_MASK    (0x80000000U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1_SHIFT   (31U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1_WIDTH   (1U)
#define K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1_SHIFT)) & K566_LPE_GPR0_GPR_RWP_0_LOCK_EN1_MASK)
/*! @} */

/*! @name GPR_RWP_1 - Read Write POR 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN_MASK (0xFFFFFFFFU)
#define K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN_WIDTH (32U)
#define K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN_SHIFT)) & K566_LPE_GPR0_GPR_RWP_1_DEST_ESC_TRIGGER_EN_MASK)
/*! @} */

/*! @name GPR_RWP_4 - Read Write POR 4 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE_MASK (0x1U)
#define K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_STDBY_GPR_DISABLE_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT_MASK (0x6U)
#define K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT_SHIFT (1U)
#define K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT_WIDTH (2U)
#define K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_POR_WDOG_TIMEOUT_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG_MASK (0x8U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG_SHIFT (3U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_CLKOUT_CONFIG_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE_MASK (0x80U)
#define K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE_SHIFT (7U)
#define K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_LPE_GPR_DISABLE_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_PKG_ID_MASK      (0x200U)
#define K566_LPE_GPR0_GPR_RWP_4_PKG_ID_SHIFT     (9U)
#define K566_LPE_GPR0_GPR_RWP_4_PKG_ID_WIDTH     (1U)
#define K566_LPE_GPR0_GPR_RWP_4_PKG_ID(x)        (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_PKG_ID_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_PKG_ID_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE_MASK (0x400U)
#define K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE_SHIFT (10U)
#define K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE(x)   (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_PUE_EXTWAKE_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE_MASK (0x800U)
#define K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE_SHIFT (11U)
#define K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE(x)   (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_PUS_EXTWAKE_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN_SHIFT (12U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_CLK_EN_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL_MASK (0x1FE000U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL_SHIFT (13U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL_WIDTH (8U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_DIV_VAL_MASK)

#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL_MASK (0x7E00000U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL_SHIFT (21U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL_WIDTH (6U)
#define K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL_SHIFT)) & K566_LPE_GPR0_GPR_RWP_4_CLKOUT_STANDBY_MUX_SEL_MASK)
/*! @} */

/*! @name GPR_W1CP_0 - Write 1 to Clear POR 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT0_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT1_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT2_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT3_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT4_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT5_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT6_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT7_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT8_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT9_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT10_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT11_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT12_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT13_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT14_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT15_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT16_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT17_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT18_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT19_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT20_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT21_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT22_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT23_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT24_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT25_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT26_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT27_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT28_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT29_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT30_MASK)

#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_0_POR_WDOG_STAT31_MASK)
/*! @} */

/*! @name GPR_W1CP_1 - Write 1 to Clear POR 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT0_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT1_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT2_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT3_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT4_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT5_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT6_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT7_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT8_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT9_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT10_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT11_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT12_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT13_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT14_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT15_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT16_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT17_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT18_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT19_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT20_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT21_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT22_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT23_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT24_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT25_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT26_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT27_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT28_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT29_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT30_MASK)

#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_1_POR_WDOG_STAT31_MASK)
/*! @} */

/*! @name GPR_W1CP_2 - Write 1 to Clear POR 2 */
/*! @{ */

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT0_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT1_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT2_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT3_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT4_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT5_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT6_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT7_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT8_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT9_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT10_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT11_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT12_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT13_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT14_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT15_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT16_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT17_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT18_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT19_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT20_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT21_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT22_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT23_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT24_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT25_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT26_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT27_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT28_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT29_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT30_MASK)

#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_2_POR_WDOG_STAT31_MASK)
/*! @} */

/*! @name GPR_W1CP_3 - Write 1 to Clear POR 3 */
/*! @{ */

#define K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT_MASK (0x1U)
#define K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT_SHIFT (0U)
#define K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_3_POR_WDOG_RST_EVENT_MASK)

#define K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT_MASK (0x2U)
#define K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT_SHIFT (1U)
#define K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT_WIDTH (1U)
#define K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT_SHIFT)) & K566_LPE_GPR0_GPR_W1CP_3_DBG_ERR_EVENT_MASK)
/*! @} */

/*! @name GPR_RWD_0 - Read Write DEST 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_MASK (0x1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2_MASK (0x2U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2_SHIFT (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_EXIT_PROC2_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0_MASK (0x8U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0_SHIFT (3U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE0_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1_MASK (0x10U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1_SHIFT (4U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE1_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2_MASK (0x20U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2_SHIFT (5U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE2_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3_MASK (0x40U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3_SHIFT (6U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE3_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4_MASK (0x80U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4_SHIFT (7U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE4_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5_MASK (0x100U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5_SHIFT (8U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE5_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6_MASK (0x200U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6_SHIFT (9U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE6_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7_MASK (0x400U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7_SHIFT (10U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_FUNC_RST_ENTRY_PROC_DONE7_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1_MASK (0x800U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1_SHIFT (11U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL1_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2_SHIFT (12U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL2_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3_SHIFT (13U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL3_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4_SHIFT (14U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL4_MASK)

#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5_SHIFT (15U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5_SHIFT)) & K566_LPE_GPR0_GPR_RWD_0_CORE_FCLK_CTRL5_MASK)
/*! @} */

/*! @name GPR_RWD_1 - Read Write DEST 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN_MASK (0x1U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN_SHIFT)) & K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_CLK_EN_MASK)

#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL_MASK (0x1FEU)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL_SHIFT (1U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL_WIDTH (8U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL_SHIFT)) & K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_DIV_VAL_MASK)

#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL_MASK (0x7E00U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL_SHIFT (9U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL_WIDTH (6U)
#define K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL_SHIFT)) & K566_LPE_GPR0_GPR_RWD_1_CLKOUT_LPE_MUX_SEL_MASK)
/*! @} */

/*! @name GPR_ROD_0 - Read Only DEST 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE14_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE15_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE16_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE17_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE18_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE19_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE20_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE21_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE22_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE23_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE24_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE25_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE26_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE27_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE28_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE29_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE30_MASK)

#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31_SHIFT)) & K566_LPE_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE31_MASK)
/*! @} */

/*! @name GPR_ROD_1 - Read Only DEST 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE0_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE1_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE2_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE3_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE4_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE5_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE6_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE7_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE8_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE9_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE10_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE11_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE12_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE13_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE14_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_ACTIVE15_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE16_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE17_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE18_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE19_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE20_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE21_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE22_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE23_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE24_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE25_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE26_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE27_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE28_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE29_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE30_MASK)

#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31_SHIFT)) & K566_LPE_GPR0_GPR_ROD_1_CURRENT_INJ_COMPLETE31_MASK)
/*! @} */

/*! @name GPR_ROD_2 - Read Only DEST 2 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_MASK (0x1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_MASK (0x4U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_SHIFT (2U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_MASK (0x8U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_SHIFT (3U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_MASK (0x10U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_SHIFT (4U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_MASK (0x20U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_SHIFT (5U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_MASK (0x40U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_SHIFT (6U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_MASK (0x80U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_SHIFT (7U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_MASK (0x100U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_SHIFT (8U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_MASK (0x200U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_SHIFT (9U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_MASK (0x400U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_SHIFT (10U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_MASK (0x800U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_SHIFT (11U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_MASK (0x1000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_SHIFT (12U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_MASK (0x2000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_SHIFT (13U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14_MASK (0x4000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14_SHIFT (14U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE14_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15_MASK (0x8000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15_SHIFT (15U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE15_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16_MASK (0x10000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16_SHIFT (16U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE16_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17_SHIFT (17U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE17_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18_MASK (0x40000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18_SHIFT (18U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE18_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19_MASK (0x80000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19_SHIFT (19U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE19_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20_MASK (0x100000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20_SHIFT (20U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE20_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21_MASK (0x200000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21_SHIFT (21U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE21_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22_MASK (0x400000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22_SHIFT (22U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE22_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23_SHIFT (23U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE23_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24_SHIFT (24U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE24_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25_SHIFT (25U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE25_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26_SHIFT (26U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE26_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27_SHIFT (27U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE27_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28_SHIFT (28U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE28_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29_MASK (0x20000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29_SHIFT (29U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE29_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30_MASK (0x40000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30_SHIFT (30U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE30_MASK)

#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31_MASK (0x80000000U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31_SHIFT (31U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31_SHIFT)) & K566_LPE_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE31_MASK)
/*! @} */

/*! @name GPR_RWF_0 - Read Write FUNC 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY_MASK (0x1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY_SHIFT (0U)
#define K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXT_WAKE_POLARITY_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1_MASK (0x2U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1_SHIFT (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_1_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1_MASK (0x4U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1_SHIFT (2U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_1_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2_MASK (0x8U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2_SHIFT (3U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_OVERRIDE_2_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2_MASK (0x10U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2_SHIFT (4U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_SW_STATE_2_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE_MASK (0x20U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE_SHIFT (5U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE(x)  (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_EXTWAKE_MODE_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL_MASK (0xC0U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL_SHIFT (6U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL_WIDTH (2U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_LPE_LCU_MUX_SEL_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0_MASK (0x300U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0_SHIFT (8U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0_WIDTH (2U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL0_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1_MASK (0x1800U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1_SHIFT (11U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1_WIDTH (2U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL1_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2_MASK (0x6000U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2_SHIFT (13U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2_WIDTH (2U)
#define K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_LPE_LPCMP_MUX_SEL2_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0_MASK    (0x18000U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0_SHIFT   (15U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0_WIDTH   (2U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_MUX_SEL0_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1_MASK    (0x60000U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1_SHIFT   (17U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1_WIDTH   (2U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_MUX_SEL1_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2_MASK    (0x180000U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2_SHIFT   (19U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2_WIDTH   (2U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_MUX_SEL2_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3_MASK    (0x600000U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3_SHIFT   (21U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3_WIDTH   (2U)
#define K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_MUX_SEL3_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0_MASK (0x800000U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0_SHIFT (23U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL0_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1_MASK (0x1000000U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1_SHIFT (24U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL1_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2_MASK (0x2000000U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2_SHIFT (25U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL2_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3_MASK (0x4000000U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3_SHIFT (26U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL3_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4_MASK (0x8000000U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4_SHIFT (27U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_CORE_CLK_CTRL4_MASK)

#define K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN_MASK (0x10000000U)
#define K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN_SHIFT (28U)
#define K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN_SHIFT)) & K566_LPE_GPR0_GPR_RWF_0_SW_POR_RST_EN_MASK)
/*! @} */

/*! @name GPR_RWF_1 - Read Write FUNC 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH_MASK (0x20000U)
#define K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH_SHIFT (17U)
#define K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH_WIDTH (1U)
#define K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH(x)  (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH_SHIFT)) & K566_LPE_GPR0_GPR_RWF_1_SKIP_FW_AUTH_MASK)

#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0_MASK    (0x40000000U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0_SHIFT   (30U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0_WIDTH   (1U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0_SHIFT)) & K566_LPE_GPR0_GPR_RWF_1_LOCK_EN0_MASK)

#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1_MASK    (0x80000000U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1_SHIFT   (31U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1_WIDTH   (1U)
#define K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1(x)      (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1_SHIFT)) & K566_LPE_GPR0_GPR_RWF_1_LOCK_EN1_MASK)
/*! @} */

/*! @name GPR_ROF_0 - Read Only FUNC 0 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN_MASK  (0x1U)
#define K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN_WIDTH (1U)
#define K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN(x)    (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN_SHIFT)) & K566_LPE_GPR0_GPR_ROF_0_POR_WDG_EN_MASK)
/*! @} */

/*! @name GPR_ROF_1 - Read Only FUNC 1 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST_MASK (0x7FFFFFFU)
#define K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST_WIDTH (27U)
#define K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST_SHIFT)) & K566_LPE_GPR0_GPR_ROF_1_DEVICE_CONFIG_RESULT_LAST_MASK)
/*! @} */

/*! @name GPR_ROF_2 - Read Only FUNC 2 */
/*! @{ */

#define K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV_MASK (0x7FFFFFFU)
#define K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV_SHIFT (0U)
#define K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV_WIDTH (27U)
#define K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV_SHIFT)) & K566_LPE_GPR0_GPR_ROF_2_DEVICE_CONFIG_RESULT_PREV_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group K566_LPE_GPR0_Register_Masks */

/*!
 * @}
 */ /* end of group K566_LPE_GPR0_Peripheral_Access_Layer */

#endif  /* #if !defined(S32K566_K566_LPE_GPR0_H_) */
