digraph "CFG for '_Z9VectorAddPiS_S_i' function" {
	label="CFG for '_Z9VectorAddPiS_S_i' function";

	Node0x5c19e10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = icmp slt i32 %5, %3\l  br i1 %6, label %7, label %15\l|{<s0>T|<s1>F}}"];
	Node0x5c19e10:s0 -> Node0x5c1ac50;
	Node0x5c19e10:s1 -> Node0x5c1ace0;
	Node0x5c1ac50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%7:\l7:                                                \l  %8 = zext i32 %5 to i64\l  %9 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %8\l  %10 = load i32, i32 addrspace(1)* %9, align 4, !tbaa !5, !amdgpu.noclobber !9\l  %11 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %8\l  %12 = load i32, i32 addrspace(1)* %11, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %13 = add nsw i32 %12, %10\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %8\l  store i32 %13, i32 addrspace(1)* %14, align 4, !tbaa !5\l  br label %15\l}"];
	Node0x5c1ac50 -> Node0x5c1ace0;
	Node0x5c1ace0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  ret void\l}"];
}
