INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:08:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 buffer23/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer23/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.601ns (22.178%)  route 5.618ns (77.822%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1042, unset)         0.508     0.508    buffer23/control/clk
                         FDRE                                         r  buffer23/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer23/control/outputValid_reg/Q
                         net (fo=42, unplaced)        0.466     1.200    buffer23/control/outputValid_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.119     1.319 f  buffer23/control/dataReg[0]_i_2__0/O
                         net (fo=7, unplaced)         0.279     1.598    buffer23/control/transmitValue_reg_17
                         LUT4 (Prop_lut4_I0_O)        0.043     1.641 r  buffer23/control/i__i_9/O
                         net (fo=10, unplaced)        0.287     1.928    control_merge0/tehb/control/transmitValue_reg_6
                         LUT5 (Prop_lut5_I3_O)        0.043     1.971 f  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=69, unplaced)        0.467     2.438    control_merge0/tehb/control/transmitValue_reg
                         LUT5 (Prop_lut5_I1_O)        0.043     2.481 f  control_merge0/tehb/control/Memory[0][11]_i_1/O
                         net (fo=4, unplaced)         0.268     2.749    buffer5/fifo/D[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.792 f  buffer5/fifo/i__i_88/O
                         net (fo=1, unplaced)         0.244     3.036    cmpi0/buffer5_outs[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.079 r  cmpi0/i__i_64/O
                         net (fo=1, unplaced)         0.459     3.538    cmpi0/i__i_64_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.783 r  cmpi0/i__i_43/CO[3]
                         net (fo=1, unplaced)         0.000     3.783    cmpi0/i__i_43_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.833 r  cmpi0/i__i_31/CO[3]
                         net (fo=1, unplaced)         0.000     3.833    cmpi0/i__i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.883 r  cmpi0/i__i_21/CO[3]
                         net (fo=19, unplaced)        0.647     4.530    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.573 r  buffer10/fifo/i__i_11/O
                         net (fo=9, unplaced)         0.285     4.858    control_merge2/tehb/control/Memory_reg[0][0]_1
                         LUT6 (Prop_lut6_I2_O)        0.043     4.901 f  control_merge2/tehb/control/i___10_i_3/O
                         net (fo=32, unplaced)        0.315     5.216    control_merge2/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I2_O)        0.043     5.259 r  control_merge2/tehb/control/dataReg[31]_i_5__2/O
                         net (fo=70, unplaced)        0.335     5.594    control_merge2/tehb/control/mux6/p_2_in
                         LUT6 (Prop_lut6_I2_O)        0.043     5.637 r  control_merge2/tehb/control/Memory[0][3]_i_1__0/O
                         net (fo=4, unplaced)         0.268     5.905    buffer24/fifo/D[3]
                         LUT3 (Prop_lut3_I1_O)        0.043     5.948 r  buffer24/fifo/outs[0]_i_65/O
                         net (fo=1, unplaced)         0.244     6.192    cmpi1/buffer24_outs[1]
                         LUT6 (Prop_lut6_I5_O)        0.043     6.235 r  cmpi1/outs[0]_i_49/O
                         net (fo=1, unplaced)         0.459     6.694    cmpi1/outs[0]_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.939 r  cmpi1/outs_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     6.946    cmpi1/outs_reg[0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.996 r  cmpi1/outs_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.996    cmpi1/outs_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.046 r  cmpi1/outs_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.046    cmpi1/outs_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.096 r  cmpi1/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     7.684    buffer24/fifo/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     7.727 r  buffer24/fifo/outs[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000     7.727    buffer23/outs_reg[0]_7
                         FDRE                                         r  buffer23/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1042, unset)         0.483     8.683    buffer23/clk
                         FDRE                                         r  buffer23/outs_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_D)        0.041     8.688    buffer23/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  0.961    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.137 ; gain = 102.812 ; free physical = 41706 ; free virtual = 218239
