
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004172    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150204    0.000097    6.510097 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012739    0.153199    0.267363    6.777460 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.153210    0.001299    6.778759 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.241214    0.480752    7.259511 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.242235    0.011367    7.270878 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              7.270878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.373592    7.025394   library hold time
                                              7.025394   data required time
---------------------------------------------------------------------------------------------
                                              7.025394   data required time
                                             -7.270878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245485   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 ^ input external delay
     1    0.004301    0.150000    0.000000    6.510000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150213    0.000101    6.510101 ^ input49/A (sky130_fd_sc_hd__buf_1)
     2    0.013058    0.256906    0.301448    6.811549 ^ input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.256908    0.001119    6.812668 ^ _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003468    0.096133    0.362478    7.175146 ^ _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.096133    0.000242    7.175387 ^ _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.175387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.013765    6.146042 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.260644    6.406686 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001416    6.408102 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.508102   clock uncertainty
                                  0.000000    6.508102   clock reconvergence pessimism
                                 -0.084452    6.423649   library hold time
                                              6.423649   data required time
---------------------------------------------------------------------------------------------
                                              6.423649   data required time
                                             -7.175387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751738   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003852    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090169    0.000080    6.300080 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003372    0.100047    1.004975    7.305055 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.100047    0.000196    7.305251 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.020866    0.340722    0.350675    7.655927 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.340755    0.002614    7.658541 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.291540    0.349414    8.007955 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.291945    0.007677    8.015632 v SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              8.015632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312125    6.963927   library hold time
                                              6.963927   data required time
---------------------------------------------------------------------------------------------
                                              6.963927   data required time
                                             -8.015632   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051705   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.364457    0.032342    8.538251 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              8.538251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.543236    7.195038   library hold time
                                              7.195038   data required time
---------------------------------------------------------------------------------------------
                                              7.195038   data required time
                                             -8.538251   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343214   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.366342    0.037655    8.543565 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              8.543565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542953    7.194755   library hold time
                                              7.194755   data required time
---------------------------------------------------------------------------------------------
                                              7.194755   data required time
                                             -8.543565   data arrival time
---------------------------------------------------------------------------------------------
                                              1.348809   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.366954    0.039213    8.545122 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              8.545122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542862    7.194664   library hold time
                                              7.194664   data required time
---------------------------------------------------------------------------------------------
                                              7.194664   data required time
                                             -8.545122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350459   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.367383    0.040266    8.546176 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              8.546176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542797    7.194599   library hold time
                                              7.194599   data required time
---------------------------------------------------------------------------------------------
                                              7.194599   data required time
                                             -8.546176   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351576   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.367822    0.041316    8.547225 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              8.547225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542731    7.194533   library hold time
                                              7.194533   data required time
---------------------------------------------------------------------------------------------
                                              7.194533   data required time
                                             -8.547225   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352692   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.368126    0.042025    8.547935 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              8.547935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542686    7.194488   library hold time
                                              7.194488   data required time
---------------------------------------------------------------------------------------------
                                              7.194488   data required time
                                             -8.547935   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353446   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.368316    0.042462    8.548371 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              8.548371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542657    7.194459   library hold time
                                              7.194459   data required time
---------------------------------------------------------------------------------------------
                                              7.194459   data required time
                                             -8.548371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353912   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004453    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090225    0.000107    5.840107 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.086463    0.989911    6.830019 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.086463    0.000143    6.830162 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010511    0.196710    1.087893    7.918054 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.196710    0.000783    7.918838 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030581    0.078579    0.231636    8.150474 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.079113    0.004428    8.154901 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.359578    0.351008    8.505909 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.368428    0.042719    8.548628 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              8.548628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542641    7.194443   library hold time
                                              7.194443   data required time
---------------------------------------------------------------------------------------------
                                              7.194443   data required time
                                             -8.548628   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354185   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.438990    0.077604    8.578228 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              8.578228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.532064    7.183866   library hold time
                                              7.183866   data required time
---------------------------------------------------------------------------------------------
                                              7.183866   data required time
                                             -8.578228   data arrival time
---------------------------------------------------------------------------------------------
                                              1.394362   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.441629    0.081038    8.581663 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              8.581663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.531669    7.183470   library hold time
                                              7.183470   data required time
---------------------------------------------------------------------------------------------
                                              7.183470   data required time
                                             -8.581663   data arrival time
---------------------------------------------------------------------------------------------
                                              1.398192   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.442773    0.082498    8.583122 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              8.583122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.531497    7.183299   library hold time
                                              7.183299   data required time
---------------------------------------------------------------------------------------------
                                              7.183299   data required time
                                             -8.583122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399823   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.443645    0.083600    8.584225 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              8.584225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.531366    7.183168   library hold time
                                              7.183168   data required time
---------------------------------------------------------------------------------------------
                                              7.183168   data required time
                                             -8.584225   data arrival time
---------------------------------------------------------------------------------------------
                                              1.401056   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.445485    0.085898    8.586523 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              8.586523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.531091    7.182893   library hold time
                                              7.182893   data required time
---------------------------------------------------------------------------------------------
                                              7.182893   data required time
                                             -8.586523   data arrival time
---------------------------------------------------------------------------------------------
                                              1.403630   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.447530    0.088411    8.589035 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              8.589035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.530784    7.182586   library hold time
                                              7.182586   data required time
---------------------------------------------------------------------------------------------
                                              7.182586   data required time
                                             -8.589035   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406449   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.449025    0.090221    8.590846 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              8.590846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.530560    7.182362   library hold time
                                              7.182362   data required time
---------------------------------------------------------------------------------------------
                                              7.182362   data required time
                                             -8.590846   data arrival time
---------------------------------------------------------------------------------------------
                                              1.408484   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004838    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090245    0.000116    5.840117 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002836    0.092058    0.997195    6.837311 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.092058    0.000201    6.837512 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010456    0.195931    1.089381    7.926894 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.195931    0.000752    7.927646 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025038    0.069734    0.224437    8.152083 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.070035    0.003501    8.155585 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.411619    0.345040    8.500625 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.449222    0.090459    8.591084 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              8.591084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.530530    7.182332   library hold time
                                              7.182332   data required time
---------------------------------------------------------------------------------------------
                                              7.182332   data required time
                                             -8.591084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.408751   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.365721    0.034203    8.644207 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              8.644207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.543046    7.194849   library hold time
                                              7.194849   data required time
---------------------------------------------------------------------------------------------
                                              7.194849   data required time
                                             -8.644207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449359   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.367151    0.038102    8.648107 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              8.648107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542832    7.194634   library hold time
                                              7.194634   data required time
---------------------------------------------------------------------------------------------
                                              7.194634   data required time
                                             -8.648107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.453472   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.374585    0.042575    8.647046 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              8.647046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541718    7.193520   library hold time
                                              7.193520   data required time
---------------------------------------------------------------------------------------------
                                              7.193520   data required time
                                             -8.647046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.453526   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.367662    0.039393    8.649398 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              8.649398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542755    7.194557   library hold time
                                              7.194557   data required time
---------------------------------------------------------------------------------------------
                                              7.194557   data required time
                                             -8.649398   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454841   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.368170    0.040634    8.650639 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              8.650639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542679    7.194481   library hold time
                                              7.194481   data required time
---------------------------------------------------------------------------------------------
                                              7.194481   data required time
                                             -8.650639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456157   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.368556    0.041551    8.651555 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              8.651555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542621    7.194424   library hold time
                                              7.194424   data required time
---------------------------------------------------------------------------------------------
                                              7.194424   data required time
                                             -8.651555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.457132   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.376337    0.046422    8.650892 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              8.650892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541455    7.193257   library hold time
                                              7.193257   data required time
---------------------------------------------------------------------------------------------
                                              7.193257   data required time
                                             -8.650892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.457636   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.368811    0.042145    8.652149 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              8.652149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542583    7.194385   library hold time
                                              7.194385   data required time
---------------------------------------------------------------------------------------------
                                              7.194385   data required time
                                             -8.652149   data arrival time
---------------------------------------------------------------------------------------------
                                              1.457765   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.369005    0.042589    8.652594 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              8.652594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542554    7.194356   library hold time
                                              7.194356   data required time
---------------------------------------------------------------------------------------------
                                              7.194356   data required time
                                             -8.652594   data arrival time
---------------------------------------------------------------------------------------------
                                              1.458238   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003264    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090151    0.000071    5.840072 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.085464    0.988495    6.828567 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085464    0.000141    6.828708 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011775    0.214535    1.101814    7.930521 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.214536    0.000945    7.931467 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069717    0.142214    0.279139    8.210606 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.147421    0.020187    8.230792 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.360230    0.379212    8.610004 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.369104    0.042816    8.652820 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              8.652820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.542539    7.194341   library hold time
                                              7.194341   data required time
---------------------------------------------------------------------------------------------
                                              7.194341   data required time
                                             -8.652820   data arrival time
---------------------------------------------------------------------------------------------
                                              1.458479   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.376957    0.047704    8.652175 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              8.652175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541362    7.193164   library hold time
                                              7.193164   data required time
---------------------------------------------------------------------------------------------
                                              7.193164   data required time
                                             -8.652175   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459011   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.377462    0.048722    8.653193 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              8.653193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541286    7.193089   library hold time
                                              7.193089   data required time
---------------------------------------------------------------------------------------------
                                              7.193089   data required time
                                             -8.653193   data arrival time
---------------------------------------------------------------------------------------------
                                              1.460104   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.377955    0.049696    8.654167 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              8.654167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541212    7.193015   library hold time
                                              7.193015   data required time
---------------------------------------------------------------------------------------------
                                              7.193015   data required time
                                             -8.654167   data arrival time
---------------------------------------------------------------------------------------------
                                              1.461153   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.378292    0.050350    8.654821 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              8.654821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541162    7.192964   library hold time
                                              7.192964   data required time
---------------------------------------------------------------------------------------------
                                              7.192964   data required time
                                             -8.654821   data arrival time
---------------------------------------------------------------------------------------------
                                              1.461857   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.378506    0.050760    8.655231 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              8.655231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541130    7.192932   library hold time
                                              7.192932   data required time
---------------------------------------------------------------------------------------------
                                              7.192932   data required time
                                             -8.655231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462300   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003346    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090154    0.000073    5.840074 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080692    0.982606    6.822680 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080692    0.000124    6.822804 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011483    0.210395    1.096744    7.919548 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.210396    0.000895    7.920443 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074603    0.150433    0.282303    8.202746 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.156126    0.021751    8.224498 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.366027    0.379973    8.604471 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.378622    0.050982    8.655454 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              8.655454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.541113    7.192914   library hold time
                                              7.192914   data required time
---------------------------------------------------------------------------------------------
                                              7.192914   data required time
                                             -8.655454   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462539   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003772    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070179    0.000085    5.690085 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.084431    0.979218    6.669303 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.084431    0.000139    6.669443 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001859    0.081002    0.980836    7.650279 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.081002    0.000082    7.650361 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011271    0.104609    0.213040    7.863401 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.104613    0.000764    7.864165 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.491777    1.306968    9.171132 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.491799    0.003610    9.174742 ^ SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              9.174742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.524600    7.176402   library hold time
                                              7.176402   data required time
---------------------------------------------------------------------------------------------
                                              7.176402   data required time
                                             -9.174742   data arrival time
---------------------------------------------------------------------------------------------
                                              1.998340   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003328    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070180    0.000086    5.690086 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002380    0.086921    0.982713    6.672799 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.086921    0.000142    6.672941 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003131    0.095602    1.000248    7.673190 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.095602    0.000201    7.673390 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009806    0.094194    0.211697    7.885087 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.094198    0.000707    7.885795 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.636738    1.403589    9.289384 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.636806    0.006415    9.295799 ^ SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              9.295799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.509123    7.160925   library hold time
                                              7.160925   data required time
---------------------------------------------------------------------------------------------
                                              7.160925   data required time
                                             -9.295799   data arrival time
---------------------------------------------------------------------------------------------
                                              2.134874   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002932    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070154    0.000073    5.690073 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002646    0.089842    0.986570    6.676644 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.089842    0.000160    6.676804 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001882    0.081294    0.983209    7.660012 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.081294    0.000082    7.660094 ^ input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015943    0.138426    0.237733    7.897828 ^ input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.138448    0.001657    7.899485 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.640322    1.421167    9.320652 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.640457    0.008612    9.329264 ^ SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              9.329264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.508755    7.160557   library hold time
                                              7.160557   data required time
---------------------------------------------------------------------------------------------
                                              7.160557   data required time
                                             -9.329264   data arrival time
---------------------------------------------------------------------------------------------
                                              2.168707   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003218    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070189    0.000090    5.690090 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.083767    0.978392    6.668482 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.083767    0.000133    6.668615 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002199    0.085071    0.985534    7.654150 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.085071    0.000098    7.654247 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012176    0.111128    0.219608    7.873856 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.111133    0.000852    7.874707 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.739434    1.477043    9.351750 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.739575    0.009509    9.361259 ^ SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              9.361259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.498760    7.150562   library hold time
                                              7.150562   data required time
---------------------------------------------------------------------------------------------
                                              7.150562   data required time
                                             -9.361259   data arrival time
---------------------------------------------------------------------------------------------
                                              2.210698   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003034    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070160    0.000076    5.690076 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003885    0.106934    1.004601    6.694677 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.106934    0.000226    6.694904 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004255    0.110820    1.024068    7.718972 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.110820    0.000290    7.719262 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011818    0.108562    0.229240    7.948502 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.108566    0.000759    7.949260 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.674702    1.435044    9.384304 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.674755    0.006048    9.390353 ^ SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              9.390353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.505296    7.157098   library hold time
                                              7.157098   data required time
---------------------------------------------------------------------------------------------
                                              7.157098   data required time
                                             -9.390353   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233254   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003717    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070182    0.000087    5.440087 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001905    0.081563    0.975793    6.415880 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.081563    0.000126    6.416006 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002914    0.092985    0.995080    7.411087 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.092985    0.000201    7.411288 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046412    0.216173    0.305796    7.717084 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.217086    0.010815    7.727900 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.679568    1.478067    9.205966 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.679635    0.006659    9.212625 ^ SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              9.212625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312646    6.964448   library hold time
                                              6.964448   data required time
---------------------------------------------------------------------------------------------
                                              6.964448   data required time
                                             -9.212625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.248177   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004417    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070211    0.000100    5.690101 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079662    0.973580    6.663681 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.079662    0.000077    6.663758 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003168    0.096063    0.998059    7.661817 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.096063    0.000208    7.662025 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013290    0.092027    0.252451    7.914475 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.092037    0.000941    7.915417 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.756124    1.481323    9.396740 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.756245    0.008995    9.405735 ^ SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              9.405735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.497079    7.148880   library hold time
                                              7.148880   data required time
---------------------------------------------------------------------------------------------
                                              7.148880   data required time
                                             -9.405735   data arrival time
---------------------------------------------------------------------------------------------
                                              2.256855   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.012454    5.171181 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.235821    5.407001 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001281    5.408282 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014778    0.222906    0.722649    6.130931 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.222908    0.001116    6.132048 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.341701    0.428091    6.560138 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.342099    0.007898    6.568037 ^ wbs_ack_o (out)
                                              6.568037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.568037   data arrival time
---------------------------------------------------------------------------------------------
                                              2.268037   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003048    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070160    0.000076    5.440076 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002899    0.092768    0.990257    6.430333 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.092768    0.000169    6.430502 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003112    0.095371    1.002152    7.432654 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.095371    0.000207    7.432861 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.044978    0.210182    0.303187    7.736048 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.211057    0.010429    7.746477 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.716430    1.499657    9.246134 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.716531    0.008115    9.254250 ^ SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              9.254250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312683    6.964485   library hold time
                                              6.964485   data required time
---------------------------------------------------------------------------------------------
                                              6.964485   data required time
                                             -9.254250   data arrival time
---------------------------------------------------------------------------------------------
                                              2.289764   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003638    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070169    0.000080    5.440081 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001929    0.081858    0.976133    6.416214 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.081858    0.000129    6.416343 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003478    0.101479    1.003388    7.419730 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.101479    0.000223    7.419953 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047810    0.221967    0.314308    7.734262 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.222656    0.009552    7.743814 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.718584    1.506277    9.250091 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.718653    0.006931    9.257022 ^ SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              9.257022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312685    6.964487   library hold time
                                              6.964487   data required time
---------------------------------------------------------------------------------------------
                                              6.964487   data required time
                                             -9.257022   data arrival time
---------------------------------------------------------------------------------------------
                                              2.292535   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003380    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070156    0.000074    5.690074 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001865    0.081066    0.975196    6.665269 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.081066    0.000126    6.665396 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002789    0.091517    0.993079    7.658475 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.091517    0.000196    7.658671 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015352    0.100731    0.257733    7.916404 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.100759    0.001539    7.917943 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.798403    1.511727    9.429669 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.798573    0.010755    9.440425 ^ SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              9.440425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.492810    7.144612   library hold time
                                              7.144612   data required time
---------------------------------------------------------------------------------------------
                                              7.144612   data required time
                                             -9.440425   data arrival time
---------------------------------------------------------------------------------------------
                                              2.295813   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003211    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070185    0.000087    5.440088 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002027    0.083063    0.977558    6.417646 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.083063    0.000135    6.417781 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002927    0.093134    0.995826    7.413606 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.093134    0.000199    7.413805 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056181    0.256900    0.333270    7.747075 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.257851    0.012096    7.759171 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.690075    1.497850    9.257021 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.690143    0.006748    9.263769 ^ SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              9.263769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312657    6.964458   library hold time
                                              6.964458   data required time
---------------------------------------------------------------------------------------------
                                              6.964458   data required time
                                             -9.263769   data arrival time
---------------------------------------------------------------------------------------------
                                              2.299311   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003746    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070178    0.000085    5.690085 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002170    0.084722    0.979637    6.669722 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.084722    0.000144    6.669866 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002588    0.089238    0.991545    7.661411 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.089238    0.000114    7.661525 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036798    0.176140    0.278210    7.939735 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.176619    0.007065    7.946801 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.762308    1.515991    9.462791 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.762474    0.010396    9.473187 ^ SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              9.473187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.496450    7.148252   library hold time
                                              7.148252   data required time
---------------------------------------------------------------------------------------------
                                              7.148252   data required time
                                             -9.473187   data arrival time
---------------------------------------------------------------------------------------------
                                              2.324935   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002975    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070157    0.000075    5.690075 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.085094    0.980150    6.670225 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.085094    0.000087    6.670312 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003488    0.101613    1.004734    7.675045 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.101613    0.000237    7.675283 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044477    0.208100    0.304125    7.979408 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.208864    0.009733    7.989140 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.696368    1.485147    9.474287 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.696515    0.009465    9.483752 ^ SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              9.483752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.503102    7.154904   library hold time
                                              7.154904   data required time
---------------------------------------------------------------------------------------------
                                              7.154904   data required time
                                             -9.483752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328849   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003797    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070171    0.000081    5.440082 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001852    0.080898    0.975004    6.415085 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.080898    0.000127    6.415212 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003640    0.103644    1.005380    7.420592 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.103644    0.000246    7.420838 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054232    0.248716    0.333564    7.754402 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.249380    0.009966    7.764368 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.745942    1.531608    9.295976 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.746051    0.008585    9.304561 ^ SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              9.304561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312713    6.964515   library hold time
                                              6.964515   data required time
---------------------------------------------------------------------------------------------
                                              6.964515   data required time
                                             -9.304561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.340046   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002532    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070135    0.000064    5.690064 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002256    0.085610    0.980879    6.670944 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.085610    0.000151    6.671095 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003282    0.097485    1.001946    7.673041 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.097485    0.000211    7.673253 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040215    0.190359    0.291052    7.964304 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.190934    0.008063    7.972367 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.746931    1.512712    9.485079 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.747050    0.008920    9.493999 ^ SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              9.493999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.498006    7.149807   library hold time
                                              7.149807   data required time
---------------------------------------------------------------------------------------------
                                              7.149807   data required time
                                             -9.493999   data arrival time
---------------------------------------------------------------------------------------------
                                              2.344191   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003420    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070185    0.000088    5.690088 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002221    0.085248    0.980390    6.670478 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.085248    0.000148    6.670627 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002599    0.089341    0.991886    7.662513 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.089341    0.000173    7.662686 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040791    0.208690    0.337034    7.999720 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.209192    0.007857    8.007577 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.695563    1.484823    9.492400 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.695663    0.007939    9.500339 ^ SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              9.500339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.503188    7.154990   library hold time
                                              7.154990   data required time
---------------------------------------------------------------------------------------------
                                              7.154990   data required time
                                             -9.500339   data arrival time
---------------------------------------------------------------------------------------------
                                              2.345349   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003834    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070175    0.000083    5.690083 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002305    0.086122    0.981609    6.671692 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.086122    0.000155    6.671846 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003167    0.096060    1.000472    7.672318 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.096060    0.000209    7.672527 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038531    0.183337    0.286484    7.959011 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.183785    0.006980    7.965991 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.761047    1.518400    9.484390 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.761200    0.010060    9.494451 ^ SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              9.494451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.496579    7.148381   library hold time
                                              7.148381   data required time
---------------------------------------------------------------------------------------------
                                              7.148381   data required time
                                             -9.494451   data arrival time
---------------------------------------------------------------------------------------------
                                              2.346070   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003658    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070173    0.000082    5.690083 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002231    0.085351    0.980529    6.670611 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.085351    0.000148    6.670760 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002738    0.090937    0.993957    7.664717 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.090937    0.000122    7.664839 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036536    0.175047    0.278055    7.942894 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.175598    0.007537    7.950431 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.792955    1.535575    9.486006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.793148    0.011356    9.497362 ^ SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              9.497362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.493357    7.145159   library hold time
                                              7.145159   data required time
---------------------------------------------------------------------------------------------
                                              7.145159   data required time
                                             -9.497362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.352203   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004488    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070217    0.000103    5.690103 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002976    0.093691    0.991386    6.681489 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.093691    0.000206    6.681695 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002463    0.087856    0.993085    7.674780 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.087856    0.000109    7.674890 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035545    0.185537    0.321341    7.996231 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.185965    0.005901    8.002131 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.728381    1.498314    9.500446 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.728485    0.008289    9.508736 ^ SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              9.508736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.499878    7.151680   library hold time
                                              7.151680   data required time
---------------------------------------------------------------------------------------------
                                              7.151680   data required time
                                             -9.508736   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357055   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003004    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070167    0.000079    5.690080 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002099    0.083964    0.978615    6.668694 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.083964    0.000135    6.668829 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003535    0.102238    1.005010    7.673839 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.102238    0.000215    7.674054 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014668    0.097862    0.259800    7.933854 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.097901    0.001744    7.935598 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.868631    1.556788    9.492386 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.868838    0.012276    9.504662 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              9.504662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.485724    7.137526   library hold time
                                              7.137526   data required time
---------------------------------------------------------------------------------------------
                                              7.137526   data required time
                                             -9.504662   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367136   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003966    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070189    0.000090    5.690090 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002282    0.085881    0.981282    6.671372 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.085881    0.000156    6.671528 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.089727    0.992620    7.664148 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.089727    0.000177    7.664324 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015907    0.103138    0.258767    7.923092 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.103179    0.001824    7.924916 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.881551    1.566157    9.491073 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.881869    0.014976    9.506048 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              9.506048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.484410    7.136212   library hold time
                                              7.136212   data required time
---------------------------------------------------------------------------------------------
                                              7.136212   data required time
                                             -9.506048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.369837   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003203    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070175    0.000083    5.690083 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002662    0.090021    0.986814    6.676897 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.090021    0.000164    6.677061 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002363    0.086790    0.990271    7.667332 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.086790    0.000103    7.667435 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041786    0.213072    0.338753    8.006188 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.213584    0.008028    8.014216 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.725911    1.506355    9.520572 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.726024    0.008550    9.529121 ^ SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              9.529121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.500126    7.151928   library hold time
                                              7.151928   data required time
---------------------------------------------------------------------------------------------
                                              7.151928   data required time
                                             -9.529121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377194   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004725    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070204    0.000097    5.440097 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003622    0.103386    1.000796    6.440893 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.103386    0.000209    6.441103 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003205    0.096525    1.007491    7.448593 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.096525    0.000210    7.448803 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059444    0.270528    0.343168    7.791971 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.271840    0.014536    7.806507 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.729313    1.527718    9.334226 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.729412    0.008142    9.342367 ^ SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              9.342367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312696    6.964498   library hold time
                                              6.964498   data required time
---------------------------------------------------------------------------------------------
                                              6.964498   data required time
                                             -9.342367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377870   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003073    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070165    0.000079    5.690079 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001713    0.079186    0.973001    6.663080 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.079186    0.000075    6.663155 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002996    0.093963    0.995383    7.658538 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.093963    0.000191    7.658729 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039343    0.202313    0.334984    7.993713 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.202717    0.006949    8.000663 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.756478    1.522186    9.522848 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.756611    0.009387    9.532236 ^ SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              9.532236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.497042    7.148843   library hold time
                                              7.148843   data required time
---------------------------------------------------------------------------------------------
                                              7.148843   data required time
                                             -9.532236   data arrival time
---------------------------------------------------------------------------------------------
                                              2.383392   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003786    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070187    0.000089    5.690089 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079662    0.973570    6.663659 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.079662    0.000077    6.663736 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.087327    0.987118    7.650855 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.087327    0.000107    7.650962 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019093    0.116856    0.269330    7.920292 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.116905    0.002129    7.922421 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.901661    1.586574    9.508995 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.901861    0.012374    9.521369 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              9.521369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.482394    7.134196   library hold time
                                              7.134196   data required time
---------------------------------------------------------------------------------------------
                                              7.134196   data required time
                                             -9.521369   data arrival time
---------------------------------------------------------------------------------------------
                                              2.387173   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004400    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070220    0.000104    5.440104 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002589    0.089192    0.985746    6.425850 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.089192    0.000178    6.426028 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003683    0.104227    1.009115    7.435143 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.104227    0.000245    7.435388 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067456    0.304346    0.369754    7.805141 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.305236    0.012807    7.817948 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.730608    1.539052    9.357000 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.730685    0.007351    9.364350 ^ SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              9.364350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312697    6.964499   library hold time
                                              6.964499   data required time
---------------------------------------------------------------------------------------------
                                              6.964499   data required time
                                             -9.364350   data arrival time
---------------------------------------------------------------------------------------------
                                              2.399852   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003471    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070207    0.000099    5.690099 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001855    0.080939    0.975068    6.665166 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.080939    0.000126    6.665293 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002756    0.091125    0.992553    7.657845 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.091125    0.000178    7.658023 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017994    0.112123    0.266881    7.924903 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.112179    0.002212    7.927116 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.915170    1.592856    9.519972 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.915443    0.014335    9.534307 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              9.534307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.481024    7.132826   library hold time
                                              7.132826   data required time
---------------------------------------------------------------------------------------------
                                              7.132826   data required time
                                             -9.534307   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401481   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003449    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070154    0.000073    5.690073 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003129    0.095549    0.993600    6.683674 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.095549    0.000191    6.683864 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.087828    0.993744    7.677608 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.087828    0.000107    7.677716 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039356    0.202296    0.332129    8.009845 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.202845    0.007256    8.017101 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.763189    1.527427    9.544528 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.763307    0.008968    9.553496 ^ SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              9.553496   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.496366    7.148169   library hold time
                                              7.148169   data required time
---------------------------------------------------------------------------------------------
                                              7.148169   data required time
                                             -9.553496   data arrival time
---------------------------------------------------------------------------------------------
                                              2.405328   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003433    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070162    0.000077    5.440077 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002967    0.093574    0.991248    6.431325 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.093574    0.000167    6.431491 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003261    0.097226    1.004633    7.436124 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.097226    0.000214    7.436338 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067640    0.305383    0.366115    7.802453 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.306486    0.014255    7.816709 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.742874    1.546744    9.363453 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.742998    0.009048    9.372500 ^ SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              9.372500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.312709    6.964511   library hold time
                                              6.964511   data required time
---------------------------------------------------------------------------------------------
                                              6.964511   data required time
                                             -9.372500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.407989   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004009    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070182    0.000087    5.690087 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003086    0.095012    0.992988    6.683075 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.095012    0.000169    6.683244 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006035    0.135198    1.040390    7.723634 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.135198    0.000314    7.723948 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032061    0.170362    0.331283    8.055231 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.170809    0.005796    8.061028 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.734623    1.495971    9.556999 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.734760    0.009400    9.566399 ^ SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              9.566399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.499245    7.151047   library hold time
                                              7.151047   data required time
---------------------------------------------------------------------------------------------
                                              7.151047   data required time
                                             -9.566399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.415352   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002696    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070142    0.000068    5.690068 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002480    0.088001    0.984154    6.674222 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.088001    0.000148    6.674370 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002682    0.090279    0.994122    7.668492 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.090279    0.000177    7.668669 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038586    0.199020    0.330865    7.999534 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.199443    0.007045    8.006578 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.792351    1.544568    9.551147 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.792505    0.010261    9.561408 ^ SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              9.561408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.493422    7.145224   library hold time
                                              7.145224   data required time
---------------------------------------------------------------------------------------------
                                              7.145224   data required time
                                             -9.561408   data arrival time
---------------------------------------------------------------------------------------------
                                              2.416184   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003314    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070154    0.000073    5.690073 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001842    0.080781    0.974861    6.664934 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.080781    0.000124    6.665059 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002707    0.090569    0.991780    7.656839 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.090569    0.000190    7.657029 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018391    0.113855    0.268026    7.925055 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.113909    0.002199    7.927254 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.936827    1.607094    9.534348 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.937102    0.014480    9.548828 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              9.548828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.478840    7.130642   library hold time
                                              7.130642   data required time
---------------------------------------------------------------------------------------------
                                              7.130642   data required time
                                             -9.548828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418186   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002951    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070155    0.000074    5.690074 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004054    0.107910    1.007071    6.697145 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.109267    0.000223    6.697369 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003791    0.105703    1.018197    7.715565 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.105703    0.000273    7.715838 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045697    0.230283    0.358395    8.074233 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.230958    0.009596    8.083829 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.684206    1.485452    9.569281 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.684284    0.007129    9.576410 ^ SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              9.576410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.504335    7.156137   library hold time
                                              7.156137   data required time
---------------------------------------------------------------------------------------------
                                              7.156137   data required time
                                             -9.576410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420273   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003097    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070175    0.000083    5.690083 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003566    0.102626    0.999976    6.690059 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.102626    0.000195    6.690254 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004116    0.108838    1.020470    7.710724 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.108838    0.000240    7.710964 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040518    0.207505    0.344631    8.055594 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.208013    0.007883    8.063478 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.740205    1.513569    9.577046 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.740327    0.008951    9.585998 ^ SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              9.585998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.498684    7.150486   library hold time
                                              7.150486   data required time
---------------------------------------------------------------------------------------------
                                              7.150486   data required time
                                             -9.585998   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435511   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003632    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070168    0.000080    5.690080 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002938    0.093239    0.990825    6.680905 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.093239    0.000183    6.681088 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004343    0.112138    1.020252    7.701340 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.112138    0.000254    7.701594 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032061    0.156478    0.275823    7.977417 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.156883    0.006084    7.983501 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.887493    1.590538    9.574039 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.887721    0.012952    9.586992 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              9.586992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.483820    7.135622   library hold time
                                              7.135622   data required time
---------------------------------------------------------------------------------------------
                                              7.135622   data required time
                                             -9.586992   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451370   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003117    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070176    0.000083    5.690084 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003567    0.102642    0.999992    6.690076 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.102642    0.000196    6.690272 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004041    0.107766    1.019378    7.709650 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.109128    0.000236    7.709886 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039143    0.201507    0.340219    8.050105 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.202073    0.008191    8.058295 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.791155    1.544832    9.603127 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.791301    0.010007    9.613134 ^ SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              9.613134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.493543    7.145345   library hold time
                                              7.145345   data required time
---------------------------------------------------------------------------------------------
                                              7.145345   data required time
                                             -9.613134   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467789   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003700    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070159    0.000075    5.690076 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003307    0.097785    0.996204    6.686280 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.099147    0.000181    6.686461 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002932    0.093194    1.001941    7.688402 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.093194    0.000184    7.688586 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020431    0.122729    0.276604    7.965189 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.122793    0.002473    7.967662 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.941357    1.615539    9.583201 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.941702    0.016088    9.599290 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              9.599290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.478376    7.130178   library hold time
                                              7.130178   data required time
---------------------------------------------------------------------------------------------
                                              7.130178   data required time
                                             -9.599290   data arrival time
---------------------------------------------------------------------------------------------
                                              2.469112   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002962    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070162    0.000077    5.440077 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001839    0.080738    0.974812    6.414889 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.080738    0.000125    6.415014 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003751    0.105151    1.006927    7.421941 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.105151    0.000258    7.422199 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019962    0.108466    0.238189    7.660388 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.108526    0.002241    7.662629 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    1.182272    1.770027    9.432656 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.182786    0.021868    9.454524 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              9.454524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.313113    6.964915   library hold time
                                              6.964915   data required time
---------------------------------------------------------------------------------------------
                                              6.964915   data required time
                                             -9.454524   data arrival time
---------------------------------------------------------------------------------------------
                                              2.489609   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004111    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070202    0.000096    5.690096 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002416    0.087308    0.983248    6.673344 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087308    0.000146    6.673490 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.092675    0.996850    7.670340 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.092675    0.000199    7.670539 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017240    0.097404    0.224205    7.894744 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.097436    0.001601    7.896345 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    1.097838    1.708093    9.604439 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      1.098183    0.017489    9.621927 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              9.621927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.469571    7.121373   library hold time
                                              7.121373   data required time
---------------------------------------------------------------------------------------------
                                              7.121373   data required time
                                             -9.621927   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500555   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003564    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070166    0.000079    5.690079 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002459    0.087764    0.983849    6.673929 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.087764    0.000146    6.674075 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002596    0.089326    0.992800    7.666874 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.089326    0.000113    7.666987 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021156    0.113334    0.234683    7.901670 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.113422    0.002742    7.904412 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    1.131276    1.736080    9.640491 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      1.131925    0.023640    9.664131 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              9.664131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.468566    7.120368   library hold time
                                              7.120368   data required time
---------------------------------------------------------------------------------------------
                                              7.120368   data required time
                                             -9.664131   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543763   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003349    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070154    0.000073    5.690073 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002340    0.086500    0.982114    6.672187 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.086500    0.000105    6.672292 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005321    0.125872    1.029020    7.701312 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.125872    0.000373    7.701685 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016718    0.095410    0.237135    7.938819 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.095456    0.001848    7.940668 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    1.205549    1.777241    9.717909 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      1.206030    0.021497    9.739405 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              9.739405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.466357    7.118159   library hold time
                                              7.118159   data required time
---------------------------------------------------------------------------------------------
                                              7.118159   data required time
                                             -9.739405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.621246   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004526    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070225    0.000107    5.440107 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005973    0.134375    1.030020    6.470127 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.134375    0.000377    6.470503 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004533    0.114550    1.037995    7.508499 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.114550    0.000320    7.508819 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019052    0.104820    0.239267    7.748086 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.104898    0.002490    7.750576 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    1.264876    1.821280    9.571856 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.265567    0.025832    9.597689 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              9.597689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.651802   clock uncertainty
                                  0.000000    6.651802   clock reconvergence pessimism
                                  0.313179    6.964981   library hold time
                                              6.964981   data required time
---------------------------------------------------------------------------------------------
                                              6.964981   data required time
                                             -9.597689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.632707   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.030831    0.035486    1.853458    7.391756 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035486    0.004141    7.395896 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.175970    0.305218    7.701115 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.176666    0.008295    7.709409 v wbs_dat_o[15] (out)
                                              7.709409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.709409   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169409   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.039834    0.037219    1.856324    7.394622 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037775    0.006441    7.401063 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.175840    0.306245    7.707308 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.176517    0.008177    7.715486 v wbs_dat_o[14] (out)
                                              7.715486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715486   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175485   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041506    0.037395    1.856878    7.395175 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038119    0.006946    7.402121 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.176288    0.306429    7.708549 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.177012    0.008480    7.717030 v wbs_dat_o[13] (out)
                                              7.717030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.717030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177030   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047785    0.039219    1.858791    7.397089 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.040679    0.008459    7.405548 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.175258    0.307664    7.713212 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.175850    0.007598    7.720810 v wbs_dat_o[12] (out)
                                              7.720810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.720810   data arrival time
---------------------------------------------------------------------------------------------
                                              3.180810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050357    0.040309    1.859517    7.397814 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.042483    0.008575    7.406389 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.176863    0.308072    7.714461 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.177704    0.009185    7.723646 v wbs_dat_o[9] (out)
                                              7.723646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.723646   data arrival time
---------------------------------------------------------------------------------------------
                                              3.183646   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052900    0.041492    1.860394    7.398692 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.043632    0.008330    7.407022 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.175989    0.308911    7.715932 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.176668    0.008191    7.724123 v wbs_dat_o[10] (out)
                                              7.724123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.724123   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184123   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054694    0.041484    1.860868    7.399165 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.044429    0.008093    7.407258 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.176225    0.309263    7.716521 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.176931    0.008368    7.724889 v wbs_dat_o[11] (out)
                                              7.724889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.724889   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184889   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061003    0.044438    1.862199    7.400497 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.049539    0.008071    7.408568 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.175479    0.311532    7.720100 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.176096    0.007780    7.727880 v wbs_dat_o[8] (out)
                                              7.727880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.727880   data arrival time
---------------------------------------------------------------------------------------------
                                              3.187880   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060895    0.044924    1.861881    7.400178 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.050167    0.008127    7.408305 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.176093    0.311601    7.719907 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.176812    0.008444    7.728351 v wbs_dat_o[6] (out)
                                              7.728351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.728351   data arrival time
---------------------------------------------------------------------------------------------
                                              3.188351   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061547    0.044568    1.862069    7.400367 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.050439    0.008000    7.408367 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.178560    0.315787    7.724154 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.179143    0.007519    7.731673 v wbs_dat_o[7] (out)
                                              7.731673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.731673   data arrival time
---------------------------------------------------------------------------------------------
                                              3.191673   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070583    0.050722    1.868329    7.406627 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.050722    0.006185    7.412811 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.176656    0.311810    7.724621 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.177449    0.008902    7.733523 v wbs_dat_o[26] (out)
                                              7.733523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.733523   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193523   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072343    0.051970    1.868673    7.406971 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.051970    0.006333    7.413303 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.175418    0.312566    7.725869 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.176034    0.007772    7.733642 v wbs_dat_o[21] (out)
                                              7.733642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.733642   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193641   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075437    0.053068    1.869639    7.407937 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.053299    0.006761    7.414698 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.175840    0.312938    7.727636 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.176535    0.008292    7.735928 v wbs_dat_o[27] (out)
                                              7.735928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.735928   data arrival time
---------------------------------------------------------------------------------------------
                                              3.195928   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060885    0.047084    1.860843    7.399141 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.057268    0.014346    7.413486 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.176201    0.314794    7.728281 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.176920    0.008451    7.736732 v wbs_dat_o[25] (out)
                                              7.736732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.736732   data arrival time
---------------------------------------------------------------------------------------------
                                              3.196731   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076952    0.053996    1.870482    7.408779 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.054138    0.006824    7.415603 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.176284    0.313239    7.728842 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.177043    0.008693    7.737535 v wbs_dat_o[0] (out)
                                              7.737535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.737535   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197535   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061233    0.047043    1.860141    7.398438 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.058983    0.016498    7.414937 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.175803    0.315524    7.730461 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.176480    0.008177    7.738638 v wbs_dat_o[20] (out)
                                              7.738638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.738638   data arrival time
---------------------------------------------------------------------------------------------
                                              3.198638   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080324    0.055413    1.870913    7.409210 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.056754    0.007866    7.417076 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.175880    0.314609    7.731685 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.176557    0.008178    7.739863 v wbs_dat_o[3] (out)
                                              7.739863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.739863   data arrival time
---------------------------------------------------------------------------------------------
                                              3.199863   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081720    0.056038    1.871485    7.409783 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.057304    0.007766    7.417549 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.175645    0.314675    7.732223 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.176322    0.008169    7.740392 v wbs_dat_o[2] (out)
                                              7.740392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.740392   data arrival time
---------------------------------------------------------------------------------------------
                                              3.200392   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069848    0.054191    1.862725    7.401022 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.063342    0.014921    7.415943 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.175827    0.317452    7.733396 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.176504    0.008180    7.741576 v wbs_dat_o[16] (out)
                                              7.741576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.741576   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201576   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065577    0.049806    1.861631    7.399929 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.061281    0.016879    7.416808 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.176061    0.316426    7.733234 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.176786    0.008479    7.741713 v wbs_dat_o[17] (out)
                                              7.741713   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.741713   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201712   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.086919    0.058704    1.873766    7.412063 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.059114    0.006525    7.418589 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.175144    0.315756    7.734345 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.175723    0.007513    7.741858 v wbs_dat_o[1] (out)
                                              7.741858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.741858   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201858   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066454    0.048271    1.861154    7.399452 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.062550    0.017926    7.417378 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.175803    0.317089    7.734468 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.176480    0.008178    7.742646 v wbs_dat_o[22] (out)
                                              7.742646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.742646   data arrival time
---------------------------------------------------------------------------------------------
                                              3.202646   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069800    0.054208    1.862482    7.400780 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.064116    0.017421    7.418201 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.175795    0.317771    7.735972 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.176472    0.008178    7.744151 v wbs_dat_o[18] (out)
                                              7.744151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.744151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204150   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068309    0.050714    1.863002    7.401299 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.062988    0.017834    7.419134 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.175883    0.317339    7.736472 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.176560    0.008183    7.744655 v wbs_dat_o[4] (out)
                                              7.744655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.744655   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204655   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068204    0.049330    1.862665    7.400963 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.063585    0.018474    7.419437 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.175231    0.317695    7.737132 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.175823    0.007601    7.744733 v wbs_dat_o[5] (out)
                                              7.744733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.744733   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204733   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068845    0.048935    1.862234    7.400531 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.063868    0.019155    7.419686 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.175566    0.317721    7.737407 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.176209    0.007948    7.745356 v wbs_dat_o[19] (out)
                                              7.745356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.745356   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205356   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069093    0.048916    1.862003    7.400301 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.063905    0.019894    7.420195 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.176030    0.317579    7.737774 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.176749    0.008444    7.746218 v wbs_dat_o[29] (out)
                                              7.746218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.746218   data arrival time
---------------------------------------------------------------------------------------------
                                              3.206218   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069721    0.049004    1.861971    7.400269 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.065276    0.020215    7.420484 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.176948    0.318171    7.738655 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.177781    0.009145    7.747800 v wbs_dat_o[24] (out)
                                              7.747800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.747800   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207800   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075412    0.050056    1.862628    7.400926 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.070819    0.021751    7.422677 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.175220    0.320866    7.743543 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.175704    0.007599    7.751142 v wbs_dat_o[23] (out)
                                              7.751142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.751142   data arrival time
---------------------------------------------------------------------------------------------
                                              3.211142   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075361    0.050031    1.862641    7.400939 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070700    0.021936    7.422874 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.176180    0.320348    7.743222 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.176952    0.008765    7.751988 v wbs_dat_o[28] (out)
                                              7.751988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.751988   data arrival time
---------------------------------------------------------------------------------------------
                                              3.211988   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080207    0.050567    1.862467    7.400764 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.077750    0.026005    7.426770 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.175831    0.323522    7.750292 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.176548    0.008429    7.758721 v wbs_dat_o[31] (out)
                                              7.758721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.758721   data arrival time
---------------------------------------------------------------------------------------------
                                              3.218721   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104    5.158727 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700    5.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284    5.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020586    5.538298 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.084983    0.050881    1.862294    7.400591 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.083825    0.028457    7.429048 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.176143    0.326352    7.755400 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.176887    0.008602    7.764002 v wbs_dat_o[30] (out)
                                              7.764002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.764002   data arrival time
---------------------------------------------------------------------------------------------
                                              3.224002   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002651    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000143    0.000068   17.150066 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008694    0.111375    0.170299   17.320366 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.111381    0.000913   17.321280 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004433    0.051961    0.087077   17.408356 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.051961    0.000115   17.408472 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.408472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.013765    6.146042 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.260644    6.406686 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001416    6.408102 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.508102   clock uncertainty
                                  0.000000    6.508102   clock reconvergence pessimism
                                  0.649069    7.157171   library removal time
                                              7.157171   data required time
---------------------------------------------------------------------------------------------
                                              7.157171   data required time
                                            -17.408472   data arrival time
---------------------------------------------------------------------------------------------
                                             10.251301   slack (MET)



