# ğŸ”¢ Binary to Hex Counter â€“ FPGA Verilog Project

## ğŸ“Œ Project Overview

The **Binary to Hex Counter** is an FPGA-based project that allows users to convert a **4-bit binary input (from switches) into its corresponding hexadecimal value** and display it on a **seven-segment display**.

Each switch (`sw[3:0]`) represents a **binary digit**, and the corresponding **hexadecimal value (`0-F`)** is shown in real-time on the **seven-segment display**.

This project demonstrates **binary-to-hex conversion, seven-segment display control, and FPGA input handling**.

---

## ğŸš€ Features

- ğŸšï¸ **Binary to Hexadecimal Conversion** â€“ Converts a 4-bit binary input into a hexadecimal number (`0-F`).
- ğŸ–¥ï¸ **Seven-Segment Display Output** â€“ Displays the hexadecimal value of the binary input.
- ğŸ›ï¸ **Switch-Controlled Input** â€“ Users can set a 4-bit binary number using FPGA switches (`sw[3:0]`).
- ğŸ”§ **Single-Digit Display** â€“ Only one seven-segment display is used (`an[0]`).
- ğŸ’¡ **Real-Time Display Updates** â€“ Output updates dynamically as switch inputs change.

---

## ğŸ› ï¸ Tech Stack

| Component            | Technology Used |
|----------------------|----------------|
| **Programming Language** | Verilog |
| **FPGA Board**       | Nexys A7 |
| **Clock Speed**      | 100 MHz |
| **Constraints File** | `.xdc` for pin mapping |
| **Development Tool** | Xilinx Vivado |

---

## ğŸ“‚ Installation & Setup

### 1ï¸âƒ£ **Clone the Repository**
```sh
git clone https://github.com/YOUR_GITHUB_USERNAME/Binary-to-Hex-Counter.git
```
### 2ï¸âƒ£ Navigate to the Project Directory
```sh
cd Binary-to-Hex-Counter
```

## ğŸ“‚ Installation & Setup

### 3ï¸âƒ£ **Open in Vivado**
- **Open Vivado** and **create a new project**.
- **Add the Verilog source files** (`top_module.v`, `hex7seg.v`).
- **Add the Nexys A7 constraints file** (`.xdc`) for proper pin mapping.

### 4ï¸âƒ£ **Run Synthesis, Implementation, and Bitstream Generation**
- **Synthesize the design** (`Run Synthesis`).
- **Implement the design** (`Run Implementation`).
- **Generate the Bitstream** (`Generate Bitstream`).
- **Program the FPGA** using **Vivado Hardware Manager**.

---

## ğŸ“œ Usage

### **1ï¸âƒ£ Start the Counter**
- **Toggle the switches (`sw[3:0]`)** to set a 4-bit binary value.
- **The corresponding hexadecimal value (`0-F`) is displayed** on the seven-segment display.

### **2ï¸âƒ£ Display Behavior**
| **Binary Input** | **Displayed Value** |
|-----------------|-----------------|
| `0000` (`0`) | Displays `0` |
| `1001` (`9`) | Displays `9` |
| `1010` (`10`) | Displays `A` |
| `1111` (`15`) | Displays `F` |

