#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2009.vpi";
S_0000018de39886f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0000018de3975fc0_0 .var/2s "all_cnt", 31 0;
v0000018de3987400_0 .var/2s "clk_cnt", 31 0;
v0000018de3976100_0 .var/2s "miss_cnt", 31 0;
S_0000018de3987270 .scope module, "test" "test" 3 8;
 .timescale 0 0;
v0000018de39d77e0_0 .net "A1", 14 0, L_0000018de3962430;  1 drivers
v0000018de39d8780_0 .net "A2", 14 0, L_0000018de3961ef0;  1 drivers
RS_0000018de3994308 .resolv tri, v0000018de39d79c0_0, v0000018de39d7090_0;
v0000018de39d8320_0 .net8 "C1", 2 0, RS_0000018de3994308;  2 drivers
RS_0000018de3994338 .resolv tri, v0000018de39d6e10_0, v0000018de39d8be0_0;
v0000018de39d90e0_0 .net8 "C2", 1 0, RS_0000018de3994338;  2 drivers
o0000018de3994368 .functor BUFZ 1, C4<z>; HiZ drive
v0000018de39d7d80_0 .net "C_DUMP", 0 0, o0000018de3994368;  0 drivers
v0000018de39d8fa0_0 .net "D1", 15 0, L_0000018de39db5e0;  1 drivers
RS_0000018de39943c8 .resolv tri, v0000018de39d6230_0, v0000018de39d8280_0;
v0000018de39d7ba0_0 .net8 "D2", 15 0, RS_0000018de39943c8;  2 drivers
o0000018de3994a28 .functor BUFZ 1, C4<z>; HiZ drive
v0000018de39d8e60_0 .net "M_DUMP", 0 0, o0000018de3994a28;  0 drivers
o0000018de39943f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018de39d8d20_0 .net "RESET", 0 0, o0000018de39943f8;  0 drivers
v0000018de39d7600_0 .var "clk", 0 0;
S_0000018de395e0a0 .scope module, "cache" "Cache" 3 26, 4 1 0, S_0000018de3987270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "C_DUMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 15 "A1";
    .port_info 4 /INOUT 3 "C1";
    .port_info 5 /INOUT 16 "D1";
    .port_info 6 /INOUT 2 "C2";
    .port_info 7 /INOUT 16 "D2";
    .port_info 8 /OUTPUT 15 "A2";
L_0000018de3961ef0 .functor BUFZ 15, v0000018de39d6b90_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
L_0000018de39db5e0 .functor BUFZ 16, v0000018de39d6370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000018de3985f60_0 .net "A1", 14 0, L_0000018de3962430;  alias, 1 drivers
v0000018de38f31a0_0 .net "A2", 14 0, L_0000018de3961ef0;  alias, 1 drivers
v0000018de38f3240_0 .net8 "C1", 2 0, RS_0000018de3994308;  alias, 2 drivers
v0000018de392cc90_0 .net8 "C2", 1 0, RS_0000018de3994338;  alias, 2 drivers
v0000018de392cd30_0 .net "C_DUMP", 0 0, o0000018de3994368;  alias, 0 drivers
v0000018de39d6550_0 .net "D1", 15 0, L_0000018de39db5e0;  alias, 1 drivers
v0000018de39d6c30_0 .net8 "D2", 15 0, RS_0000018de39943c8;  alias, 2 drivers
v0000018de39d6af0_0 .net "RESET", 0 0, o0000018de39943f8;  alias, 0 drivers
v0000018de39d6b90_0 .var "address2", 14 0;
v0000018de39d64b0_0 .net "clk", 0 0, v0000018de39d7600_0;  1 drivers
v0000018de39d7090_0 .var "command1", 2 0;
v0000018de39d6e10_0 .var "command2", 1 0;
v0000018de39d65f0 .array "data", 1023 0, 7 0;
v0000018de39d6370_0 .var "data1", 15 0;
v0000018de39d6230_0 .var "data2", 15 0;
v0000018de39d6690 .array "last_used", 31 0, 0 0;
v0000018de39d62d0_0 .var/2s "offset", 31 0;
v0000018de39d6730 .array "responded_line", 15 0, 7 0;
v0000018de39d67d0_0 .var/2s "set", 31 0;
v0000018de39d6870_0 .var/2s "tag", 31 0;
v0000018de39d6eb0 .array "tags", 63 0, 9 0;
v0000018de39d6cd0 .array "valid_dirty", 63 0, 1 0;
v0000018de39d6f50_0 .var/2s "where", 31 0;
E_0000018de3982110 .event posedge, v0000018de39d64b0_0;
S_0000018de395e230 .scope task, "ask_for_data" "ask_for_data" 4 123, 4 123 0, S_0000018de395e0a0;
 .timescale 0 0;
E_0000018de3981c90 .event anyedge, v0000018de392cc90_0;
TD_test.cache.ask_for_data ;
    %fork TD_test.cache.read_address, S_0000018de392cb00;
    %join;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d6f50_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de3976100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de3976100_0, 0, 32;
    %fork TD_test.cache.set_address, S_0000018de3a521a0;
    %join;
    %fork TD_test.cache.reset_buses2, S_0000018de39913a0;
    %join;
T_0.3 ;
    %load/vec4 v0000018de392cc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0000018de3981c90;
    %jmp T_0.3;
T_0.4 ;
    %fork TD_test.cache.write_line, S_0000018de3a52830;
    %join;
T_0.1 ;
    %end;
S_0000018de392c970 .scope task, "get_asked_data" "get_asked_data" 4 136, 4 136 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.get_asked_data ;
    %fork TD_test.cache.read_address, S_0000018de392cb00;
    %join;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %jmp/1 T_1.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %flag_or 4, 8;
T_1.7;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d6f50_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de3976100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de3976100_0, 0, 32;
    %fork TD_test.cache.set_address, S_0000018de3a521a0;
    %join;
    %fork TD_test.cache.reset_buses2, S_0000018de39913a0;
    %join;
T_1.8 ;
    %load/vec4 v0000018de392cc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_0000018de3981c90;
    %jmp T_1.8;
T_1.9 ;
    %fork TD_test.cache.write_line, S_0000018de3a52830;
    %join;
T_1.6 ;
    %end;
S_0000018de392cb00 .scope task, "read_address" "read_address" 4 64, 4 64 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.read_address ;
    %vpi_call/w 4 65 "$display", "reading a byte on %b block", v0000018de3985f60_0 {0 0 0};
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v0000018de39d6870_0, 0, 32;
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v0000018de39d67d0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %vpi_call/w 4 70 "$display", "offset equals to", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v0000018de39d62d0_0, 0, 32;
    %delay 6, 0;
    %end;
S_0000018de38f2e80 .scope task, "reset" "reset" 4 45, 4 45 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.reset ;
    %fork t_1, S_0000018de38f3010;
    %jmp t_0;
    .scope S_0000018de38f3010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de391b250_0, 0, 32;
T_3.10 ;
    %load/vec4 v0000018de391b250_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000018de391b250_0;
    %store/vec4a v0000018de39d6cd0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de391b250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de391b250_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_0000018de38f2e80;
t_0 %join;
    %end;
S_0000018de38f3010 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 46, 4 46 0, S_0000018de38f2e80;
 .timescale 0 0;
v0000018de391b250_0 .var/2s "i", 31 0;
S_0000018de3991210 .scope task, "reset_buses1" "reset_buses1" 4 58, 4 58 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.reset_buses1 ;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000018de39d7090_0, 0, 3;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000018de39d6370_0, 0, 16;
    %end;
S_0000018de39913a0 .scope task, "reset_buses2" "reset_buses2" 4 52, 4 52 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.reset_buses2 ;
    %delay 1, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000018de39d6e10_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v0000018de39d6b90_0, 0, 15;
    %end;
S_0000018de3991530 .scope task, "send16" "send16" 4 82, 4 82 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.send16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018de39d7090_0, 0, 3;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de39916c0 .scope task, "send32" "send32" 4 89, 4 89 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.send32 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018de39d7090_0, 0, 3;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %delay 2, 0;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de3a52010 .scope task, "send8" "send8" 4 76, 4 76 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.send8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018de39d7090_0, 0, 3;
    %load/vec4 v0000018de39d6f50_0;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6370_0, 4, 8;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de3a521a0 .scope task, "set_address" "set_address" 4 151, 4 151 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.set_address ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018de39d6e10_0, 0, 2;
    %load/vec4 v0000018de39d6870_0;
    %pad/s 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6b90_0, 4, 10;
    %load/vec4 v0000018de39d67d0_0;
    %pad/s 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6b90_0, 4, 5;
    %end;
S_0000018de3a52330 .scope task, "write16" "write16" 4 106, 4 106 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.write16 ;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000018de39d6cd0, 4, 5;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de3a524c0 .scope task, "write32" "write32" 4 113, 4 113 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.write32 ;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %delay 2, 0;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000018de39d6cd0, 4, 5;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de3a52b50 .scope task, "write8" "write8" 4 100, 4 100 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.write8 ;
    %load/vec4 v0000018de39d6550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39d62d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000018de39d6cd0, 4, 5;
    %load/vec4 v0000018de39d6f50_0;
    %pad/s 1;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
    %end;
S_0000018de3a52830 .scope task, "write_line" "write_line" 4 157, 4 157 0, S_0000018de395e0a0;
 .timescale 0 0;
TD_test.cache.write_line ;
    %fork t_3, S_0000018de3a529c0;
    %jmp t_2;
    .scope S_0000018de3a529c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de3991850_0, 0, 32;
T_13.12 ;
    %load/vec4 v0000018de3991850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.13, 5;
    %load/vec4 v0000018de39d6c30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018de3991850_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d6730, 4, 0;
    %load/vec4 v0000018de39d6c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de3991850_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d6730, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de3991850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de3991850_0, 0, 32;
    %jmp T_13.12;
T_13.13 ;
    %end;
    .scope S_0000018de3a52830;
t_2 %join;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6cd0, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_13.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6cd0, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_13.16;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6cd0, 4;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d6f50_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %load/vec4a v0000018de39d6690, 4;
    %pad/u 32;
    %inv;
    %cast2;
    %store/vec4 v0000018de39d6f50_0, 0, 32;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6cd0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018de39d6e10_0, 0, 2;
    %load/vec4 v0000018de39d6870_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0000018de39d67d0_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %pad/s 15;
    %store/vec4 v0000018de39d6b90_0, 0, 15;
    %fork t_5, S_0000018de3a52ce0;
    %jmp t_4;
    .scope S_0000018de3a52ce0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de398ddc0_0, 0, 32;
T_13.19 ;
    %load/vec4 v0000018de398ddc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.20, 5;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de398ddc0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6230_0, 4, 8;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de398ddc0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d65f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d6230_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de398ddc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de398ddc0_0, 0, 32;
    %jmp T_13.19;
T_13.20 ;
    %end;
    .scope S_0000018de3a52830;
t_4 %join;
T_13.17 ;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %load/vec4a v0000018de39d6690, 4;
    %inv;
    %ix/getv/s 4, v0000018de39d67d0_0;
    %store/vec4a v0000018de39d6690, 4, 0;
T_13.15 ;
    %load/vec4 v0000018de39d6870_0;
    %pad/s 10;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d6eb0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000018de39d6cd0, 4, 5;
    %fork t_7, S_0000018de3a53320;
    %jmp t_6;
    .scope S_0000018de3a53320;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39878e0_0, 0, 32;
T_13.21 ;
    %load/vec4 v0000018de39878e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.22, 5;
    %ix/getv/s 4, v0000018de39878e0_0;
    %load/vec4a v0000018de39d6730, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018de39878e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d65f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39878e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39878e0_0, 0, 32;
    %jmp T_13.21;
T_13.22 ;
    %end;
    .scope S_0000018de3a52830;
t_6 %join;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d6cd0, 4, 0;
    %end;
S_0000018de3a529c0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 158, 4 158 0, S_0000018de3a52830;
 .timescale 0 0;
v0000018de3991850_0 .var/2s "i", 31 0;
S_0000018de3a52ce0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 172, 4 172 0, S_0000018de3a52830;
 .timescale 0 0;
v0000018de398ddc0_0 .var/2s "i", 31 0;
S_0000018de3a53320 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 183, 4 183 0, S_0000018de3a52830;
 .timescale 0 0;
v0000018de39878e0_0 .var/2s "i", 31 0;
S_0000018de3a52e70 .scope module, "cpu" "CPU" 3 24, 5 42 0, S_0000018de3987270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 16 "D1";
    .port_info 2 /INOUT 3 "C1";
    .port_info 3 /OUTPUT 15 "A1";
L_0000018de3962430 .functor BUFZ 15, v0000018de39d6410_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0000018de39d69b0_0 .net "A1", 14 0, L_0000018de3962430;  alias, 1 drivers
v0000018de39d6a50_0 .net8 "C1", 2 0, RS_0000018de3994308;  alias, 2 drivers
v0000018de39d7130_0 .net "D1", 15 0, L_0000018de39db5e0;  alias, 1 drivers
v0000018de39d6410_0 .var "address1", 14 0;
v0000018de39d7b00_0 .net "clk", 0 0, v0000018de39d7600_0;  alias, 1 drivers
v0000018de39d8c80_0 .var/2s "cnt", 31 0;
v0000018de39d79c0_0 .var "command1", 2 0;
S_0000018de3a53000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 104, 5 104 0, S_0000018de3a52e70;
 .timescale 0 0;
v0000018de39d6d70_0 .var/2s "y", 31 0;
S_0000018de3a53190 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 105, 5 105 0, S_0000018de3a53000;
 .timescale 0 0;
v0000018de39d6910_0 .var/2s "x", 31 0;
S_0000018de3a534b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 108, 5 108 0, S_0000018de3a53190;
 .timescale 0 0;
v0000018de39d6ff0_0 .var/2s "k", 31 0;
S_0000018de3a526a0 .scope task, "reset_com" "reset_com" 5 60, 5 60 0, S_0000018de3a52e70;
 .timescale 0 0;
TD_test.cpu.reset_com ;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000018de39d79c0_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v0000018de39d6410_0, 0, 15;
    %end;
S_0000018de39da9c0 .scope module, "mem_ctr" "MemCTR" 3 29, 6 1 0, S_0000018de3987270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "A2";
    .port_info 2 /INPUT 1 "M_DUMP";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INOUT 16 "D2";
    .port_info 5 /INOUT 2 "C2";
v0000018de39d7380_0 .net "A2", 14 0, L_0000018de3961ef0;  alias, 1 drivers
v0000018de39d9040_0 .net8 "C2", 1 0, RS_0000018de3994338;  alias, 2 drivers
v0000018de39d7560_0 .net8 "D2", 15 0, RS_0000018de39943c8;  alias, 2 drivers
v0000018de39d81e0_0 .net "M_DUMP", 0 0, o0000018de3994a28;  alias, 0 drivers
v0000018de39d7a60_0 .net "RESET", 0 0, o0000018de39943f8;  alias, 0 drivers
v0000018de39d72e0_0 .var/2s "SEED", 31 0;
v0000018de39d7c40_0 .var/2s "address", 31 0;
v0000018de39d8000_0 .net "clk", 0 0, v0000018de39d7600_0;  alias, 1 drivers
v0000018de39d8be0_0 .var "command2", 1 0;
v0000018de39d8280_0 .var "data2", 15 0;
v0000018de39d80a0 .array "mem", 524287 0, 7 0;
S_0000018de39dab50 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 6 50, 6 50 0, S_0000018de39da9c0;
 .timescale 0 0;
v0000018de39d7240_0 .var/2s "i", 31 0;
S_0000018de39db000 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 6 64, 6 64 0, S_0000018de39da9c0;
 .timescale 0 0;
v0000018de39d7420_0 .var/2s "i", 31 0;
S_0000018de39da1f0 .scope task, "reset" "reset" 6 21, 6 21 0, S_0000018de39da9c0;
 .timescale 0 0;
TD_test.mem_ctr.reset ;
    %pushi/vec4 225526, 0, 32;
    %store/vec4 v0000018de39d72e0_0, 0, 32;
    %fork t_9, S_0000018de39da510;
    %jmp t_8;
    .scope S_0000018de39da510;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d74c0_0, 0, 32;
T_15.23 ;
    %load/vec4 v0000018de39d74c0_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_15.24, 5;
    %vpi_func 6 24 "$random" 32, v0000018de39d72e0_0 {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 8;
    %ix/getv/s 4, v0000018de39d74c0_0;
    %store/vec4a v0000018de39d80a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d74c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000018de39d74c0_0, 0, 32;
    %jmp T_15.23;
T_15.24 ;
    %end;
    .scope S_0000018de39da1f0;
t_8 %join;
    %end;
S_0000018de39da510 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 6 23, 6 23 0, S_0000018de39da1f0;
 .timescale 0 0;
v0000018de39d74c0_0 .var/i "i", 31 0;
    .scope S_0000018de3a52e70;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018de39d79c0_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v0000018de39d6410_0, 0, 15;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d8c80_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0000018de3a52e70;
T_17 ;
    %fork t_11, S_0000018de3a53000;
    %jmp t_10;
    .scope S_0000018de3a53000;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d6d70_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000018de39d6d70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.1, 5;
    %fork t_13, S_0000018de3a53190;
    %jmp t_12;
    .scope S_0000018de3a53190;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d6910_0, 0, 32;
T_17.2 ;
    %load/vec4 v0000018de39d6910_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_17.3, 5;
    %fork t_15, S_0000018de3a534b0;
    %jmp t_14;
    .scope S_0000018de3a534b0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d6ff0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0000018de39d6ff0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.5, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d6ff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39d6ff0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %end;
    .scope S_0000018de3a53190;
t_14 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d6910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39d6910_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .scope S_0000018de3a53000;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d6d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39d6d70_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_0000018de3a52e70;
t_10 %join;
    %end;
    .thread T_17;
    .scope S_0000018de3a52e70;
T_18 ;
    %wait E_0000018de3982110;
    %load/vec4 v0000018de39d6a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %jmp T_18.2;
T_18.0 ;
    %vpi_call/w 5 120 "$display", "CPU: no operation" {0 0 0};
    %jmp T_18.2;
T_18.1 ;
    %vpi_call/w 5 123 "$display", "CPU: response recieved" {0 0 0};
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018de395e0a0;
T_19 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000018de39d7090_0, 0, 3;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000018de39d6e10_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v0000018de39d6b90_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000018de39d6370_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000018de39d6230_0, 0, 16;
    %end;
    .thread T_19, $init;
    .scope S_0000018de395e0a0;
T_20 ;
    %fork TD_test.cache.reset, S_0000018de38f2e80;
    %join;
    %end;
    .thread T_20;
    .scope S_0000018de395e0a0;
T_21 ;
    %wait E_0000018de3982110;
    %load/vec4 v0000018de39d6af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %fork TD_test.cache.reset, S_0000018de38f2e80;
    %join;
T_21.0 ;
    %load/vec4 v0000018de392cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call/w 4 197 "$dumpfile", "cache_dump.vcd" {0 0 0};
    %vpi_call/w 4 198 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018de395e0a0 {0 0 0};
T_21.2 ;
    %load/vec4 v0000018de38f3240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %jmp T_21.12;
T_21.4 ;
    %vpi_call/w 4 203 "$display", "CACHE: no operation" {0 0 0};
    %jmp T_21.12;
T_21.5 ;
    %vpi_call/w 4 207 "$display", "CACHE: READ8 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_0000018de392c970;
    %join;
    %fork TD_test.cache.send8, S_0000018de3a52010;
    %join;
    %fork TD_test.cache.reset_buses1, S_0000018de3991210;
    %join;
    %jmp T_21.12;
T_21.6 ;
    %vpi_call/w 4 214 "$display", "CACHE: READ16 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_0000018de392c970;
    %join;
    %fork TD_test.cache.send16, S_0000018de3991530;
    %join;
    %fork TD_test.cache.reset_buses1, S_0000018de3991210;
    %join;
    %jmp T_21.12;
T_21.7 ;
    %vpi_call/w 4 221 "$display", "CACHE: READ32 recieved" {0 0 0};
    %fork TD_test.cache.get_asked_data, S_0000018de392c970;
    %join;
    %fork TD_test.cache.send32, S_0000018de39916c0;
    %join;
    %fork TD_test.cache.reset_buses1, S_0000018de3991210;
    %join;
    %jmp T_21.12;
T_21.8 ;
    %vpi_call/w 4 228 "$display", "CACHE: INVALIDATE_LINE recieved" {0 0 0};
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v0000018de39d6870_0, 0, 32;
    %load/vec4 v0000018de3985f60_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v0000018de39d67d0_0, 0, 32;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %jmp/1 T_21.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/e;
    %flag_or 4, 8;
T_21.15;
    %jmp/0xz  T_21.13, 4;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d6eb0, 4;
    %pad/u 32;
    %load/vec4 v0000018de39d6870_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d6f50_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000018de39d67d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000018de39d6f50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018de39d6cd0, 4, 0;
T_21.13 ;
    %jmp T_21.12;
T_21.9 ;
    %vpi_call/w 4 240 "$display", "CACHE: WRITE8 recieved" {0 0 0};
    %vpi_call/w 4 241 "$display", "writing a byte on %b block", v0000018de3985f60_0 {0 0 0};
    %fork TD_test.cache.ask_for_data, S_0000018de395e230;
    %join;
    %fork TD_test.cache.write8, S_0000018de3a52b50;
    %join;
    %jmp T_21.12;
T_21.10 ;
    %vpi_call/w 4 248 "$display", "CACHE: WRITE16 recieved" {0 0 0};
    %fork TD_test.cache.ask_for_data, S_0000018de395e230;
    %join;
    %fork TD_test.cache.write16, S_0000018de3a52330;
    %join;
    %jmp T_21.12;
T_21.11 ;
    %vpi_call/w 4 255 "$display", "CACHE: WRITE32 recieved" {0 0 0};
    %fork TD_test.cache.ask_for_data, S_0000018de395e230;
    %join;
    %fork TD_test.cache.write32, S_0000018de3a524c0;
    %join;
    %jmp T_21.12;
T_21.12 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018de39da9c0;
T_22 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000018de39d8280_0, 0, 16;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000018de39d8be0_0, 0, 2;
    %end;
    .thread T_22, $init;
    .scope S_0000018de39da9c0;
T_23 ;
    %fork TD_test.mem_ctr.reset, S_0000018de39da1f0;
    %join;
    %end;
    .thread T_23;
    .scope S_0000018de39da9c0;
T_24 ;
    %wait E_0000018de3982110;
    %load/vec4 v0000018de39d7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork TD_test.mem_ctr.reset, S_0000018de39da1f0;
    %join;
T_24.0 ;
    %load/vec4 v0000018de39d81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %vpi_call/w 6 36 "$dumpfile", "mem_dump.vcd" {0 0 0};
    %vpi_call/w 6 37 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000018de39da9c0 {0 0 0};
T_24.2 ;
    %load/vec4 v0000018de39d9040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.4 ;
    %vpi_call/w 6 42 "$display", "MEM: no operation" {0 0 0};
    %jmp T_24.7;
T_24.5 ;
    %vpi_call/w 6 45 "$display", "MEM: READ_LINE recieved", " " {0 0 0};
    %vpi_call/w 6 46 "$display", "getting line %b", v0000018de39d7380_0 {0 0 0};
    %load/vec4 v0000018de39d7380_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d7c40_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018de39d8be0_0, 0, 2;
    %fork t_17, S_0000018de39dab50;
    %jmp t_16;
    .scope S_0000018de39dab50;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d7240_0, 0, 32;
T_24.8 ;
    %load/vec4 v0000018de39d7240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.9, 5;
    %load/vec4 v0000018de39d7c40_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000018de39d7240_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %pushi/vec4 524288, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d80a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d8280_0, 4, 8;
    %load/vec4 v0000018de39d7c40_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000018de39d7240_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %pushi/vec4 524288, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0000018de39d80a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018de39d8280_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d7240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39d7240_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %end;
    .scope S_0000018de39da9c0;
t_16 %join;
    %delay 1, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000018de39d8be0_0, 0, 2;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000018de39d8280_0, 0, 16;
    %jmp T_24.7;
T_24.6 ;
    %vpi_call/w 6 60 "$display", "MEM: WRITE_LINE recieved", " " {0 0 0};
    %vpi_call/w 6 61 "$display", "writing line %b", v0000018de39d7380_0 {0 0 0};
    %load/vec4 v0000018de39d7380_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018de39d7c40_0, 0, 32;
    %fork t_19, S_0000018de39db000;
    %jmp t_18;
    .scope S_0000018de39db000;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018de39d7420_0, 0, 32;
T_24.10 ;
    %load/vec4 v0000018de39d7420_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.11, 5;
    %load/vec4 v0000018de39d7560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018de39d7380_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000018de39d7420_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0000018de39d80a0, 4, 0;
    %load/vec4 v0000018de39d7560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018de39d7380_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000018de39d7420_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0000018de39d80a0, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de39d7420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de39d7420_0, 0, 32;
    %jmp T_24.10;
T_24.11 ;
    %end;
    .scope S_0000018de39da9c0;
t_18 %join;
    %delay 184, 0;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018de3987270;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018de39d7600_0, 0, 1;
    %end;
    .thread T_25, $init;
    .scope S_0000018de3987270;
T_26 ;
    %delay 1, 0;
    %load/vec4 v0000018de39d7600_0;
    %inv;
    %store/vec4 v0000018de39d7600_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018de3987400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018de3987400_0, 0, 32;
    %load/vec4 v0000018de39d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 3 36 "$display", "--------------------WIRE INSTANCES----------------------" {0 0 0};
    %vpi_call/w 3 37 "$display", "command1: %d | address1: %B | data1: %B", v0000018de39d8320_0, v0000018de39d77e0_0, v0000018de39d8fa0_0 {0 0 0};
    %vpi_call/w 3 38 "$display", "command2: %d | address2: %B | data2: %B ", v0000018de39d90e0_0, v0000018de39d8780_0, v0000018de39d7ba0_0 {0 0 0};
    %vpi_call/w 3 39 "$display", "--------------------------------------------------------" {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000018de3987270;
T_27 ;
    %delay 270, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./cache_mem.sv";
    "./CPU.sv";
    "./mem_ctr.sv";
