==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.96 seconds; current allocated memory: 99.668 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 100.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 101.123 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 183.762 ; gain = 93.086
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 26.675 seconds; peak allocated memory: 101.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 19 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 23 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (12.486ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'log2' consists of the following:
	'sitofp' operation ('tmp_4', accelerator/log2.c:22) [19]  (6.18 ns)
	'fdiv' operation ('a', accelerator/log2.c:22) [20]  (6.3 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.546 seconds; current allocated memory: 99.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 100.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 101.268 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.477 ; gain = 94.570
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.049 seconds; peak allocated memory: 101.268 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 5 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 20 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 22 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln22', accelerator/log2.c:22)) in the first pipeline iteration (II = 23 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 24, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (12.486ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'log2' consists of the following:
	'sitofp' operation ('tmp_4', accelerator/log2.c:22) [19]  (6.18 ns)
	'fdiv' operation ('a', accelerator/log2.c:22) [20]  (6.3 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.247 seconds; current allocated memory: 99.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 100.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 101.268 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.875 ; gain = 95.145
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.801 seconds; peak allocated memory: 101.268 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.196 seconds; current allocated memory: 99.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 100.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 101.107 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.543 ; gain = 94.777
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.589 seconds; peak allocated memory: 101.107 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:22) in function 'log2' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator/log2.c:25:2) to (accelerator/log2.c:22:9) in function 'log2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.231 seconds; current allocated memory: 99.862 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 100.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 101.907 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.137 ; gain = 94.145
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.703 seconds; peak allocated memory: 101.907 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.066 ; gain = 91.988
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (accelerator/log2.c:22) in function 'log2' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.746 seconds; current allocated memory: 99.609 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 100.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 101.110 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.066 ; gain = 91.988
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.428 seconds; peak allocated memory: 101.110 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.677 seconds; current allocated memory: 99.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 100.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 101.107 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.867 ; gain = 93.992
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.42 seconds; peak allocated memory: 101.107 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (accelerator/log2.c:22) in function 'log2' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.463 seconds; current allocated memory: 99.609 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 100.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 101.110 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.164 ; gain = 93.715
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.817 seconds; peak allocated memory: 101.110 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:22) in function 'log2' partially with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'abs' into 'log2' (accelerator/log2.c:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator/log2.c:25:2) to (accelerator/log2.c:22:9) in function 'log2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator/log2.c:25:2) to (accelerator/log2.c:22:9) in function 'log2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator/log2.c:25:2) to (accelerator/log2.c:22:9) in function 'log2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.54 seconds; current allocated memory: 100.436 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 101.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fpext_32ns_64_2_1' to 'log2_fpext_32ns_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fcmp_32ns_32ns_1_2_1' to 'log2_fcmp_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_dcmp_64ns_64ns_1_2_1' to 'log2_dcmp_64ns_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_dcmp_64ns_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fcmp_32ns_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fpext_32ns_6fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 103.424 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.492 ; gain = 93.395
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.31 seconds; peak allocated memory: 103.424 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.367 seconds; current allocated memory: 99.520 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 99.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 100.218 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.297 ; gain = 93.941
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.038 seconds; peak allocated memory: 100.218 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 4.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 5 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 5 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.535 seconds; current allocated memory: 99.494 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 99.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 100.215 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.469 ; gain = 93.898
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.661 seconds; peak allocated memory: 100.215 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.071 seconds; current allocated memory: 99.520 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 99.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 100.218 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.742 ; gain = 93.012
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 7.468 seconds; peak allocated memory: 100.218 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.98 seconds; current allocated memory: 99.520 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 99.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 100.218 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 184.652 ; gain = 94.520
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 22.24 seconds; peak allocated memory: 100.218 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' completely with a factor of 21.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.253 seconds; current allocated memory: 98.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 98.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 99.099 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.738 ; gain = 93.422
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 7.424 seconds; peak allocated memory: 99.099 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.151 seconds; current allocated memory: 99.709 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 100.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 101.007 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.242 ; gain = 94.094
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.458 seconds; peak allocated memory: 101.007 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' completely with a factor of 21.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.764 seconds; current allocated memory: 99.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3825ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 100.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 102.509 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.367 ; gain = 93.039
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 10.356 seconds; peak allocated memory: 102.509 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.388 seconds; current allocated memory: 99.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 100.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 101.097 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 183.996 ; gain = 94.082
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.907 seconds; peak allocated memory: 101.097 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.313 seconds; current allocated memory: 99.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 100.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 101.095 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.820 ; gain = 92.672
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.566 seconds; peak allocated memory: 101.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.086 seconds; current allocated memory: 99.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 100.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 101.071 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 184.230 ; gain = 94.031
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 7.992 seconds; peak allocated memory: 101.071 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.423 seconds; current allocated memory: 99.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 100.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 101.076 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.781 ; gain = 94.121
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.394 seconds; peak allocated memory: 101.076 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.445 seconds; current allocated memory: 99.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 100.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 101.071 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.797 ; gain = 94.465
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.421 seconds; peak allocated memory: 101.071 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.109 seconds; current allocated memory: 99.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 100.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 101.095 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 183.891 ; gain = 93.895
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.182 seconds; peak allocated memory: 101.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.127 seconds; current allocated memory: 99.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 100.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 101.097 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.902 ; gain = 95.055
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.158 seconds; peak allocated memory: 101.097 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' completely with a factor of 21.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.117 seconds; current allocated memory: 99.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3825ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 100.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 102.509 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 183.672 ; gain = 93.457
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.431 seconds; peak allocated memory: 102.509 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.263 seconds; current allocated memory: 99.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 100.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 101.097 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 183.984 ; gain = 93.383
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.513 seconds; peak allocated memory: 101.097 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.039 seconds; current allocated memory: 99.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 100.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 101.095 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.203 ; gain = 93.156
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.111 seconds; peak allocated memory: 101.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.162 seconds; current allocated memory: 99.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 100.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 101.069 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.070 ; gain = 95.340
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.095 seconds; peak allocated memory: 101.069 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' completely with a factor of 21.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.232 seconds; current allocated memory: 99.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3825ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 100.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 102.512 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.883 ; gain = 94.672
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.489 seconds; peak allocated memory: 102.512 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.148 seconds; current allocated memory: 100.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 101.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 102.835 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.297 ; gain = 93.020
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.656 seconds; peak allocated memory: 102.835 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 11.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.172 seconds; current allocated memory: 100.423 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 101.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 103.036 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.738 ; gain = 94.117
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.602 seconds; peak allocated memory: 103.036 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.328 seconds; current allocated memory: 101.107 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3672ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 102.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 104.690 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.742 ; gain = 92.430
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.035 seconds; peak allocated memory: 104.690 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 15.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.461 seconds; current allocated memory: 100.668 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 101.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 103.776 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.359 ; gain = 93.457
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.99 seconds; peak allocated memory: 103.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 18.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.256 seconds; current allocated memory: 100.948 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3135ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 102.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 104.339 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.551 ; gain = 94.496
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.031 seconds; peak allocated memory: 104.339 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.399 seconds; current allocated memory: 100.783 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2598ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_1', accelerator/log2.c:15) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 102.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 103.983 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.566 ; gain = 93.785
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.97 seconds; peak allocated memory: 103.983 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 15.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.274 seconds; current allocated memory: 100.668 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 101.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 103.776 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.945 ; gain = 93.047
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.749 seconds; peak allocated memory: 103.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 5.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.135 seconds; current allocated memory: 99.994 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 100.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 101.908 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.922 ; gain = 93.707
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.315 seconds; peak allocated memory: 101.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 15.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_13', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 60, Depth = 81.
WARNING: [SCHED 204-21] Estimated clock period (14.97ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'log2' consists of the following:
	'fadd' operation ('tmp_8', accelerator/log2.c:27) [27]  (7.49 ns)
	'fadd' operation ('tmp_8_1', accelerator/log2.c:27) [34]  (7.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.579 seconds; current allocated memory: 100.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 102.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 104.255 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.758 ; gain = 93.629
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 9.302 seconds; peak allocated memory: 104.255 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 5.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 20, Depth = 41.
WARNING: [SCHED 204-21] Estimated clock period (14.97ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'log2' consists of the following:
	'fadd' operation ('tmp_8', accelerator/log2.c:27) [25]  (7.49 ns)
	'fadd' operation ('tmp_8_1', accelerator/log2.c:27) [36]  (7.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.639 seconds; current allocated memory: 100.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 100.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 101.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.656 ; gain = 93.563
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.884 seconds; peak allocated memory: 101.956 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (accelerator/log2.c:23) in function 'log2' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 11 to 10 for loop 'Loop-0' in function 'log2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 11 to 10 for loop 'Loop-0' in function 'log2'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'log2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', accelerator/log2.c:27) and 'fadd' operation ('tmp_8', accelerator/log2.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 8, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.97ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'log2' consists of the following:
	'fadd' operation ('tmp_8', accelerator/log2.c:27) [25]  (7.49 ns)
	'fadd' operation ('tmp_8_1', accelerator/log2.c:27) [37]  (7.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.284 seconds; current allocated memory: 99.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 100.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_no_dsp_1' to 'log2_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 101.277 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.129 ; gain = 93.457
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.473 seconds; peak allocated memory: 101.277 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:26) and 'fadd' operation ('tmp_8', accelerator/log2.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.277 seconds; current allocated memory: 99.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 100.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 101.071 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.039 ; gain = 92.926
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.201 seconds; peak allocated memory: 101.071 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'accelerator/log2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'log2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', accelerator/log2.c:18) and 'fadd' operation ('tmp_8', accelerator/log2.c:18).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.276 seconds; current allocated memory: 99.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 100.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'log2/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'log2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'y' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'log2_fadd_32ns_32ns_32_5_full_dsp_1' to 'log2_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fmul_32ns_32ns_32_4_max_dsp_1' to 'log2_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_fdiv_32ns_32ns_32_16_1' to 'log2_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log2_sitofp_32ns_32_6_1' to 'log2_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'log2_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'log2_sitofp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 101.068 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.098 ; gain = 93.156
INFO: [VHDL 208-304] Generating VHDL RTL for log2.
INFO: [VLOG 209-307] Generating Verilog RTL for log2.
INFO: [HLS 200-112] Total elapsed time: 8.367 seconds; peak allocated memory: 101.068 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
