## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-PAR Simulation
##
vlib work
## Compile Post-PAR Model for Module shiftreg
vcom -87 -explicit  shiftreg_timesim.vhd
vcom -93 -explicit  shiftreg_tw.timesim_vhw
vsim -t 1ps -sdfmax /UUT=shiftreg_timesim.sdf  -lib work shiftreg_tw
do {shiftreg_tw.udo}
view wave
add wave *
view structure
view signals
run -all
## End
