m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/sim_cordic_angl
T_opt
!s110 1752064496
V]`U^HMNeKAG>]e?nA^YXi0
04 20 4 work cordic_serial_abs_tf fast 0
=13-ac675dfda9e9-686e61ef-3bb-1444
R1
!s12f OEM25U3 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vcordic_serial_abs
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
Z4 !s110 1752064491
!i10b 1
!s100 AJ_1mll@2^SmD4iMebma]0
IgdV^=3BYhS4i_?FoNlnEO0
R2
w1752063493
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
!i122 41
L0 1 85
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1752064491.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vcordic_serial_abs_tf
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
R4
!i10b 1
!s100 >M3_dl]gZ@;oDoH`Yh5QN3
IhlMJ1I7a85KVQm94V>[Ul0
R2
w1752064486
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
!i122 42
L0 18 74
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!i113 0
R8
R3
vrom_16x16
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
R4
!i10b 1
!s100 WfgKmPkS;3]?Z;5^6o<`63
IIJW:PU16:_[T`_e_>]S7g1
R2
w1752024868
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
!i122 40
L0 3 64
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!i113 0
R8
R3
