#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 25 10:15:10 2018
# Process ID: 2912
# Current directory: C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1
# Command line: vivado.exe -log SideServos_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SideServos_wrapper.tcl -notrace
# Log file: C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper.vdi
# Journal file: C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SideServos_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/SideServos_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/MiddleServo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top SideServos_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_SideServos_0_0/SideServos_SideServos_0_0.dcp' for cell 'SideServos_i/SideServos_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_processing_system7_0_1/SideServos_processing_system7_0_1.dcp' for cell 'SideServos_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_rst_ps7_0_100M_1/SideServos_rst_ps7_0_100M_1.dcp' for cell 'SideServos_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_auto_pc_0/SideServos_auto_pc_0.dcp' for cell 'SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_processing_system7_0_1/SideServos_processing_system7_0_1.xdc] for cell 'SideServos_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_processing_system7_0_1/SideServos_processing_system7_0_1.xdc] for cell 'SideServos_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_rst_ps7_0_100M_1/SideServos_rst_ps7_0_100M_1_board.xdc] for cell 'SideServos_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_rst_ps7_0_100M_1/SideServos_rst_ps7_0_100M_1_board.xdc] for cell 'SideServos_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_rst_ps7_0_100M_1/SideServos_rst_ps7_0_100M_1.xdc] for cell 'SideServos_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_rst_ps7_0_100M_1/SideServos_rst_ps7_0_100M_1.xdc] for cell 'SideServos_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Andrew Zaragoza/OneDrive/Desktop/side_servos-master/side_servos-master/servos_new.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 664.785 ; gain = 376.289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 675.633 ; gain = 10.848

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19dd1fa66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1160.516 ; gain = 484.883

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 257ac0f97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22034a580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22470514e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 328 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22470514e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22e30a407

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22e30a407

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1160.516 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22e30a407

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.516 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22e30a407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1160.516 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22e30a407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.516 ; gain = 495.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1160.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SideServos_wrapper_drc_opted.rpt -pb SideServos_wrapper_drc_opted.pb -rpx SideServos_wrapper_drc_opted.rpx
Command: report_drc -file SideServos_wrapper_drc_opted.rpt -pb SideServos_wrapper_drc_opted.pb -rpx SideServos_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1169.266 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a2f7f815

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1169.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1169.266 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b7fb767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1182.258 ; gain = 12.992

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dd4f7d79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dd4f7d79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.453 ; gain = 23.188
Phase 1 Placer Initialization | Checksum: 1dd4f7d79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5092ae5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1192.453 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19ef7f64b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.453 ; gain = 23.188
Phase 2 Global Placement | Checksum: 12d78901b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d78901b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1942a5925

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 134d58d18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 134d58d18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 134d58d18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e18469c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1527771e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bede5ed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1bede5ed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: e2d682cc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1192.453 ; gain = 23.188
Phase 3 Detail Placement | Checksum: e2d682cc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1192.453 ; gain = 23.188

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11d031669

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d031669

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1200.785 ; gain = 31.520
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.295. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 183e3dcb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520
Phase 4.1 Post Commit Optimization | Checksum: 183e3dcb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 183e3dcb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183e3dcb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: cd20325c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd20325c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520
Ending Placer Task | Checksum: b1daffd2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.785 ; gain = 31.520
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1200.785 ; gain = 36.992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1208.266 ; gain = 7.480
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file SideServos_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1209.016 ; gain = 0.750
INFO: [runtcl-4] Executing : report_utilization -file SideServos_wrapper_utilization_placed.rpt -pb SideServos_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1209.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SideServos_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1209.016 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a478846d ConstDB: 0 ShapeSum: d627b65 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ef9fe8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1349.820 ; gain = 140.109
Post Restoration Checksum: NetGraph: 8fe2c4b5 NumContArr: 7f1739d6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ef9fe8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1349.820 ; gain = 140.109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ef9fe8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1356.703 ; gain = 146.992

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ef9fe8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1356.703 ; gain = 146.992
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be73ad5e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1379.309 ; gain = 169.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.033| TNS=-1400.895| WHS=-0.185 | THS=-14.835|

Phase 2 Router Initialization | Checksum: 1c0eca794

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb29f37c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 983
 Number of Nodes with overlaps = 562
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.536| TNS=-1584.639| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24209eddc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.321| TNS=-1566.801| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16c9a1c34

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 419
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.074| TNS=-1523.643| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1def91045

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.088| TNS=-1539.827| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1d8c39e0a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598
Phase 4 Rip-up And Reroute | Checksum: 1d8c39e0a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 229f22fb8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.959| TNS=-1508.693| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 181bf8e22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181bf8e22

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598
Phase 5 Delay and Skew Optimization | Checksum: 181bf8e22

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1507f0b47

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.932| TNS=-1502.778| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 194fc2ece

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598
Phase 6 Post Hold Fix | Checksum: 194fc2ece

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.333074 %
  Global Horizontal Routing Utilization  = 0.477688 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b1fc3421

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b1fc3421

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 114148137

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1379.309 ; gain = 169.598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.932| TNS=-1502.778| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 114148137

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1379.309 ; gain = 169.598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1379.309 ; gain = 169.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 1379.309 ; gain = 170.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1379.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SideServos_wrapper_drc_routed.rpt -pb SideServos_wrapper_drc_routed.pb -rpx SideServos_wrapper_drc_routed.rpx
Command: report_drc -file SideServos_wrapper_drc_routed.rpt -pb SideServos_wrapper_drc_routed.pb -rpx SideServos_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SideServos_wrapper_methodology_drc_routed.rpt -pb SideServos_wrapper_methodology_drc_routed.pb -rpx SideServos_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file SideServos_wrapper_methodology_drc_routed.rpt -pb SideServos_wrapper_methodology_drc_routed.pb -rpx SideServos_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/SideServos_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SideServos_wrapper_power_routed.rpt -pb SideServos_wrapper_power_summary_routed.pb -rpx SideServos_wrapper_power_routed.rpx
Command: report_power -file SideServos_wrapper_power_routed.rpt -pb SideServos_wrapper_power_summary_routed.pb -rpx SideServos_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file SideServos_wrapper_route_status.rpt -pb SideServos_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file SideServos_wrapper_timing_summary_routed.rpt -pb SideServos_wrapper_timing_summary_routed.pb -rpx SideServos_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file SideServos_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file SideServos_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SideServos_wrapper_bus_skew_routed.rpt -pb SideServos_wrapper_bus_skew_routed.pb -rpx SideServos_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force SideServos_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2 output SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2 output SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2 multiplier stage SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2 multiplier stage SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SideServos_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Nov 25 10:17:25 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1830.781 ; gain = 431.734
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 10:17:25 2018...
