Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 13:47:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 34
    Info (12023): Found entity 1: ALU File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd
    Info (12022): Found design unit 1: ALU_Control-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd Line: 35
    Info (12023): Found entity 1: ALU_Control File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd
    Info (12022): Found design unit 1: Fetch-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd Line: 35
    Info (12023): Found entity 1: Fetch File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd
    Info (12022): Found design unit 1: RegFile32x32b-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 33
    Info (12023): Found entity 1: RegFile32x32b File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd
    Info (12022): Found design unit 1: add_sub_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd Line: 31
    Info (12023): Found entity 1: add_sub_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd
    Info (12022): Found design unit 1: and2t1_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd Line: 26
    Info (12023): Found entity 1: and2t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-struct File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd Line: 32
    Info (12023): Found entity 1: barrel_shifter File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd Line: 40
    Info (12023): Found entity 1: control_unit File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd Line: 27
    Info (12023): Found entity 1: decoder5t32 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd
    Info (12022): Found design unit 1: eq_32-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd Line: 27
    Info (12023): Found entity 1: eq_32 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd
    Info (12022): Found design unit 1: eq_forward_control-behavioral File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd Line: 30
    Info (12023): Found entity 1: eq_forward_control File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd
    Info (12022): Found design unit 1: flush_1-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd Line: 26
    Info (12023): Found entity 1: flush_1 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd
    Info (12022): Found design unit 1: flush_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd Line: 28
    Info (12023): Found entity 1: flush_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd
    Info (12022): Found design unit 1: forward_control-behavioral File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd Line: 30
    Info (12023): Found entity 1: forward_control File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd
    Info (12022): Found design unit 1: full_add-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd Line: 29
    Info (12023): Found entity 1: full_add File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd
    Info (12022): Found design unit 1: full_add_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd Line: 31
    Info (12023): Found entity 1: full_add_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd
    Info (12022): Found design unit 1: gp_register_32-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd Line: 29
    Info (12023): Found entity 1: gp_register_32 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd
    Info (12022): Found design unit 1: hazard_control-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 40
    Info (12023): Found entity 1: hazard_control File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd
    Info (12022): Found design unit 1: invg_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd Line: 26
    Info (12023): Found entity 1: invg_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd
    Info (12022): Found design unit 1: mem_forward_control-behavioral File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd Line: 26
    Info (12023): Found entity 1: mem_forward_control File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd Line: 29
    Info (12023): Found entity 1: mux2t1 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd
    Info (12022): Found design unit 1: mux32t1_N-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd Line: 59
    Info (12023): Found entity 1: mux32t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd
    Info (12022): Found design unit 1: mux4t1-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd Line: 30
    Info (12023): Found entity 1: mux4t1 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux4t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd
    Info (12022): Found design unit 1: mux8t1-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd Line: 34
    Info (12023): Found entity 1: mux8t1 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd
    Info (12022): Found design unit 1: nor32t1-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd Line: 24
    Info (12023): Found entity 1: nor32t1 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd
    Info (12022): Found design unit 1: or2t1_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd Line: 26
    Info (12023): Found entity 1: or2t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd
    Info (12022): Found design unit 1: pc_register_32-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd Line: 29
    Info (12023): Found entity 1: pc_register_32 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd
    Info (12022): Found design unit 1: regEX_MEM-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd Line: 47
    Info (12023): Found entity 1: regEX_MEM File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd
    Info (12022): Found design unit 1: regID_EX-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 54
    Info (12023): Found entity 1: regID_EX File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd
    Info (12022): Found design unit 1: regIF_ID-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd Line: 36
    Info (12023): Found entity 1: regIF_ID File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd
    Info (12022): Found design unit 1: regMEM_WB-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd Line: 43
    Info (12023): Found entity 1: regMEM_WB File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd
    Info (12022): Found design unit 1: register_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd Line: 30
    Info (12023): Found entity 1: register_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd
    Info (12022): Found design unit 1: repl-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd Line: 24
    Info (12023): Found entity 1: repl File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd Line: 27
    Info (12023): Found entity 1: sign_extend File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd
    Info (12022): Found design unit 1: slt_N-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd Line: 27
    Info (12023): Found entity 1: slt_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd
    Info (12022): Found design unit 1: sp_register_32-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd Line: 29
    Info (12023): Found entity 1: sp_register_32 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd
    Info (12022): Found design unit 1: tb_pipeline_update-behavior File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd Line: 24
    Info (12023): Found entity 1: tb_pipeline_update File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd
    Info (12022): Found design unit 1: xor2t1_N-structural File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd Line: 26
    Info (12023): Found entity 1: xor2t1_N File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object "s_Halt" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Ovfl" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at MIPS_Processor.vhd(237): used implicit default value for signal "undefined" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(244): object "s_if_C" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 244
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(245): object "s_if_OV" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 245
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(287): object "s_id_Pc" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 287
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(331): object "s_ex_Zero" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(332): object "s_ex_Carryout" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 332
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(386): object "s_mem_DmemRead" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 386
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 439
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:PCMux0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 463
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:PCMux0|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:PCMux0|mux2t1:\G_NBit_MUX:0:MUXI|invg:n1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd Line: 53
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_N:PCMux0|mux2t1:\G_NBit_MUX:0:MUXI|andg2:a1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd Line: 54
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_N:PCMux0|mux2t1:\G_NBit_MUX:0:MUXI|org2:o1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "pc_register_32" for hierarchy "pc_register_32:PC" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 464
Info (12128): Elaborating entity "dffg" for hierarchy "pc_register_32:PC|dffg:\G_N_Register:0:r1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd Line: 62
Info (12128): Elaborating entity "full_add_N" for hierarchy "full_add_N:Add_4" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 465
Info (12128): Elaborating entity "full_add" for hierarchy "full_add_N:Add_4|full_add:\G_NBit_full_add:0:fa1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd Line: 53
Info (12128): Elaborating entity "xorg2" for hierarchy "full_add_N:Add_4|full_add:\G_NBit_full_add:0:fa1|xorg2:xor1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd Line: 54
Info (12128): Elaborating entity "regIF_ID" for hierarchy "regIF_ID:IF_ID_stage" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 470
Info (12128): Elaborating entity "flush_N" for hierarchy "regIF_ID:IF_ID_stage|flush_N:Inst_flush" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd Line: 82
Info (12128): Elaborating entity "and2t1_N" for hierarchy "regIF_ID:IF_ID_stage|flush_N:Inst_flush|and2t1_N:flush_and" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd Line: 47
Info (12128): Elaborating entity "register_N" for hierarchy "regIF_ID:IF_ID_stage|register_N:IF_ID_Inst_reg" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd Line: 87
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ControlLogic0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 475
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(50): object "s_pcSrc" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd Line: 50
Info (12128): Elaborating entity "hazard_control" for hierarchy "hazard_control:HazardDetectionUnit" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 478
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_IF_ID_Stall", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_ID_EX_Flush", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_IF_ID_Flush", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_ID_EX_Stall", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_EX_MEM_Stall", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_MEM_WB_Stall", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_EX_MEM_Flush", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Warning (10631): VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable "o_MEM_WB_Flush", which holds its previous value in one or more paths through the process File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_MEM_WB_Flush" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_EX_MEM_Flush" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_MEM_WB_Stall" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_EX_MEM_Stall" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_ID_EX_Stall" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_IF_ID_Flush" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_ID_EX_Flush" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (10041): Inferred latch for "o_IF_ID_Stall" at hazard_control.vhd(44) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd Line: 44
Info (12128): Elaborating entity "RegFile32x32b" for hierarchy "RegFile32x32b:RegFile0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 484
Info (12128): Elaborating entity "decoder5t32" for hierarchy "RegFile32x32b:RegFile0|decoder5t32:dec1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 118
Info (12128): Elaborating entity "gp_register_32" for hierarchy "RegFile32x32b:RegFile0|gp_register_32:reg28" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 148
Info (12128): Elaborating entity "sp_register_32" for hierarchy "RegFile32x32b:RegFile0|sp_register_32:reg29" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 149
Info (12128): Elaborating entity "mux32t1_N" for hierarchy "RegFile32x32b:RegFile0|mux32t1_N:mux0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd Line: 154
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:signExt0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 487
Warning (10540): VHDL Signal Declaration warning at sign_extend.vhd(44): used explicit default value for signal "zero" because signal was never assigned a value File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd Line: 44
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "sign_extend:signExt0|mux2t1_N:mux0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd Line: 49
Info (12128): Elaborating entity "eq_forward_control" for hierarchy "eq_forward_control:EqForwardControlUnit" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 490
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:ForwardMux_C" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 493
Info (12128): Elaborating entity "eq_32" for hierarchy "eq_32:Eq0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 497
Info (12128): Elaborating entity "xor2t1_N" for hierarchy "eq_32:Eq0|xor2t1_N:Xor0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd Line: 55
Info (12128): Elaborating entity "nor32t1" for hierarchy "eq_32:Eq0|nor32t1:nor0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd Line: 56
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:fetch0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 500
Warning (10540): VHDL Signal Declaration warning at Fetch.vhd(70): used explicit default value for signal "undefined" because signal was never assigned a value File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at Fetch.vhd(71): object "s_C" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at Fetch.vhd(72): object "s_OV" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd Line: 72
Info (12128): Elaborating entity "regID_EX" for hierarchy "regID_EX:ID_EX_stage" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 503
Info (12128): Elaborating entity "flush_1" for hierarchy "regID_EX:ID_EX_stage|flush_1:RegWrite_flush" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 153
Info (12128): Elaborating entity "flush_N" for hierarchy "regID_EX:ID_EX_stage|flush_N:MemtoReg_flush" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 178
Info (12128): Elaborating entity "and2t1_N" for hierarchy "regID_EX:ID_EX_stage|flush_N:MemtoReg_flush|and2t1_N:flush_and" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd Line: 47
Info (12128): Elaborating entity "register_N" for hierarchy "regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 181
Info (12128): Elaborating entity "flush_N" for hierarchy "regID_EX:ID_EX_stage|flush_N:ALUOp_flush" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 188
Info (12128): Elaborating entity "and2t1_N" for hierarchy "regID_EX:ID_EX_stage|flush_N:ALUOp_flush|and2t1_N:flush_and" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd Line: 47
Info (12128): Elaborating entity "register_N" for hierarchy "regID_EX:ID_EX_stage|register_N:ID_EX_ALUOp_reg" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd Line: 191
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 518
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(180): used explicit default value for signal "s_lui" because signal was never assigned a value File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 180
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(193): used explicit default value for signal "undefined" because signal was never assigned a value File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 193
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU:ALU0|ALU_Control:Control0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 197
Info (12128): Elaborating entity "add_sub_N" for hierarchy "ALU:ALU0|add_sub_N:AddSub0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 200
Info (12128): Elaborating entity "invg_N" for hierarchy "ALU:ALU0|add_sub_N:AddSub0|invg_N:i1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd Line: 60
Info (12128): Elaborating entity "or2t1_N" for hierarchy "ALU:ALU0|or2t1_N:OrUnit0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 209
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:ALU0|mux2t1_N:shiftMux1" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 217
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "ALU:ALU0|barrel_shifter:barrelShifter0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 218
Info (12128): Elaborating entity "repl" for hierarchy "ALU:ALU0|repl:replicate0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 221
Info (12128): Elaborating entity "slt_N" for hierarchy "ALU:ALU0|slt_N:slt0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 224
Warning (10540): VHDL Signal Declaration warning at slt_N.vhd(29): used explicit default value for signal "zero" because signal was never assigned a value File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd Line: 29
Info (12128): Elaborating entity "mux8t1" for hierarchy "ALU:ALU0|mux8t1:outMux0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd Line: 227
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:regDestMux0" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 522
Info (12128): Elaborating entity "forward_control" for hierarchy "forward_control:ForwardControlUnit" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 524
Info (12128): Elaborating entity "regEX_MEM" for hierarchy "regEX_MEM:EX_MEM_stage" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 526
Info (12128): Elaborating entity "mem_forward_control" for hierarchy "mem_forward_control:memForwardControlUnit" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 535
Info (12128): Elaborating entity "regMEM_WB" for hierarchy "regMEM_WB:MEM_WB_stage" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 540
Warning (10036): Verilog HDL or VHDL warning at regMEM_WB.vhd(100): object "s_RegWrite_flush" assigned a value but never read File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd Line: 100
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd Line: 35
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|s_Q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 34
Info (12130): Elaborated megafunction instantiation "mem:DMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:DMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0"
Info (12133): Instantiated megafunction "regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf
    Info (12023): Found entity 1: shift_taps_ekm File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/shift_taps_ekm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf
    Info (12023): Found entity 1: altsyncram_1961 File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/altsyncram_1961.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cntr_p8h.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/shift_taps_ekm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 59840 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 59675 logic cells
    Info (21064): Implemented 66 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Fri Dec 10 13:49:13 2021
    Info: Elapsed time: 00:01:57
    Info: Total CPU time (on all processors): 00:02:03
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 13:49:14 2021
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hazard_control:HazardDetectionUnit|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:16:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:17:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regIF_ID:IF_ID_stage|register_N:IF_ID_Inst_reg|dffg:\G_N_Register:24:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regIF_ID:IF_ID_stage|register_N:IF_ID_Inst_reg|dffg:\G_N_Register:23:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regIF_ID:IF_ID_stage|register_N:IF_ID_Inst_reg|dffg:\G_N_Register:22:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node regIF_ID:IF_ID_stage|register_N:IF_ID_Inst_reg|dffg:\G_N_Register:21:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:3:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:4:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:5:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:6:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176357): Destination node pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q File: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:26
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:18
Info (11888): Total time spent on timing analysis during the Fitter is 52.98 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:22
Info (144001): Generated suppressed messages file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1891 megabytes
    Info: Processing ended: Fri Dec 10 13:56:40 2021
    Info: Elapsed time: 00:07:26
    Info: Total CPU time (on all processors): 00:11:21
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 13:56:41 2021
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Fri Dec 10 13:56:48 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07
