INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.srcs/sources_1/new/PRIORITY_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRIORITY_ENCODER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.srcs/sources_1/new/PRIORITY_ENCODER_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRIORITY_ENCODER_TB
