{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-368,-56",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 3 -x 820 -y 260 -defaultsOSRD -right
preplace port ddr4 -pg 1 -lvl 3 -x 820 -y 240 -defaultsOSRD
preplace port port-id_start_write_async -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_start_read_async -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 200 -y 260 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 20R
preplace inst system_ila -pg 1 -lvl 2 -x 610 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 42 39 38 40 41} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 80L -pinBusDir probe0 right -pinBusY probe0 80R -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L -pinDir resetn left -pinY resetn 60L
preplace inst zero -pg 1 -lvl 1 -x 200 -y 500 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst reset_inverter -pg 1 -lvl 1 -x 200 -y 380 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst ddr4 -pg 1 -lvl 2 -x 610 -y 240 -swap {3 1 2 0 4 5 6 7 8 9 10 11 12 13 14 15 16 17 35 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 18 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80} -defaultsOSRD -pinDir C0_SYS_CLK right -pinY C0_SYS_CLK 20R -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 20L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 0L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 40R -pinDir dbg_clk right -pinY dbg_clk 60R -pinBusDir dbg_bus right -pinBusY dbg_bus 80R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 40L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 60L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 160L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 100R -pinDir sys_rst left -pinY sys_rst 260L
preplace inst fill_ram -pg 1 -lvl 1 -x 200 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 38 39 35 37 36 40 41} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk right -pinY clk 80R -pinDir reset right -pinY reset 100R -pinBusDir elapsed right -pinBusY elapsed 20R -pinDir idle right -pinY idle 60R -pinBusDir read_duration right -pinBusY read_duration 40R -pinDir start_write_async left -pinY start_write_async 0L -pinDir start_read_async left -pinY start_read_async 20L
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 1 400 140n
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 1 380 160n
preplace netloc ddr4_0_c0_init_calib_complete 1 2 1 800 140n
preplace netloc fill_ram_0_elapsed 1 1 1 N 80
preplace netloc fill_ram_read_duration 1 1 1 N 100
preplace netloc reset_inverter_Res 1 1 1 N 400
preplace netloc start_read_async_1 1 0 1 NJ 80
preplace netloc start_write_async_1 1 0 1 NJ 60
preplace netloc zero_dout 1 1 1 N 500
preplace netloc C0_SYS_CLK_0_1 1 2 1 N 260
preplace netloc axi4_master_plug_0_AXI 1 1 1 N 260
preplace netloc ddr4_0_C0_DDR4 1 2 1 N 240
preplace netloc fill_ram_M_AXI 1 1 1 420 60n
levelinfo -pg 1 0 200 610 820
pagesize -pg 1 -db -bbox -sgen -180 0 930 560
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-381,-63",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 820 -y 380 -defaultsOSRD
preplace port port-id_start_write_async -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_start_read_async -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 200 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 2 -x 600 -y 200 -defaultsOSRD
preplace inst zero -pg 1 -lvl 1 -x 200 -y 480 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 1 -x 200 -y 330 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 2 -x 600 -y 440 -defaultsOSRD
preplace inst fill_ram -pg 1 -lvl 1 -x 200 -y 200 -defaultsOSRD
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 3 20 10 420 90 800
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 3 20 390 400J 320 790
preplace netloc ddr4_0_c0_init_calib_complete 1 1 2 420 310 780
preplace netloc fill_ram_0_elapsed 1 1 1 380 190n
preplace netloc fill_ram_read_duration 1 1 1 N 230
preplace netloc reset_inverter_Res 1 1 1 380 330n
preplace netloc start_read_async_1 1 0 1 NJ 230
preplace netloc start_write_async_1 1 0 1 NJ 210
preplace netloc zero_dout 1 1 1 NJ 480
preplace netloc C0_SYS_CLK_0_1 1 0 2 NJ 400 NJ
preplace netloc axi4_master_plug_0_AXI 1 1 1 390J 70n
preplace netloc ddr4_0_C0_DDR4 1 2 1 N 380
preplace netloc fill_ram_M_AXI 1 1 1 410 150n
levelinfo -pg 1 0 200 600 820
pagesize -pg 1 -db -bbox -sgen -180 0 900 550
"
}

