

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Tue Jan 18 02:37:21 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.747 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_15_2  |       19|       19|         5|          1|          1|    16|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      659|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      300|    -|
|Register             |        -|     -|      343|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      343|     1138|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_9s_9s_9_1_1_U21  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mul_9s_9s_9_1_1_U22  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mux_42_1_1_1_U25     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U27     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U29     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U31     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U33     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U34     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U37     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U39     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U40     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U42     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U44     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U46     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U49     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U51     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U53     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U55     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U23     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U24     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U26     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U28     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U30     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U32     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U35     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U36     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U38     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U41     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U43     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U45     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U47     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U48     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U50     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U52     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U54     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 659|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+------------------------------------+---------------------+
    |                Instance                |               Module               |      Expression     |
    +----------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U56  |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1  | i0 + i1 * (i2 + i3) |
    +----------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_537_p2     |     +    |   0|  0|  11|           1|           3|
    |add_ln14_fu_517_p2       |     +    |   0|  0|  15|           5|           1|
    |add_ln15_fu_578_p2       |     +    |   0|  0|  11|           3|           1|
    |add_ln20_fu_563_p2       |     +    |   0|  0|  23|           9|           9|
    |mul_ln20_fu_573_p1       |     +    |   0|  0|  23|           9|           9|
    |icmp_ln14_fu_511_p2      |   icmp   |   0|  0|  11|           5|           6|
    |icmp_ln15_fu_523_p2      |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln14_1_fu_543_p3  |  select  |   0|  0|   3|           1|           3|
    |select_ln14_fu_529_p3    |  select  |   0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 115|          41|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_ki_phi_fu_343_p4  |   9|          2|    3|          6|
    |ci_reg_350                   |   9|          2|    3|          6|
    |co_1_blk_n                   |   9|          2|    1|          2|
    |empty_14_blk_n               |   9|          2|    1|          2|
    |empty_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_328       |   9|          2|    5|         10|
    |ki_reg_339                   |   9|          2|    3|          6|
    |ko_2_blk_n                   |   9|          2|    1|          2|
    |r_blk_n                      |   9|          2|    1|          2|
    |r_out_blk_n                  |   9|          2|    1|          2|
    |s_blk_n                      |   9|          2|    1|          2|
    |s_out_blk_n                  |   9|          2|    1|          2|
    |write_flag12_1_fu_196        |   9|          2|    1|          2|
    |write_flag15_1_fu_220        |   9|          2|    1|          2|
    |write_flag18_1_fu_212        |   9|          2|    1|          2|
    |write_flag21_1_fu_200        |   9|          2|    1|          2|
    |write_flag24_1_fu_188        |   9|          2|    1|          2|
    |write_flag27_1_fu_176        |   9|          2|    1|          2|
    |write_flag30_1_fu_164        |   9|          2|    1|          2|
    |write_flag33_1_fu_152        |   9|          2|    1|          2|
    |write_flag36_1_fu_140        |   9|          2|    1|          2|
    |write_flag39_1_fu_128        |   9|          2|    1|          2|
    |write_flag3_1_fu_124         |   9|          2|    1|          2|
    |write_flag42_1_fu_116        |   9|          2|    1|          2|
    |write_flag45_1_fu_104        |   9|          2|    1|          2|
    |write_flag6_1_fu_148         |   9|          2|    1|          2|
    |write_flag9_1_fu_172         |   9|          2|    1|          2|
    |write_flag_1_fu_100          |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 300|         66|   42|         86|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ci_reg_350                   |   3|   0|    3|          0|
    |empty_26_reg_1545            |   9|   0|    9|          0|
    |icmp_ln14_reg_1566           |   1|   0|    1|          0|
    |indvar_flatten_reg_328       |   5|   0|    5|          0|
    |ki_reg_339                   |   3|   0|    3|          0|
    |mul2_i_i_reg_1556            |   7|   0|    9|          2|
    |mul4_i_i_reg_1561            |   9|   0|    9|          0|
    |select_ln14_1_reg_1575       |   3|   0|    3|          0|
    |tmp_1_reg_1550               |   9|   0|    9|          0|
    |trunc_ln13_reg_1540          |   9|   0|    9|          0|
    |trunc_ln14_reg_1580          |   2|   0|    2|          0|
    |trunc_ln18_reg_1585          |   2|   0|    2|          0|
    |weight_regfile_0_0_1_fu_112  |   8|   0|    8|          0|
    |weight_regfile_0_1_1_fu_136  |   8|   0|    8|          0|
    |weight_regfile_0_2_1_fu_160  |   8|   0|    8|          0|
    |weight_regfile_0_3_1_fu_184  |   8|   0|    8|          0|
    |weight_regfile_1_0_1_fu_208  |   8|   0|    8|          0|
    |weight_regfile_1_1_1_fu_216  |   8|   0|    8|          0|
    |weight_regfile_1_2_1_fu_204  |   8|   0|    8|          0|
    |weight_regfile_1_3_1_fu_192  |   8|   0|    8|          0|
    |weight_regfile_2_0_1_fu_180  |   8|   0|    8|          0|
    |weight_regfile_2_1_1_fu_168  |   8|   0|    8|          0|
    |weight_regfile_2_2_1_fu_156  |   8|   0|    8|          0|
    |weight_regfile_2_3_1_fu_144  |   8|   0|    8|          0|
    |weight_regfile_3_0_1_fu_132  |   8|   0|    8|          0|
    |weight_regfile_3_1_1_fu_120  |   8|   0|    8|          0|
    |weight_regfile_3_2_1_fu_108  |   8|   0|    8|          0|
    |weight_regfile_3_3_1_fu_96   |   8|   0|    8|          0|
    |write_flag12_1_fu_196        |   1|   0|    1|          0|
    |write_flag15_1_fu_220        |   1|   0|    1|          0|
    |write_flag18_1_fu_212        |   1|   0|    1|          0|
    |write_flag21_1_fu_200        |   1|   0|    1|          0|
    |write_flag24_1_fu_188        |   1|   0|    1|          0|
    |write_flag27_1_fu_176        |   1|   0|    1|          0|
    |write_flag30_1_fu_164        |   1|   0|    1|          0|
    |write_flag33_1_fu_152        |   1|   0|    1|          0|
    |write_flag36_1_fu_140        |   1|   0|    1|          0|
    |write_flag39_1_fu_128        |   1|   0|    1|          0|
    |write_flag3_1_fu_124         |   1|   0|    1|          0|
    |write_flag42_1_fu_116        |   1|   0|    1|          0|
    |write_flag45_1_fu_104        |   1|   0|    1|          0|
    |write_flag6_1_fu_148         |   1|   0|    1|          0|
    |write_flag9_1_fu_172         |   1|   0|    1|          0|
    |write_flag_1_fu_100          |   1|   0|    1|          0|
    |trunc_ln14_reg_1580          |  64|  32|    2|          0|
    |trunc_ln18_reg_1585          |  64|  32|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 343|  64|  221|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|weight_l2_0_address0  | out |    9|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |  weight_l2_3  |     array    |
|empty_14_dout         |  in |    9|   ap_fifo  |    empty_14   |    pointer   |
|empty_14_empty_n      |  in |    1|   ap_fifo  |    empty_14   |    pointer   |
|empty_14_read         | out |    1|   ap_fifo  |    empty_14   |    pointer   |
|empty_dout            |  in |    9|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n         |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read            | out |    1|   ap_fifo  |     empty     |    pointer   |
|ko_2_dout             |  in |    9|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_empty_n          |  in |    1|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_read             | out |    1|   ap_fifo  |      ko_2     |    pointer   |
|co_1_dout             |  in |    7|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n          |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read             | out |    1|   ap_fifo  |      co_1     |    pointer   |
|r_dout                |  in |   32|   ap_fifo  |       r       |    pointer   |
|r_empty_n             |  in |    1|   ap_fifo  |       r       |    pointer   |
|r_read                | out |    1|   ap_fifo  |       r       |    pointer   |
|s_dout                |  in |   32|   ap_fifo  |       s       |    pointer   |
|s_empty_n             |  in |    1|   ap_fifo  |       s       |    pointer   |
|s_read                | out |    1|   ap_fifo  |       s       |    pointer   |
|r_out_din             | out |   32|   ap_fifo  |     r_out     |    pointer   |
|r_out_full_n          |  in |    1|   ap_fifo  |     r_out     |    pointer   |
|r_out_write           | out |    1|   ap_fifo  |     r_out     |    pointer   |
|s_out_din             | out |   32|   ap_fifo  |     s_out     |    pointer   |
|s_out_full_n          |  in |    1|   ap_fifo  |     s_out     |    pointer   |
|s_out_write           | out |    1|   ap_fifo  |     s_out     |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

