{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639092863352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639092863358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:34:23 2021 " "Processing started: Fri Dec 10 00:34:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639092863358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092863358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092863358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639092863996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639092863996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_UART-arch1 " "Found design unit 1: LCD_UART-arch1" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875497 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_UART " "Found entity 1: LCD_UART" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_drawing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_drawing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRAWING-arch1 " "Found design unit 1: LCD_DRAWING-arch1" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875500 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRAWING " "Found entity 1: LCD_DRAWING" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/romsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/romsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsinc-a " "Found design unit 1: romsinc-a" {  } { { "MODELSIM/romsinc.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875504 ""} { "Info" "ISGN_ENTITY_NAME" "1 romsinc " "Found entity 1: romsinc" {  } { { "MODELSIM/romsinc.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24Setup-rtl_0 " "Found design unit 1: LT24Setup-rtl_0" {  } { { "MODELSIM/LT24SetUp.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875508 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24Setup " "Found entity 1: LT24Setup" {  } { { "MODELSIM/LT24SetUp.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24initreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24initreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitReset-a " "Found design unit 1: LT24InitReset-a" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875513 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitReset " "Found entity 1: LT24InitReset" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24initlcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24initlcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitLCD-a " "Found design unit 1: LT24InitLCD-a" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875517 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitLCD " "Found entity 1: LT24InitLCD" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CTRL-arch1 " "Found design unit 1: LCD_CTRL-arch1" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875520 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CTRL " "Found entity 1: LCD_CTRL" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/init128rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file modelsim/init128rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romData_pkg " "Found design unit 1: romData_pkg" {  } { { "MODELSIM/Init128rom_pkg.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875525 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 romData_pkg-body " "Found design unit 2: romData_pkg-body" {  } { { "MODELSIM/Init128rom_pkg.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1soc_top.vhd 2 1 " "Using design file de1soc_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1SOC_TOP-rtl_0 " "Found design unit 1: DE1SOC_TOP-rtl_0" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875591 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1SOC_TOP " "Found entity 1: DE1SOC_TOP" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092875591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639092875591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1SOC_TOP " "Elaborating entity \"DE1SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639092875595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset de1soc_top.vhd(163) " "Verilog HDL or VHDL warning at de1soc_top.vhd(163): object \"reset\" assigned a value but never read" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875596 "|DE1SOC_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] de1soc_top.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at de1soc_top.vhd(36)" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875596 "|DE1SOC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Setup LT24Setup:DUT_SETUP " "Elaborating entity \"LT24Setup\" for hierarchy \"LT24Setup:DUT_SETUP\"" {  } { { "de1soc_top.vhd" "DUT_SETUP" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitReset LT24Setup:DUT_SETUP\|LT24InitReset:DUT_RESET " "Elaborating entity \"LT24InitReset\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitReset:DUT_RESET\"" {  } { { "MODELSIM/LT24SetUp.vhd" "DUT_RESET" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_10msec LT24InitReset.vhd(65) " "Verilog HDL or VHDL warning at LT24InitReset.vhd(65): object \"to_10msec\" assigned a value but never read" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875603 "|DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitLCD LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD " "Elaborating entity \"LT24InitLCD\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\"" {  } { { "MODELSIM/LT24SetUp.vhd" "DUT_InitLCD" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RomData LT24InitLCD.vhd(77) " "Verilog HDL or VHDL warning at LT24InitLCD.vhd(77): object \"RomData\" assigned a value but never read" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875606 "|DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsinc LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM " "Elaborating entity \"romsinc\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\"" {  } { { "MODELSIM/LT24InitLCD.vhd" "DUT_ROM" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CTRL LCD_CTRL:DUT_LCD_Ctrl " "Elaborating entity \"LCD_CTRL\" for hierarchy \"LCD_CTRL:DUT_LCD_Ctrl\"" {  } { { "de1soc_top.vhd" "DUT_LCD_Ctrl" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x LCD_CTRL.vhd(30) " "Verilog HDL or VHDL warning at LCD_CTRL.vhd(30): object \"x\" assigned a value but never read" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y LCD_CTRL.vhd(31) " "Verilog HDL or VHDL warning at LCD_CTRL.vhd(31): object \"y\" assigned a value but never read" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_X LCD_CTRL.vhd(138) " "VHDL Process Statement warning at LCD_CTRL.vhd(138): signal \"LD_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_Y LCD_CTRL.vhd(146) " "VHDL Process Statement warning at LCD_CTRL.vhd(146): signal \"LD_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_RGB LCD_CTRL.vhd(168) " "VHDL Process Statement warning at LCD_CTRL.vhd(168): signal \"LD_RGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rgbreg LCD_CTRL.vhd(164) " "VHDL Process Statement warning at LCD_CTRL.vhd(164): inferring latch(es) for signal or variable \"rgbreg\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX LCD_CTRL.vhd(176) " "VHDL Process Statement warning at LCD_CTRL.vhd(176): signal \"LD_NUMPIX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_pix LCD_CTRL.vhd(172) " "VHDL Process Statement warning at LCD_CTRL.vhd(172): inferring latch(es) for signal or variable \"num_pix\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[0\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[0\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[1\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[1\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[2\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[2\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[3\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[3\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[4\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[4\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[5\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[5\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[6\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[6\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[7\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[7\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[8\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[8\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[9\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[9\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[10\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[10\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[11\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[11\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[12\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[12\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[13\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[13\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[14\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[14\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[15\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[15\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[16\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[16\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[0\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[0\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[1\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[1\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[2\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[2\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[3\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[3\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[4\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[4\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875614 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[5\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[5\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[6\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[6\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[7\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[7\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[8\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[8\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[9\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[9\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[10\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[10\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[11\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[11\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[12\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[12\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[13\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[13\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[14\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[14\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[15\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[15\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875615 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRAWING LCD_DRAWING:DUT_LCD_Drawing " "Elaborating entity \"LCD_DRAWING\" for hierarchy \"LCD_DRAWING:DUT_LCD_Drawing\"" {  } { { "de1soc_top.vhd" "DUT_LCD_Drawing" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_REG_COLOR LCD_DRAWING.vhd(150) " "VHDL Process Statement warning at LCD_DRAWING.vhd(150): signal \"LD_REG_COLOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_COLOR_N LCD_DRAWING.vhd(152) " "VHDL Process Statement warning at LCD_DRAWING.vhd(152): signal \"LD_COLOR_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color LCD_DRAWING.vhd(146) " "VHDL Process Statement warning at LCD_DRAWING.vhd(146): inferring latch(es) for signal or variable \"color\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX_5 LCD_DRAWING.vhd(161) " "VHDL Process Statement warning at LCD_DRAWING.vhd(161): signal \"LD_NUMPIX_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX_A LCD_DRAWING.vhd(163) " "VHDL Process Statement warning at LCD_DRAWING.vhd(163): signal \"LD_NUMPIX_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS_NUMPIX LCD_DRAWING.vhd(165) " "VHDL Process Statement warning at LCD_DRAWING.vhd(165): signal \"RS_NUMPIX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_pix LCD_DRAWING.vhd(157) " "VHDL Process Statement warning at LCD_DRAWING.vhd(157): inferring latch(es) for signal or variable \"num_pix\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[0\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[0\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[1\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[1\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[2\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[2\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[3\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[3\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[4\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[4\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[5\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[5\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[6\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[6\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[7\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[7\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[8\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[8\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[9\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[9\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[10\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[10\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[11\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[11\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[12\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[12\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[13\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[13\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[14\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[14\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[15\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[15\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[16\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[16\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] LCD_DRAWING.vhd(146) " "Inferred latch for \"color\[0\]\" at LCD_DRAWING.vhd(146)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875618 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] LCD_DRAWING.vhd(146) " "Inferred latch for \"color\[1\]\" at LCD_DRAWING.vhd(146)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092875619 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_UART LCD_UART:DUT_LCD_UART " "Elaborating entity \"LCD_UART\" for hierarchy \"LCD_UART:DUT_LCD_UART\"" {  } { { "de1soc_top.vhd" "DUT_LCD_UART" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092875620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGDPLZ_out LCD_UART.vhd(36) " "Verilog HDL or VHDL warning at LCD_UART.vhd(36): object \"REGDPLZ_out\" assigned a value but never read" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092875621 "|DE1SOC_TOP|LCD_UART:DUT_LCD_UART"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom " "RAM logic \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "MODELSIM/romsinc.vhd" "rom" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639092875939 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639092875939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639092876193 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092876244 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639092876244 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[4\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[4\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[3\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[3\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[2\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[2\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[1\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[1\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[10\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[10\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[9\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[9\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[8\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[8\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[7\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[7\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[6\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[6\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[15\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[15\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[14\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[14\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[13\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[13\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[12\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[12\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092876247 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1639092876247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_DRAWING:DUT_LCD_Drawing\|WideOr9 " "Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing\|WideOr9" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639092876247 ""}  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639092876247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_DRAWING:DUT_LCD_Drawing\|color\[1\] " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_DRAWING:DUT_LCD_Drawing\|WideOr9 " "Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing\|WideOr9" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639092876247 ""}  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639092876247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092876456 "|DE1SOC_TOP|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639092876456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639092876550 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[3\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[3\]\" cannot be tri-stated" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639092876688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639092877071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092877071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092877148 "|DE1SOC_TOP|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639092877148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639092877151 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639092877151 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639092877151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639092877151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639092877151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092877185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:34:37 2021 " "Processing ended: Fri Dec 10 00:34:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092877185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092877185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092877185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092877185 ""}
