{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710226003994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710226003994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 12:16:43 2024 " "Processing started: Tue Mar 12 12:16:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710226003994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710226003994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pp -c pp --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pp -c pp --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710226003994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710226004301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710226004301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/intelFPGA_lite/pipelined/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010061 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_tb " "Found entity 2: pc_tb" {  } { { "program_counter.v" "" { Text "C:/intelFPGA_lite/pipelined/program_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ir_reg.v(5) " "Verilog HDL information at ir_reg.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "ir_reg.v" "" { Text "C:/intelFPGA_lite/pipelined/ir_reg.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710226010063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file ir_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.v" "" { Text "C:/intelFPGA_lite/pipelined/ir_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010064 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_ir " "Found entity 2: tb_ir" {  } { { "ir_reg.v" "" { Text "C:/intelFPGA_lite/pipelined/ir_reg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 2 2 " "Found 2 design units, including 2 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/intelFPGA_lite/pipelined/decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010066 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_tb " "Found entity 2: decode_tb" {  } { { "decode.v" "" { Text "C:/intelFPGA_lite/pipelined/decode.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/pipelined/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010069 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_tb " "Found entity 2: reg_file_tb" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/pipelined/reg_file.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 2 2 " "Found 2 design units, including 2 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/pipelined/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010071 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_tb " "Found entity 2: memory_tb" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/pipelined/memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read.v 1 1 " "Found 1 design units, including 1 entities, in source file read.v" { { "Info" "ISGN_ENTITY_NAME" "1 read " "Found entity 1: read" {  } { { "read.v" "" { Text "C:/intelFPGA_lite/pipelined/read.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp.v 2 2 " "Found 2 design units, including 2 entities, in source file pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 pp " "Found entity 1: pp" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010077 ""} { "Info" "ISGN_ENTITY_NAME" "2 prog_cache " "Found entity 2: prog_cache" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710226010077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_operand_1 pp.v(27) " "Verilog HDL Implicit Net warning at pp.v(27): created implicit net for \"in_operand_1\"" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_operand_2 pp.v(27) " "Verilog HDL Implicit Net warning at pp.v(27): created implicit net for \"in_operand_2\"" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_opr_1 pp.v(27) " "Verilog HDL Implicit Net warning at pp.v(27): created implicit net for \"in_opr_1\"" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_opr_2 pp.v(27) " "Verilog HDL Implicit Net warning at pp.v(27): created implicit net for \"in_opr_2\"" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_opr_s pp.v(27) " "Verilog HDL Implicit Net warning at pp.v(27): created implicit net for \"in_opr_s\"" {  } { { "pp.v" "" { Text "C:/intelFPGA_lite/pipelined/pp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710226010077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "program_counter " "Elaborating entity \"program_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710226010094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/pipelined/output_files/pp.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/pipelined/output_files/pp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710226010138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710226010141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 12:16:50 2024 " "Processing ended: Tue Mar 12 12:16:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710226010141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710226010141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710226010141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710226010141 ""}
