// Seed: 2171788557
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6
);
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output uwire id_6,
    output logic id_7
);
  assign id_3 = id_0;
  module_0(
      id_2, id_6, id_6, id_0, id_6, id_4, id_5
  );
  always_comb @(*) begin
    id_7 <= 1;
  end
endmodule
