

================================================================
== Vitis HLS Report for 'fir_Pipeline_MAC'
================================================================
* Date:           Sun Apr  2 17:55:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |      130|      130|         4|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4398|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     286|   4493|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_8s_32_2_1_U3  |mul_32s_8s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |acc_1_fu_156_p2       |         +|   0|  0|    39|          32|          32|
    |add_ln35_fu_134_p2    |         +|   0|  0|    15|           8|           2|
    |lshr_ln232_fu_124_p2  |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln36_fu_102_p2   |      lshr|   0|  0|  2171|        4068|        4096|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  4398|        5133|        5156|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_44                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_1_fu_48                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_44                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_48                         |   8|   0|    8|          0|
    |mul_ln36_reg_204                  |  32|   0|   32|          0|
    |tmp_reg_185                       |   1|   0|    1|          0|
    |tmp_reg_185_pp0_iter1_reg         |   1|   0|    1|          0|
    |trunc_ln232_reg_194               |   8|   0|    8|          0|
    |trunc_ln36_1_reg_189              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 121|   0|  121|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+----------------+-----+------+------------+------------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|tmp_2           |   in|  1024|     ap_none|             tmp_2|        scalar|
|acc_out         |  out|    32|      ap_vld|           acc_out|       pointer|
|acc_out_ap_vld  |  out|     1|      ap_vld|           acc_out|       pointer|
+----------------+-----+------+------------+------------------+--------------+

