 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:52:25 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_14 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_14/CK (DFF_X1)                                      0.0000     0.0000 r
  R_14/QN (DFF_X1)                                      0.4075     0.4075 r
  U616/Z (CLKBUF_X3)                                    0.1575     0.5650 r
  U1174/ZN (XNOR2_X2)                                   0.3109     0.8758 r
  U1175/ZN (XNOR2_X2)                                   0.3182     1.1940 r
  U1064/ZN (XNOR2_X2)                                   0.3181     1.5122 r
  U885/ZN (INV_X1)                                      0.0861     1.5982 f
  U1062/ZN (NAND3_X2)                                   0.1179     1.7162 r
  U1061/ZN (NAND2_X2)                                   0.0710     1.7872 f
  U1088/ZN (NAND2_X2)                                   0.1033     1.8905 r
  U1085/ZN (NAND2_X2)                                   0.0591     1.9496 f
  U1084/ZN (NAND2_X2)                                   0.0829     2.0325 r
  U1083/ZN (NAND2_X2)                                   0.0588     2.0913 f
  dut_sram_write_data_reg[4]/D (DFF_X2)                 0.0000     2.0913 f
  data arrival time                                                2.0913

  clock clk (rise edge)                                 2.4390     2.4390
  clock network delay (ideal)                           0.0000     2.4390
  clock uncertainty                                    -0.0500     2.3890
  dut_sram_write_data_reg[4]/CK (DFF_X2)                0.0000     2.3890 r
  library setup time                                   -0.2977     2.0913
  data required time                                               2.0913
  --------------------------------------------------------------------------
  data required time                                               2.0913
  data arrival time                                               -2.0913
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
