/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSEDSIGNAL */
/* verilator lint_off UNDRIVEN */
/* verilator lint_off UNOPTFLAT */
/* verilator lint_off WIDTHEXPAND */
// Generated by CIRCT firtool-1.43.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module dataArray_combMem(	// src/main/scala/rv32e/cache/icache.scala:127:33
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:127];	// src/main/scala/rv32e/cache/icache.scala:127:33
  reg        _GEN;	// src/main/scala/rv32e/cache/icache.scala:127:33
  reg [6:0]  _GEN_0;	// src/main/scala/rv32e/cache/icache.scala:127:33
  always @(posedge R0_clk) begin	// src/main/scala/rv32e/cache/icache.scala:127:33
    _GEN <= R0_en;	// src/main/scala/rv32e/cache/icache.scala:127:33
    _GEN_0 <= R0_addr;	// src/main/scala/rv32e/cache/icache.scala:127:33
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/rv32e/cache/icache.scala:127:33
    if (W0_en)	// src/main/scala/rv32e/cache/icache.scala:127:33
      Memory[W0_addr] <= W0_data;	// src/main/scala/rv32e/cache/icache.scala:127:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/rv32e/cache/icache.scala:127:33
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/icache.scala:127:33
      reg [31:0] _RANDOM;	// src/main/scala/rv32e/cache/icache.scala:127:33
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/rv32e/cache/icache.scala:127:33
    initial begin	// src/main/scala/rv32e/cache/icache.scala:127:33
      `INIT_RANDOM_PROLOG_	// src/main/scala/rv32e/cache/icache.scala:127:33
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/rv32e/cache/icache.scala:127:33
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/rv32e/cache/icache.scala:127:33
          Memory[i[6:0]] = _RANDOM_MEM;	// src/main/scala/rv32e/cache/icache.scala:127:33
        end	// src/main/scala/rv32e/cache/icache.scala:127:33
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/icache.scala:127:33
        _RANDOM = {`RANDOM};	// src/main/scala/rv32e/cache/icache.scala:127:33
        _GEN = _RANDOM[0];	// src/main/scala/rv32e/cache/icache.scala:127:33
        _GEN_0 = _RANDOM[7:1];	// src/main/scala/rv32e/cache/icache.scala:127:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _GEN ? Memory[_GEN_0] : 32'bx;	// src/main/scala/rv32e/cache/icache.scala:127:33
endmodule

// VCS coverage exclude_file
module dataArray_combMem_0(	// src/main/scala/rv32e/cache/dcache.scala:30:33
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [6:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [6:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:127];	// src/main/scala/rv32e/cache/dcache.scala:30:33
  reg        _GEN;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  reg [6:0]  _GEN_0;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  always @(posedge R0_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:30:33
    _GEN <= R0_en;	// src/main/scala/rv32e/cache/dcache.scala:30:33
    _GEN_0 <= R0_addr;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  end // always @(posedge)
  reg        _GEN_1;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  reg [6:0]  _GEN_2;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  always @(posedge R1_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:30:33
    _GEN_1 <= R1_en;	// src/main/scala/rv32e/cache/dcache.scala:30:33
    _GEN_2 <= R1_addr;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/rv32e/cache/dcache.scala:30:33
    if (W0_en)	// src/main/scala/rv32e/cache/dcache.scala:30:33
      Memory[W0_addr] <= W0_data;	// src/main/scala/rv32e/cache/dcache.scala:30:33
    if (W1_en)	// src/main/scala/rv32e/cache/dcache.scala:30:33
      Memory[W1_addr] <= W1_data;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/rv32e/cache/dcache.scala:30:33
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/dcache.scala:30:33
      reg [31:0] _RANDOM;	// src/main/scala/rv32e/cache/dcache.scala:30:33
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/rv32e/cache/dcache.scala:30:33
    initial begin	// src/main/scala/rv32e/cache/dcache.scala:30:33
      `INIT_RANDOM_PROLOG_	// src/main/scala/rv32e/cache/dcache.scala:30:33
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/rv32e/cache/dcache.scala:30:33
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/rv32e/cache/dcache.scala:30:33
          Memory[i[6:0]] = _RANDOM_MEM;	// src/main/scala/rv32e/cache/dcache.scala:30:33
        end	// src/main/scala/rv32e/cache/dcache.scala:30:33
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/rv32e/cache/dcache.scala:30:33
        _RANDOM = {`RANDOM};	// src/main/scala/rv32e/cache/dcache.scala:30:33
        _GEN = _RANDOM[0];	// src/main/scala/rv32e/cache/dcache.scala:30:33
        _GEN_0 = _RANDOM[7:1];	// src/main/scala/rv32e/cache/dcache.scala:30:33
        _GEN_1 = _RANDOM[8];	// src/main/scala/rv32e/cache/dcache.scala:30:33
        _GEN_2 = _RANDOM[15:9];	// src/main/scala/rv32e/cache/dcache.scala:30:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _GEN ? Memory[_GEN_0] : 32'bx;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  assign R1_data = _GEN_1 ? Memory[_GEN_2] : 32'bx;	// src/main/scala/rv32e/cache/dcache.scala:30:33
endmodule

module IDU(	// <stdin>:3:10
  input         from_IFU_valid,	// src/main/scala/rv32e/IDU.scala:14:23
  input  [31:0] from_IFU_bits_inst,	// src/main/scala/rv32e/IDU.scala:14:23
                from_IFU_bits_pc,	// src/main/scala/rv32e/IDU.scala:14:23
  output        to_ISU_valid,	// src/main/scala/rv32e/IDU.scala:15:23
  output [31:0] to_ISU_bits_imm,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_pc,	// src/main/scala/rv32e/IDU.scala:15:23
  output [4:0]  to_ISU_bits_rs1,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rs2,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rd,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/IDU.scala:15:23
  output [1:0]  to_ISU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_mdu_op	// src/main/scala/rv32e/IDU.scala:15:23
);

  wire [19:0]      _GEN = {20{from_IFU_bits_inst[31]}};	// src/main/scala/rv32e/IDU.scala:30:{29,52}
  wire [29:0]      _GEN_0 = ~(from_IFU_bits_inst[31:2]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rv32e/IDU.scala:14:23
  wire [7:0]       _GEN_1 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_2 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_3 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_4 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_5 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_6 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0]      _GEN_7 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_8 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]       _GEN_9 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_10 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_11 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_12 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_13 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [6:0]       _GEN_14 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     from_IFU_bits_inst[3],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_15 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     _GEN_0[19],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_16 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_17 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_18 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_19 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_20 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_21 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_22 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_23 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[13],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_24 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_25 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_26 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_27 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_28 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[11],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_29 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [12:0]      _GEN_30 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[14],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_31 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_32 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_33 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_34 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_35 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [31:0]      _GEN_36 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     from_IFU_bits_inst[20],
     _GEN_0[19],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_37 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_38 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_39 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     _GEN_0[12],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_40 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_41 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[10],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     from_IFU_bits_inst[21],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_42 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     from_IFU_bits_inst[21],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_43 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_44 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_45 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0][31:0] _GEN_46 =
    {{32'h0},
     {32'h0},
     {{{12{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[19:12],
       from_IFU_bits_inst[20],
       from_IFU_bits_inst[30:21],
       1'h0}},
     {{from_IFU_bits_inst[31:12], 12'h0}},
     {{_GEN,
       from_IFU_bits_inst[7],
       from_IFU_bits_inst[30:25],
       from_IFU_bits_inst[11:8],
       1'h0}},
     {{_GEN, from_IFU_bits_inst[31:25], from_IFU_bits_inst[11:7]}},
     {{_GEN, from_IFU_bits_inst[31:20]}},
     {32'h0}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IDU.scala:30:{24,29,52,77}, :31:{24,77,105}, :32:{24,77,100,128}, :33:{24,43,57}, :34:{24,101,129,153}
  assign to_ISU_valid = from_IFU_valid;	// <stdin>:3:10
  assign to_ISU_bits_imm =
    _GEN_46[{{&_GEN_1,
              &_GEN_2,
              &_GEN_4,
              &_GEN_6,
              &_GEN_7,
              &_GEN_10,
              &_GEN_13,
              &_GEN_20,
              &_GEN_21,
              &_GEN_25,
              &_GEN_30,
              &_GEN_32,
              &_GEN_34,
              &_GEN_41} == 14'h0,
             {&_GEN_1,
              &{from_IFU_bits_inst[0],
                from_IFU_bits_inst[1],
                _GEN_0[0],
                _GEN_0[1],
                _GEN_0[3],
                _GEN_0[4],
                _GEN_0[10],
                _GEN_0[12]},
              &_GEN_4,
              &_GEN_6,
              &_GEN_7,
              &_GEN_9,
              &_GEN_13,
              &_GEN_14,
              &_GEN_20,
              &_GEN_21,
              &_GEN_25,
              &_GEN_30,
              &_GEN_34,
              &_GEN_41} == 14'h0,
             |{&_GEN_3,
               &_GEN_5,
               &_GEN_12,
               &_GEN_13,
               &_GEN_14,
               &_GEN_16,
               &_GEN_17,
               &_GEN_19,
               &_GEN_20,
               &_GEN_22,
               &_GEN_25,
               &_GEN_26,
               &_GEN_28,
               &_GEN_29,
               &_GEN_33,
               &_GEN_35,
               &_GEN_42,
               &_GEN_44}}];	// <stdin>:3:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:111:36
  assign to_ISU_bits_pc = from_IFU_bits_pc;	// <stdin>:3:10
  assign to_ISU_bits_rs1 = from_IFU_bits_inst[19:15];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:119:42
  assign to_ISU_bits_rs2 = from_IFU_bits_inst[24:20];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:120:42
  assign to_ISU_bits_rd = from_IFU_bits_inst[11:7];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:31:105
  assign to_ISU_bits_ctrl_sig_reg_wen =
    |{&_GEN_3,
      &_GEN_5,
      &_GEN_8,
      &_GEN_9,
      &_GEN_13,
      &_GEN_14,
      &_GEN_16,
      &_GEN_17,
      &_GEN_18,
      &_GEN_20,
      &_GEN_22,
      &_GEN_23,
      &_GEN_25,
      &_GEN_26,
      &_GEN_27,
      &_GEN_28,
      &_GEN_29,
      &_GEN_31,
      &_GEN_37,
      &_GEN_38,
      &_GEN_39,
      &_GEN_40,
      &_GEN_43,
      &_GEN_44,
      &_GEN_45};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_fu_op =
    {|{&_GEN_3,
       &_GEN_11,
       &_GEN_15,
       &_GEN_16,
       &_GEN_20,
       &_GEN_24,
       &_GEN_25,
       &_GEN_28,
       &_GEN_36,
       &_GEN_42},
     |{&_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_19,
       &_GEN_33,
       &_GEN_35,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40},
     |{&_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_15,
       &_GEN_17,
       &_GEN_18,
       &_GEN_19,
       &_GEN_20,
       &_GEN_22,
       &_GEN_23,
       &_GEN_25,
       &_GEN_26,
       &_GEN_27,
       &_GEN_29,
       &_GEN_31,
       &_GEN_33,
       &_GEN_35,
       &_GEN_36,
       &_GEN_42,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:136:50
  assign to_ISU_bits_ctrl_sig_mem_wen = |{&_GEN_11, &_GEN_24};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_is_ebreak = &_GEN_36;	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}
  assign to_ISU_bits_ctrl_sig_not_impl =
    {&_GEN_1,
     &_GEN_2,
     &_GEN_4,
     &_GEN_6,
     &_GEN_7,
     &_GEN_9,
     &_GEN_10,
     &{from_IFU_bits_inst[0],
       from_IFU_bits_inst[1],
       _GEN_0[0],
       _GEN_0[1],
       from_IFU_bits_inst[5],
       _GEN_0[5],
       _GEN_0[6],
       _GEN_0[7],
       _GEN_0[8],
       _GEN_0[9],
       _GEN_0[11],
       _GEN_0[12],
       _GEN_0[13],
       _GEN_0[14],
       _GEN_0[15],
       _GEN_0[16],
       _GEN_0[17],
       _GEN_0[19],
       _GEN_0[20],
       _GEN_0[21],
       _GEN_0[22],
       _GEN_0[23],
       _GEN_0[24],
       _GEN_0[25],
       _GEN_0[26],
       _GEN_0[27],
       _GEN_0[28],
       _GEN_0[29]},
     &_GEN_13,
     &_GEN_14,
     &_GEN_20,
     &_GEN_21,
     &_GEN_25,
     &_GEN_30,
     &_GEN_32,
     &_GEN_34,
     &_GEN_41} == 17'h0;	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_src1_op =
    {|{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_11,
       &_GEN_13,
       &_GEN_16,
       &_GEN_17,
       &_GEN_18,
       &_GEN_22,
       &_GEN_23,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &_GEN_29,
       &_GEN_31,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45},
     |{&{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         from_IFU_bits_inst[2],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[3],
         _GEN_0[4]},
       &_GEN_12,
       &_GEN_14,
       &_GEN_19,
       &_GEN_33,
       &_GEN_35}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:132:50
  assign to_ISU_bits_ctrl_sig_src2_op =
    {|{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_17,
       &_GEN_18,
       &_GEN_19,
       &_GEN_22,
       &_GEN_23,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &_GEN_29,
       &_GEN_31,
       &_GEN_33,
       &_GEN_35,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45},
     |{&_GEN_3,
       &_GEN_5,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_17,
       &_GEN_19,
       &_GEN_22,
       &_GEN_24,
       &_GEN_26,
       &_GEN_28,
       &_GEN_29,
       &_GEN_33,
       &_GEN_35,
       &_GEN_44}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:131:50
  assign to_ISU_bits_ctrl_sig_alu_op =
    {|{&_GEN_17, &_GEN_18, &_GEN_44, &_GEN_45},
     |{&_GEN_22, &_GEN_23, &_GEN_29, &_GEN_31},
     |{&_GEN_22, &_GEN_23, &_GEN_26, &_GEN_27, &_GEN_43, &_GEN_44, &_GEN_45},
     |{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_19,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[3],
         _GEN_0[4],
         _GEN_0[11],
         from_IFU_bits_inst[14],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &_GEN_33,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         from_IFU_bits_inst[14],
         _GEN_0[23],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &_GEN_35}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:133:50
  assign to_ISU_bits_ctrl_sig_lsu_op =
    {&_GEN_24,
     |{&_GEN_11, &_GEN_28},
     |{&_GEN_11,
       &_GEN_16,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         _GEN_0[3],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         _GEN_0[12]}},
     |{&_GEN_3,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         _GEN_0[12]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         _GEN_0[3],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         from_IFU_bits_inst[14]}}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:135:50
  assign to_ISU_bits_ctrl_sig_bru_op =
    {&_GEN_35,
     |{&_GEN_19, &_GEN_33},
     |{&_GEN_12,
       &_GEN_13,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         from_IFU_bits_inst[14]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[14]}},
     |{&_GEN_12, &_GEN_14, &_GEN_33}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:134:50
  assign to_ISU_bits_ctrl_sig_csr_op =
    {&_GEN_25, |{&_GEN_20, &_GEN_42}, |{&_GEN_15, &_GEN_20}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:126:50
  assign to_ISU_bits_ctrl_sig_mdu_op =
    {&_GEN_40,
     |{&_GEN_39,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[11],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]}},
     |{&_GEN_38,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]}},
     &_GEN_37};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:125:50
endmodule

// external module RegisterFileBB

module RegFile(	// <stdin>:2015:10
  input         clock,	// <stdin>:2016:11
                reset,	// <stdin>:2017:11
  input  [4:0]  io_in_rs1,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_in_rs2,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_in_rd,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  input  [31:0] io_in_wdata,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  input         io_in_reg_wen,	// src/main/scala/rv32e/utils/regfile.scala:43:16
  output [31:0] io_out_rdata1,	// src/main/scala/rv32e/utils/regfile.scala:43:16
                io_out_rdata2	// src/main/scala/rv32e/utils/regfile.scala:43:16
);

  RegisterFileBB regfile (	// src/main/scala/rv32e/utils/regfile.scala:48:25
    .clock   (clock),
    .reset   (reset),
    .rs1     (io_in_rs1),
    .rs2     (io_in_rs2),
    .rd      (io_in_rd),
    .wdata   (io_in_wdata),
    .reg_wen (io_in_reg_wen),
    .rdata1  (io_out_rdata1),
    .rdata2  (io_out_rdata2)
  );
endmodule

module ISU(	// <stdin>:2031:10
  input         clock,	// <stdin>:2032:11
                reset,	// <stdin>:2033:11
                from_IDU_valid,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [31:0] from_IDU_bits_imm,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_pc,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [4:0]  from_IDU_bits_rs1,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_rs2,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_rd,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_IDU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [2:0]  from_IDU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_IDU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [1:0]  from_IDU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [3:0]  from_IDU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/ISU.scala:12:22
                from_IDU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [2:0]  from_IDU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input  [3:0]  from_IDU_bits_ctrl_sig_mdu_op,	// src/main/scala/rv32e/ISU.scala:12:22
  input         from_WBU_bits_reg_wen,	// src/main/scala/rv32e/ISU.scala:13:22
  input  [31:0] from_WBU_bits_wdata,	// src/main/scala/rv32e/ISU.scala:13:22
  input  [4:0]  from_WBU_bits_rd,	// src/main/scala/rv32e/ISU.scala:13:22
  output        to_EXU_valid,	// src/main/scala/rv32e/ISU.scala:14:22
  output [31:0] to_EXU_bits_imm,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_pc,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_rdata1,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_rdata2,	// src/main/scala/rv32e/ISU.scala:14:22
  output [4:0]  to_EXU_bits_rd,	// src/main/scala/rv32e/ISU.scala:14:22
  output        to_EXU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/ISU.scala:14:22
  output [2:0]  to_EXU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output        to_EXU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/ISU.scala:14:22
  output [1:0]  to_EXU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [3:0]  to_EXU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/ISU.scala:14:22
                to_EXU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [2:0]  to_EXU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/ISU.scala:14:22
  output [3:0]  to_EXU_bits_ctrl_sig_mdu_op	// src/main/scala/rv32e/ISU.scala:14:22
);

  RegFile RegFile_i (	// src/main/scala/rv32e/ISU.scala:20:37
    .clock         (clock),
    .reset         (reset),
    .io_in_rs1     (from_IDU_bits_rs1),
    .io_in_rs2     (from_IDU_bits_rs2),
    .io_in_rd      (from_WBU_bits_rd),
    .io_in_wdata   (from_WBU_bits_wdata),
    .io_in_reg_wen (from_WBU_bits_reg_wen),
    .io_out_rdata1 (to_EXU_bits_rdata1),
    .io_out_rdata2 (to_EXU_bits_rdata2)
  );
  assign to_EXU_valid = from_IDU_valid;	// <stdin>:2031:10
  assign to_EXU_bits_imm = from_IDU_bits_imm;	// <stdin>:2031:10
  assign to_EXU_bits_pc = from_IDU_bits_pc;	// <stdin>:2031:10
  assign to_EXU_bits_rd = from_IDU_bits_rd;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_reg_wen = from_IDU_bits_ctrl_sig_reg_wen;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_fu_op = from_IDU_bits_ctrl_sig_fu_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_mem_wen = from_IDU_bits_ctrl_sig_mem_wen;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_is_ebreak = from_IDU_bits_ctrl_sig_is_ebreak;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_not_impl = from_IDU_bits_ctrl_sig_not_impl;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_src1_op = from_IDU_bits_ctrl_sig_src1_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_src2_op = from_IDU_bits_ctrl_sig_src2_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_alu_op = from_IDU_bits_ctrl_sig_alu_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_lsu_op = from_IDU_bits_ctrl_sig_lsu_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_bru_op = from_IDU_bits_ctrl_sig_bru_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_csr_op = from_IDU_bits_ctrl_sig_csr_op;	// <stdin>:2031:10
  assign to_EXU_bits_ctrl_sig_mdu_op = from_IDU_bits_ctrl_sig_mdu_op;	// <stdin>:2031:10
endmodule

module Alu(	// <stdin>:2056:10
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/alu.scala:22:16
                io_in_src2,	// src/main/scala/rv32e/fu/alu.scala:22:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/alu.scala:22:16
  output [31:0] io_out_result	// src/main/scala/rv32e/fu/alu.scala:22:16
);

  wire [62:0]       _GEN = {31'h0, io_in_src1} << io_in_src2[4:0];	// src/main/scala/rv32e/fu/alu.scala:31:25, :43:42
  wire [31:0]       _GEN_0 = {27'h0, io_in_src2[4:0]};	// src/main/scala/rv32e/fu/alu.scala:31:25, :44:42
  wire [15:0][31:0] _GEN_1 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {$signed($signed(io_in_src1) >>> _GEN_0)},
     {io_in_src1 >> _GEN_0},
     {_GEN[31:0]},
     {{31'h0, io_in_src1 < io_in_src2}},
     {{31'h0, $signed(io_in_src1) < $signed(io_in_src2)}},
     {io_in_src1 ^ io_in_src2},
     {io_in_src1 | io_in_src2},
     {io_in_src1 & io_in_src2},
     {io_in_src1 - io_in_src2},
     {io_in_src1 + io_in_src2},
     {32'h0}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/alu.scala:36:42, :37:42, :38:42, :39:42, :40:42, :41:49, :42:42, :43:42, :44:42, :45:49
  assign io_out_result = _GEN_1[io_in_op];	// <stdin>:2056:10, src/main/scala/chisel3/util/Mux.scala:77:13
endmodule

module Mdu(	// <stdin>:2102:10
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/mdu.scala:22:16
                io_in_src2,	// src/main/scala/rv32e/fu/mdu.scala:22:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/mdu.scala:22:16
  output [31:0] io_out_result	// src/main/scala/rv32e/fu/mdu.scala:22:16
);

  wire [63:0] _GEN = {32'h0, io_in_src2};	// src/main/scala/rv32e/fu/mdu.scala:36:44
  wire [63:0] _GEN_0 = {32'h0, io_in_src1} * _GEN;	// src/main/scala/rv32e/fu/mdu.scala:36:44
  wire [63:0] _GEN_1 = {{32{io_in_src1[31]}}, io_in_src1};	// src/main/scala/rv32e/fu/mdu.scala:37:52
  wire [63:0] _GEN_2 = _GEN_1 * {{32{io_in_src2[31]}}, io_in_src2};	// src/main/scala/rv32e/fu/mdu.scala:37:52
  wire [63:0] _GEN_3 = _GEN_1 * _GEN;	// src/main/scala/rv32e/fu/mdu.scala:36:44, :37:52, :38:52
  wire [32:0] _GEN_4 =
    $signed({io_in_src1[31], io_in_src1}) / $signed({io_in_src2[31], io_in_src2});	// src/main/scala/rv32e/fu/mdu.scala:37:52, :40:51
  assign io_out_result =
    io_in_op == 4'h8
      ? io_in_src1 % io_in_src2
      : io_in_op == 4'h7
          ? $signed(io_in_src1) % $signed(io_in_src2)
          : io_in_op == 4'h6
              ? io_in_src1 / io_in_src2
              : io_in_op == 4'h5
                  ? _GEN_4[31:0]
                  : io_in_op == 4'h4
                      ? _GEN_0[63:32]
                      : io_in_op == 4'h3
                          ? _GEN_3[63:32]
                          : io_in_op == 4'h2
                              ? _GEN_2[63:32]
                              : io_in_op == 4'h1 ? _GEN_0[31:0] : 32'h0;	// <stdin>:2102:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/mdu.scala:36:44, :37:{52,71}, :38:{52,64}, :39:57, :40:51, :41:44, :42:51, :43:44
endmodule

module Bru(	// <stdin>:2153:10
  input  [31:0] io_in_src1,	// src/main/scala/rv32e/fu/bru.scala:23:16
                io_in_src2,	// src/main/scala/rv32e/fu/bru.scala:23:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/bru.scala:23:16
  output        io_out_ctrl_br	// src/main/scala/rv32e/fu/bru.scala:23:16
);

  assign io_out_ctrl_br =
    io_in_op == 4'h8
      ? io_in_src1 >= io_in_src2
      : io_in_op == 4'h7
          ? io_in_src1 < io_in_src2
          : io_in_op == 4'h6
              ? $signed(io_in_src1) >= $signed(io_in_src2)
              : io_in_op == 4'h5
                  ? $signed(io_in_src1) < $signed(io_in_src2)
                  : io_in_op == 4'h4
                      ? io_in_src1 != io_in_src2
                      : io_in_op == 4'h3
                          ? io_in_src1 == io_in_src2
                          : io_in_op == 4'h2 | io_in_op == 4'h1;	// <stdin>:2153:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/bru.scala:35:44, :36:44, :37:51, :38:51, :39:51, :40:51
endmodule

module Lsu_cache(	// <stdin>:2186:10
  input         clock,	// <stdin>:2187:11
                reset,	// <stdin>:2188:11
                io_in_valid,	// src/main/scala/rv32e/fu/lsu.scala:297:16
                io_in_mem_wen,	// src/main/scala/rv32e/fu/lsu.scala:297:16
  input  [31:0] io_in_addr,	// src/main/scala/rv32e/fu/lsu.scala:297:16
                io_in_wdata,	// src/main/scala/rv32e/fu/lsu.scala:297:16
  input  [3:0]  io_in_op,	// src/main/scala/rv32e/fu/lsu.scala:297:16
  input         to_cache_ready,	// src/main/scala/rv32e/fu/lsu.scala:301:24
                from_cache_valid,	// src/main/scala/rv32e/fu/lsu.scala:302:24
  input  [31:0] from_cache_bits_data,	// src/main/scala/rv32e/fu/lsu.scala:302:24
  input         from_cache_bits_bresp,	// src/main/scala/rv32e/fu/lsu.scala:302:24
  output [31:0] io_out_rdata,	// src/main/scala/rv32e/fu/lsu.scala:297:16
  output        io_out_end,	// src/main/scala/rv32e/fu/lsu.scala:297:16
                io_out_idle,	// src/main/scala/rv32e/fu/lsu.scala:297:16
                to_cache_valid,	// src/main/scala/rv32e/fu/lsu.scala:301:24
  output [31:0] to_cache_bits_addr,	// src/main/scala/rv32e/fu/lsu.scala:301:24
                to_cache_bits_wdata,	// src/main/scala/rv32e/fu/lsu.scala:301:24
  output        to_cache_bits_is_write,	// src/main/scala/rv32e/fu/lsu.scala:301:24
  output [31:0] to_cache_bits_wmask	// src/main/scala/rv32e/fu/lsu.scala:301:24
);

  reg  [2:0]       state_lsu;	// src/main/scala/rv32e/fu/lsu.scala:306:28
  wire             _GEN = state_lsu == 3'h3;	// src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :311:31
  wire             _GEN_0 = state_lsu == 3'h4;	// src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :328:29
  wire             _GEN_1 = io_in_addr[1:0] == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:342:31
  wire [3:0][31:0] _GEN_2 =
    {{{{24{from_cache_bits_data[31]}}, from_cache_bits_data[31:24]}},
     {{{24{from_cache_bits_data[23]}}, from_cache_bits_data[23:16]}},
     {{{24{from_cache_bits_data[15]}}, from_cache_bits_data[15:8]}},
     {{{24{from_cache_bits_data[7]}}, from_cache_bits_data[7:0]}}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:356:{19,24,42,62}, :357:{19,24,42,62}, :358:{19,24,42,62}, :359:{19,24,42,62}
  wire [3:0][7:0]  _GEN_3 =
    {{from_cache_bits_data[31:24]},
     {from_cache_bits_data[23:16]},
     {from_cache_bits_data[15:8]},
     {from_cache_bits_data[7:0]}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:356:62, :357:62, :358:62, :359:62, :363:19, :364:19, :365:19, :366:19
  wire             _GEN_4 = io_in_addr[1:0] == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:342:31
  wire             _to_cache_valid_output = _GEN | state_lsu == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :313:31
  always @(posedge clock) begin	// <stdin>:2187:11
    if (reset)	// <stdin>:2187:11
      state_lsu <= 3'h0;	// src/main/scala/rv32e/fu/lsu.scala:306:28
    else begin	// <stdin>:2187:11
      automatic logic            _GEN_5 = to_cache_ready & _to_cache_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13
      automatic logic            _GEN_6;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic [7:0][2:0] _GEN_7;	// src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :309:32, :320:23, :323:23, :328:23, :331:23, :335:23
      _GEN_6 = (_GEN_0 | state_lsu == 3'h2) & from_cache_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :320:29
      _GEN_7 =
        {{state_lsu},
         {state_lsu},
         {3'h0},
         {{2'h2, _GEN_6 & from_cache_bits_bresp}},
         {_GEN_5 ? 3'h4 : 3'h3},
         {_GEN_6 ? 3'h5 : 3'h2},
         {_GEN_5 ? 3'h2 : 3'h1},
         {io_in_valid ? {1'h0, io_in_mem_wen, 1'h1} : 3'h0}};	// <stdin>:2186:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :309:32, :310:38, :311:31, :313:31, :316:27, :320:{23,29}, :323:{23,29}, :328:{23,29}, :331:{23,29,46}, :335:23
      state_lsu <= _GEN_7[state_lsu];	// src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :309:32, :320:23, :323:23, :328:23, :331:23, :335:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2186:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2186:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2186:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2186:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:2186:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2186:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2186:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2186:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:2186:10
        state_lsu = _RANDOM[/*Zero width*/ 1'b0][2:0];	// <stdin>:2186:10, src/main/scala/rv32e/fu/lsu.scala:306:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2186:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2186:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_rdata =
    io_in_op == 4'h3
      ? from_cache_bits_data
      : io_in_op == 4'h5
          ? (_GEN_1
               ? {16'h0, from_cache_bits_data[31:16]}
               : _GEN_4 ? {16'h0, from_cache_bits_data[15:0]} : 32'h0)
          : io_in_op == 4'h2
              ? (_GEN_1
                   ? {{16{from_cache_bits_data[31]}}, from_cache_bits_data[31:16]}
                   : _GEN_4
                       ? {{16{from_cache_bits_data[15]}}, from_cache_bits_data[15:0]}
                       : 32'h0)
              : io_in_op == 4'h4
                  ? {24'h0, _GEN_3[io_in_addr[1:0]]}
                  : io_in_op == 4'h1 ? _GEN_2[io_in_addr[1:0]] : 32'h0;	// <stdin>:2186:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:342:31, :356:24, :357:42, :359:42, :363:19, :364:19, :365:19, :366:19, :370:{19,24,62}, :371:{19,24,62}, :375:19, :376:19
  assign io_out_end = state_lsu == 3'h5;	// <stdin>:2186:10, src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24, :323:29
  assign io_out_idle = state_lsu == 3'h0;	// <stdin>:2186:10, src/main/scala/rv32e/fu/lsu.scala:306:28, :307:24
  assign to_cache_valid = _to_cache_valid_output;	// <stdin>:2186:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign to_cache_bits_addr = io_in_addr;	// <stdin>:2186:10
  assign to_cache_bits_wdata = io_in_wdata;	// <stdin>:2186:10
  assign to_cache_bits_is_write = _GEN_0 | _GEN;	// <stdin>:2186:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:307:24
  assign to_cache_bits_wmask =
    io_in_op == 4'h8
      ? 32'hFFFFFFFF
      : io_in_op == 4'h7
          ? (_GEN_1 ? 32'hFFFF0000 : {16'h0, {16{_GEN_4}}})
          : io_in_op == 4'h6
              ? ((&(io_in_addr[1:0]))
                   ? 32'hFF000000
                   : {8'h0,
                      _GEN_1
                        ? 24'hFF0000
                        : {8'h0, io_in_addr[1:0] == 2'h1 ? 16'hFF00 : 16'hFF}})
              : 32'h0;	// <stdin>:2186:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/lsu.scala:342:31, :370:24, :398:17
endmodule

module Csr(	// <stdin>:2374:10
  input         clock,	// <stdin>:2375:11
                reset,	// <stdin>:2376:11
  input  [2:0]  io_in_op,	// src/main/scala/rv32e/fu/csr.scala:27:14
  input  [31:0] io_in_cur_pc,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_in_csr_id,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_in_wdata,	// src/main/scala/rv32e/fu/csr.scala:27:14
  output        io_out_csr_br,	// src/main/scala/rv32e/fu/csr.scala:27:14
  output [31:0] io_out_csr_addr,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_r_csr,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mcause,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mepc,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mstatus,	// src/main/scala/rv32e/fu/csr.scala:27:14
                io_out_difftest_mtvec	// src/main/scala/rv32e/fu/csr.scala:27:14
);

  reg  [31:0] reg_mepc;	// src/main/scala/rv32e/fu/csr.scala:32:28
  reg  [31:0] reg_mcause;	// src/main/scala/rv32e/fu/csr.scala:33:28
  reg  [31:0] reg_mstatus;	// src/main/scala/rv32e/fu/csr.scala:34:28
  reg  [31:0] reg_mtvec;	// src/main/scala/rv32e/fu/csr.scala:35:28
  wire        _GEN = io_in_csr_id == 32'h342;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire        _GEN_0 = io_in_op == 3'h1;	// <stdin>:2374:10, src/main/scala/chisel3/util/Mux.scala:77:13
  wire        _GEN_1 = io_in_csr_id == 32'h341;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire        _GEN_2 = io_in_csr_id == 32'h300;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire        _GEN_3 = io_in_op == 3'h2;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire        _GEN_4 = io_in_csr_id == 32'h305;	// src/main/scala/chisel3/util/Mux.scala:77:13
  always @(posedge clock) begin	// <stdin>:2375:11
    if (reset) begin	// <stdin>:2375:11
      reg_mepc <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28
      reg_mcause <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :33:28
      reg_mstatus <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :34:28
      reg_mtvec <= 32'h0;	// src/main/scala/rv32e/fu/csr.scala:32:28, :35:28
    end
    else if (io_in_op == 3'h4) begin	// <stdin>:2374:10, src/main/scala/chisel3/util/Mux.scala:77:13
      reg_mepc <= {32{_GEN_1}} & io_in_wdata | reg_mepc;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:32:28
      reg_mcause <= {32{_GEN}} & io_in_wdata | reg_mcause;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:33:28
      reg_mstatus <= {32{_GEN_2}} & io_in_wdata | reg_mstatus;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:34:28
      reg_mtvec <= {32{_GEN_4}} & io_in_wdata | reg_mtvec;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:35:28
    end
    else begin	// src/main/scala/chisel3/util/Mux.scala:77:13
      automatic logic _GEN_5 = io_in_op == 3'h3;	// src/main/scala/chisel3/util/Mux.scala:77:13
      if (_GEN_5) begin	// src/main/scala/chisel3/util/Mux.scala:77:13
        if (_GEN_1)	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mepc <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:32:28
        if (_GEN)	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mcause <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:33:28
        if (_GEN_2)	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mstatus <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:34:28
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:77:13
        if (_GEN_0) begin	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mepc <= io_in_cur_pc;	// src/main/scala/rv32e/fu/csr.scala:32:28
          reg_mcause <= 32'hB;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:33:28
        end
        if (_GEN_3)	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mstatus <=
            {1'h0,
             reg_mstatus[31:13],
             1'h0,
             reg_mstatus[10:8],
             1'h1,
             reg_mstatus[6:4],
             reg_mstatus[7],
             reg_mstatus[2:0]};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:34:28, :78:{35,48}, :80:48, :82:48, :84:48, :90:49
        else if (_GEN_0)	// src/main/scala/chisel3/util/Mux.scala:77:13
          reg_mstatus <=
            {reg_mstatus[31:13],
             2'h3,
             reg_mstatus[10:8],
             reg_mstatus[3],
             reg_mstatus[6:4],
             1'h0,
             reg_mstatus[2:0]};	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:34:28, :78:{35,48}, :80:48, :81:48, :82:48, :84:48
      end
      if (_GEN_5 & _GEN_4)	// src/main/scala/chisel3/util/Mux.scala:77:13
        reg_mtvec <= io_in_wdata;	// src/main/scala/rv32e/fu/csr.scala:35:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2374:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2374:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2374:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2374:10
      automatic logic [31:0] _RANDOM[0:3];	// <stdin>:2374:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2374:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2374:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2374:10
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// <stdin>:2374:10
        end	// <stdin>:2374:10
        reg_mepc = _RANDOM[2'h0];	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:32:28
        reg_mcause = _RANDOM[2'h1];	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:33:28
        reg_mstatus = _RANDOM[2'h2];	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:34:28
        reg_mtvec = _RANDOM[2'h3];	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:35:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2374:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2374:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_csr_br = _GEN_3 | _GEN_0;	// <stdin>:2374:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign io_out_csr_addr = _GEN_3 ? reg_mepc : _GEN_0 ? reg_mtvec : 32'h0;	// <stdin>:2374:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:32:28, :35:28
  assign io_out_r_csr =
    _GEN_2
      ? reg_mstatus
      : _GEN ? reg_mcause : _GEN_1 ? reg_mepc : _GEN_4 ? reg_mtvec : 32'h0;	// <stdin>:2374:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/fu/csr.scala:32:28, :33:28, :34:28, :35:28
  assign io_out_difftest_mcause = reg_mcause;	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:33:28
  assign io_out_difftest_mepc = reg_mepc;	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:32:28
  assign io_out_difftest_mstatus = reg_mstatus;	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:34:28
  assign io_out_difftest_mtvec = reg_mtvec;	// <stdin>:2374:10, src/main/scala/rv32e/fu/csr.scala:35:28
endmodule

// external module EbreakBB

module ebreak_moudle(	// <stdin>:2509:10
  input is_ebreak	// src/main/scala/rv32e/fu/ebreak.scala:19:23
);

  EbreakBB EbreakBB_i1 (	// src/main/scala/rv32e/fu/ebreak.scala:21:29
    .is_ebreak (is_ebreak)
  );
endmodule

// external module NotImplBB

module not_impl_moudle(	// <stdin>:2521:10
  input not_impl	// src/main/scala/rv32e/fu/not_impl.scala:19:22
);

  NotImplBB NotImplBB_i1 (	// src/main/scala/rv32e/fu/not_impl.scala:21:30
    .not_impl (not_impl)
  );
endmodule

module EXU(	// <stdin>:2529:10
  input         clock,	// <stdin>:2530:11
                reset,	// <stdin>:2531:11
                from_ISU_valid,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [31:0] from_ISU_bits_imm,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_pc,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_rdata1,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_rdata2,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [4:0]  from_ISU_bits_rd,	// src/main/scala/rv32e/EXU.scala:16:22
  input         from_ISU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [2:0]  from_ISU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input         from_ISU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [1:0]  from_ISU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [3:0]  from_ISU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/EXU.scala:16:22
                from_ISU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [2:0]  from_ISU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input  [3:0]  from_ISU_bits_ctrl_sig_mdu_op,	// src/main/scala/rv32e/EXU.scala:16:22
  input         lsu_to_cache_ready,	// src/main/scala/rv32e/EXU.scala:21:28
                lsu_from_cache_valid,	// src/main/scala/rv32e/EXU.scala:22:28
  input  [31:0] lsu_from_cache_bits_data,	// src/main/scala/rv32e/EXU.scala:22:28
  input         lsu_from_cache_bits_bresp,	// src/main/scala/rv32e/EXU.scala:22:28
  output        from_ISU_ready,	// src/main/scala/rv32e/EXU.scala:16:22
                to_WBU_valid,	// src/main/scala/rv32e/EXU.scala:17:22
  output [31:0] to_WBU_bits_alu_result,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_mdu_result,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_lsu_rdata,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_csr_rdata,	// src/main/scala/rv32e/EXU.scala:17:22
                to_WBU_bits_pc,	// src/main/scala/rv32e/EXU.scala:17:22
  output        to_WBU_bits_reg_wen,	// src/main/scala/rv32e/EXU.scala:17:22
  output [4:0]  to_WBU_bits_rd,	// src/main/scala/rv32e/EXU.scala:17:22
  output [2:0]  to_WBU_bits_fu_op,	// src/main/scala/rv32e/EXU.scala:17:22
  output        to_IFU_bits_bru_ctrl_br,	// src/main/scala/rv32e/EXU.scala:18:22
  output [31:0] to_IFU_bits_bru_addr,	// src/main/scala/rv32e/EXU.scala:18:22
  output        to_IFU_bits_csr_ctrl_br,	// src/main/scala/rv32e/EXU.scala:18:22
  output [31:0] to_IFU_bits_csr_addr,	// src/main/scala/rv32e/EXU.scala:18:22
                difftest_mcause,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mepc,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mstatus,	// src/main/scala/rv32e/EXU.scala:19:22
                difftest_mtvec,	// src/main/scala/rv32e/EXU.scala:19:22
  output        lsu_to_cache_valid,	// src/main/scala/rv32e/EXU.scala:21:28
  output [31:0] lsu_to_cache_bits_addr,	// src/main/scala/rv32e/EXU.scala:21:28
                lsu_to_cache_bits_wdata,	// src/main/scala/rv32e/EXU.scala:21:28
  output        lsu_to_cache_bits_is_write,	// src/main/scala/rv32e/EXU.scala:21:28
  output [31:0] lsu_to_cache_bits_wmask	// src/main/scala/rv32e/EXU.scala:21:28
);

  wire        _Lsu_i_io_out_end;	// src/main/scala/rv32e/EXU.scala:28:35
  wire        _Lsu_i_io_out_idle;	// src/main/scala/rv32e/EXU.scala:28:35
  wire [31:0] _Alu_i_io_out_result;	// src/main/scala/rv32e/EXU.scala:24:35
  reg  [1:0]  state;	// src/main/scala/rv32e/EXU.scala:40:24
  wire        _from_ISU_ready_output = state == 2'h0;	// src/main/scala/rv32e/EXU.scala:40:24, :41:20
  always @(posedge clock) begin	// <stdin>:2530:11
    if (reset)	// <stdin>:2530:11
      state <= 2'h0;	// src/main/scala/rv32e/EXU.scala:40:24
    else begin	// <stdin>:2530:11
      automatic logic [3:0][1:0] _GEN =
        {{2'h0},
         {{1'h1, _Lsu_i_io_out_end}},
         {from_ISU_bits_ctrl_sig_fu_op == 3'h4
            ? (_Lsu_i_io_out_idle ? 2'h2 : 2'h1)
            : 2'h3},
         {{1'h0, _from_ISU_ready_output & from_ISU_valid}}};	// <stdin>:2529:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/EXU.scala:28:35, :40:24, :41:20, :43:{19,25}, :47:{48,69}, :48:{23,29}, :50:23, :54:{19,25}, :57:19
      state <= _GEN[state];	// src/main/scala/rv32e/EXU.scala:40:24, :41:20, :43:19, :47:69, :54:19, :57:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2529:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2529:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2529:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2529:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:2529:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2529:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2529:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2529:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:2529:10
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// <stdin>:2529:10, src/main/scala/rv32e/EXU.scala:40:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2529:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2529:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Alu Alu_i (	// src/main/scala/rv32e/EXU.scala:24:35
    .io_in_src1
      (from_ISU_bits_ctrl_sig_src1_op == 2'h1
         ? from_ISU_bits_pc
         : from_ISU_bits_ctrl_sig_src1_op == 2'h2 ? from_ISU_bits_rdata1 : 32'h0),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/EXU.scala:43:25, :48:29
    .io_in_src2
      ((&from_ISU_bits_ctrl_sig_src2_op)
         ? from_ISU_bits_imm
         : from_ISU_bits_ctrl_sig_src2_op == 2'h2 ? from_ISU_bits_rdata2 : 32'h0),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/EXU.scala:48:29
    .io_in_op      (from_ISU_bits_ctrl_sig_alu_op),
    .io_out_result (_Alu_i_io_out_result)
  );
  Mdu Mdu_i (	// src/main/scala/rv32e/EXU.scala:25:35
    .io_in_src1    (from_ISU_bits_rdata1),
    .io_in_src2    (from_ISU_bits_rdata2),
    .io_in_op      (from_ISU_bits_ctrl_sig_mdu_op),
    .io_out_result (to_WBU_bits_mdu_result)
  );
  Bru Bru_i (	// src/main/scala/rv32e/EXU.scala:26:35
    .io_in_src1     (from_ISU_bits_rdata1),
    .io_in_src2     (from_ISU_bits_rdata2),
    .io_in_op       (from_ISU_bits_ctrl_sig_bru_op),
    .io_out_ctrl_br (to_IFU_bits_bru_ctrl_br)
  );
  Lsu_cache Lsu_i (	// src/main/scala/rv32e/EXU.scala:28:35
    .clock                  (clock),
    .reset                  (reset),
    .io_in_valid            (state == 2'h2),	// src/main/scala/rv32e/EXU.scala:40:24, :41:20, :48:29
    .io_in_mem_wen          (from_ISU_bits_ctrl_sig_mem_wen),
    .io_in_addr             (_Alu_i_io_out_result),	// src/main/scala/rv32e/EXU.scala:24:35
    .io_in_wdata            (from_ISU_bits_rdata2),
    .io_in_op               (from_ISU_bits_ctrl_sig_lsu_op),
    .to_cache_ready         (lsu_to_cache_ready),
    .from_cache_valid       (lsu_from_cache_valid),
    .from_cache_bits_data   (lsu_from_cache_bits_data),
    .from_cache_bits_bresp  (lsu_from_cache_bits_bresp),
    .io_out_rdata           (to_WBU_bits_lsu_rdata),
    .io_out_end             (_Lsu_i_io_out_end),
    .io_out_idle            (_Lsu_i_io_out_idle),
    .to_cache_valid         (lsu_to_cache_valid),
    .to_cache_bits_addr     (lsu_to_cache_bits_addr),
    .to_cache_bits_wdata    (lsu_to_cache_bits_wdata),
    .to_cache_bits_is_write (lsu_to_cache_bits_is_write),
    .to_cache_bits_wmask    (lsu_to_cache_bits_wmask)
  );
  Csr Csr_i (	// src/main/scala/rv32e/EXU.scala:29:35
    .clock                   (clock),
    .reset                   (reset),
    .io_in_op                (from_ISU_bits_ctrl_sig_csr_op),
    .io_in_cur_pc            (from_ISU_bits_pc),
    .io_in_csr_id            (from_ISU_bits_imm),
    .io_in_wdata             (from_ISU_bits_rdata1),
    .io_out_csr_br           (to_IFU_bits_csr_ctrl_br),
    .io_out_csr_addr         (to_IFU_bits_csr_addr),
    .io_out_r_csr            (to_WBU_bits_csr_rdata),
    .io_out_difftest_mcause  (difftest_mcause),
    .io_out_difftest_mepc    (difftest_mepc),
    .io_out_difftest_mstatus (difftest_mstatus),
    .io_out_difftest_mtvec   (difftest_mtvec)
  );
  ebreak_moudle ebreak_moudle_i (	// src/main/scala/rv32e/EXU.scala:30:35
    .is_ebreak (from_ISU_bits_ctrl_sig_is_ebreak)
  );
  not_impl_moudle not_impl_moudle_i (	// src/main/scala/rv32e/EXU.scala:31:35
    .not_impl (from_ISU_bits_ctrl_sig_not_impl)
  );
  assign from_ISU_ready = _from_ISU_ready_output;	// <stdin>:2529:10, src/main/scala/rv32e/EXU.scala:41:20
  assign to_WBU_valid = &state;	// <stdin>:2529:10, src/main/scala/rv32e/EXU.scala:40:24, :41:20
  assign to_WBU_bits_alu_result = _Alu_i_io_out_result;	// <stdin>:2529:10, src/main/scala/rv32e/EXU.scala:24:35
  assign to_WBU_bits_pc = from_ISU_bits_pc;	// <stdin>:2529:10
  assign to_WBU_bits_reg_wen = from_ISU_bits_ctrl_sig_reg_wen;	// <stdin>:2529:10
  assign to_WBU_bits_rd = from_ISU_bits_rd;	// <stdin>:2529:10
  assign to_WBU_bits_fu_op = from_ISU_bits_ctrl_sig_fu_op;	// <stdin>:2529:10
  assign to_IFU_bits_bru_addr = _Alu_i_io_out_result;	// <stdin>:2529:10, src/main/scala/rv32e/EXU.scala:24:35
endmodule

module WBU(	// <stdin>:2642:10
  input         from_EXU_valid,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [31:0] from_EXU_bits_alu_result,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_mdu_result,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_lsu_rdata,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_csr_rdata,	// src/main/scala/rv32e/WBU.scala:11:22
                from_EXU_bits_pc,	// src/main/scala/rv32e/WBU.scala:11:22
  input         from_EXU_bits_reg_wen,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [4:0]  from_EXU_bits_rd,	// src/main/scala/rv32e/WBU.scala:11:22
  input  [2:0]  from_EXU_bits_fu_op,	// src/main/scala/rv32e/WBU.scala:11:22
  output        to_ISU_bits_reg_wen,	// src/main/scala/rv32e/WBU.scala:12:22
  output [31:0] to_ISU_bits_wdata,	// src/main/scala/rv32e/WBU.scala:12:22
  output [4:0]  to_ISU_bits_rd,	// src/main/scala/rv32e/WBU.scala:12:22
  output        to_IFU_valid	// src/main/scala/rv32e/WBU.scala:13:22
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {from_EXU_bits_csr_rdata},
     {from_EXU_bits_lsu_rdata},
     {from_EXU_bits_pc + 32'h4},
     {from_EXU_bits_mdu_result},
     {from_EXU_bits_alu_result},
     {32'h0}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/WBU.scala:25:47
  assign to_ISU_bits_reg_wen = from_EXU_valid & from_EXU_bits_reg_wen;	// <stdin>:2642:10, src/main/scala/rv32e/WBU.scala:19:31
  assign to_ISU_bits_wdata = _GEN[from_EXU_bits_fu_op];	// <stdin>:2642:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign to_ISU_bits_rd = from_EXU_bits_rd;	// <stdin>:2642:10
  assign to_IFU_valid = from_EXU_valid;	// <stdin>:2642:10
endmodule

module IFU_cache(	// <stdin>:2670:10
  input         clock,	// <stdin>:2671:11
                reset,	// <stdin>:2672:11
                from_EXU_bits_bru_ctrl_br,	// src/main/scala/rv32e/IFU.scala:143:24
  input  [31:0] from_EXU_bits_bru_addr,	// src/main/scala/rv32e/IFU.scala:143:24
  input         from_EXU_bits_csr_ctrl_br,	// src/main/scala/rv32e/IFU.scala:143:24
  input  [31:0] from_EXU_bits_csr_addr,	// src/main/scala/rv32e/IFU.scala:143:24
  input         from_WBU_valid,	// src/main/scala/rv32e/IFU.scala:144:24
                to_cache_ready,	// src/main/scala/rv32e/IFU.scala:145:24
                from_cache_valid,	// src/main/scala/rv32e/IFU.scala:146:24
  input  [31:0] from_cache_bits_data,	// src/main/scala/rv32e/IFU.scala:146:24
  output        to_IDU_valid,	// src/main/scala/rv32e/IFU.scala:142:24
  output [31:0] to_IDU_bits_inst,	// src/main/scala/rv32e/IFU.scala:142:24
                to_IDU_bits_pc,	// src/main/scala/rv32e/IFU.scala:142:24
  output        to_cache_valid,	// src/main/scala/rv32e/IFU.scala:145:24
  output [31:0] to_cache_bits_addr	// src/main/scala/rv32e/IFU.scala:145:24
);

  reg  [31:0] reg_PC;	// src/main/scala/rv32e/IFU.scala:148:26
  reg  [1:0]  state_ifu;	// src/main/scala/rv32e/IFU.scala:164:28
  wire        _to_cache_valid_output = state_ifu == 2'h0;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IFU.scala:164:28
  wire        _GEN = state_ifu == 2'h1;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IFU.scala:164:28
  wire        _to_IDU_valid_output = state_ifu == 2'h2;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IFU.scala:164:28
  always @(posedge clock) begin	// <stdin>:2671:11
    if (reset) begin	// <stdin>:2671:11
      reg_PC <= 32'h80000000;	// src/main/scala/rv32e/IFU.scala:148:26
      state_ifu <= 2'h0;	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:164:28
    end
    else begin	// <stdin>:2671:11
      automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      _GEN_0 = _to_IDU_valid_output & from_WBU_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (from_EXU_bits_bru_ctrl_br)	// src/main/scala/rv32e/IFU.scala:143:24
          reg_PC <= from_EXU_bits_bru_addr;	// src/main/scala/rv32e/IFU.scala:148:26
        else if (from_EXU_bits_csr_ctrl_br)	// src/main/scala/rv32e/IFU.scala:143:24
          reg_PC <= from_EXU_bits_csr_addr;	// src/main/scala/rv32e/IFU.scala:148:26
        else	// src/main/scala/rv32e/IFU.scala:143:24
          reg_PC <= reg_PC + 32'h4;	// src/main/scala/rv32e/IFU.scala:148:26, :156:27
      end
      if (_to_IDU_valid_output)	// src/main/scala/chisel3/util/Mux.scala:77:13
        state_ifu <= {~_GEN_0, 1'h0};	// <stdin>:2670:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/IFU.scala:164:28, :168:28
      else if (_GEN) begin	// src/main/scala/chisel3/util/Mux.scala:77:13
        if (_GEN & from_cache_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13
          state_ifu <= 2'h2;	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:164:28
        else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          state_ifu <= 2'h1;	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:164:28
      end
      else	// src/main/scala/chisel3/util/Mux.scala:77:13
        state_ifu <= {1'h0, _to_cache_valid_output & to_cache_ready};	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IFU.scala:164:28, :166:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2670:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2670:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2670:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2670:10
      automatic logic [31:0] _RANDOM[0:1];	// <stdin>:2670:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2670:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2670:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2670:10
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// <stdin>:2670:10
        end	// <stdin>:2670:10
        reg_PC = _RANDOM[1'h0];	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:148:26
        state_ifu = _RANDOM[1'h1][1:0];	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:164:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2670:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2670:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign to_IDU_valid = _to_IDU_valid_output;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign to_IDU_bits_inst = _to_IDU_valid_output ? from_cache_bits_data : 32'h13;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IFU.scala:178:28
  assign to_IDU_bits_pc = reg_PC;	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:148:26
  assign to_cache_valid = _to_cache_valid_output;	// <stdin>:2670:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign to_cache_bits_addr = reg_PC;	// <stdin>:2670:10, src/main/scala/rv32e/IFU.scala:148:26
endmodule

module iCacheV2(	// <stdin>:2730:10
  input         clock,	// <stdin>:2731:11
                reset,	// <stdin>:2732:11
                from_IFU_valid,	// src/main/scala/rv32e/cache/icache.scala:113:22
  input  [31:0] from_IFU_bits_addr,	// src/main/scala/rv32e/cache/icache.scala:113:22
  input         to_sram_ar_ready,	// src/main/scala/rv32e/cache/icache.scala:115:22
                to_sram_r_valid,	// src/main/scala/rv32e/cache/icache.scala:115:22
  input  [31:0] to_sram_r_bits_data,	// src/main/scala/rv32e/cache/icache.scala:115:22
  input         to_sram_r_bits_last,	// src/main/scala/rv32e/cache/icache.scala:115:22
  output        from_IFU_ready,	// src/main/scala/rv32e/cache/icache.scala:113:22
                to_IFU_valid,	// src/main/scala/rv32e/cache/icache.scala:114:22
  output [31:0] to_IFU_bits_data,	// src/main/scala/rv32e/cache/icache.scala:114:22
  output        to_sram_ar_valid,	// src/main/scala/rv32e/cache/icache.scala:115:22
  output [31:0] to_sram_ar_bits_addr,	// src/main/scala/rv32e/cache/icache.scala:115:22
  output [7:0]  to_sram_ar_bits_len,	// src/main/scala/rv32e/cache/icache.scala:115:22
  output        to_sram_r_ready	// src/main/scala/rv32e/cache/icache.scala:115:22
);

  wire [31:0]       _dataArray_ext_R0_data;	// src/main/scala/rv32e/cache/icache.scala:127:33
  reg               replace_set;	// src/main/scala/rv32e/cache/icache.scala:117:30
  reg               random_num;	// src/main/scala/rv32e/cache/icache.scala:123:29
  reg  [23:0]       tagArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg  [23:0]       tagArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:128:29
  reg               validArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:129:29
  reg               validArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:129:29
  wire [15:0][23:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};	// src/main/scala/rv32e/cache/icache.scala:128:29, :132:14
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};	// src/main/scala/rv32e/cache/icache.scala:129:29, :132:44
  wire [15:0][23:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};	// src/main/scala/rv32e/cache/icache.scala:128:29, :132:14
  wire              SetId = from_IFU_bits_addr[31:8] == _GEN_1[from_IFU_bits_addr[7:4]];	// src/main/scala/rv32e/cache/icache.scala:119:41, :120:41, :132:14
  wire [15:0]       _GEN_2 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};	// src/main/scala/rv32e/cache/icache.scala:129:29, :132:44
  wire              hit =
    from_IFU_bits_addr[31:8] == _GEN[from_IFU_bits_addr[7:4]]
    & _GEN_0[from_IFU_bits_addr[7:4]] | SetId & _GEN_2[from_IFU_bits_addr[7:4]];	// src/main/scala/rv32e/cache/icache.scala:119:41, :120:41, :132:{14,44}, :134:33
  reg  [1:0]        off;	// src/main/scala/rv32e/cache/icache.scala:143:24
  reg  [2:0]        state_cache;	// src/main/scala/rv32e/cache/icache.scala:146:30
  wire              _from_IFU_ready_output = state_cache == 3'h0;	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26
  wire              _GEN_3 = state_cache == 3'h1;	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26, :150:35
  wire              _to_sram_ar_valid_output = state_cache == 3'h2;	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26, :150:35
  wire              _to_sram_r_ready_output = state_cache == 3'h3;	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26, :160:31
  wire              _GEN_4 = _to_sram_r_ready_output & to_sram_r_valid;	// src/main/scala/rv32e/cache/icache.scala:143:24, :147:26, :167:{25,31}
  always @(posedge clock) begin	// <stdin>:2731:11
    if (reset) begin	// <stdin>:2731:11
      replace_set <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:117:30
      random_num <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:123:29
      tagArray_0_0 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_1 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_2 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_3 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_4 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_5 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_6 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_7 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_8 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_9 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_10 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_11 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_12 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_13 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_14 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_0_15 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_0 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_1 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_2 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_3 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_4 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_5 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_6 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_7 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_8 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_9 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_10 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_11 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_12 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_13 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_14 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      tagArray_1_15 <= 24'h0;	// src/main/scala/rv32e/cache/icache.scala:128:{29,63}
      validArray_0_0 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_1 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_2 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_3 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_4 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_5 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_6 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_7 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_8 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_9 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_10 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_11 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_12 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_13 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_14 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_0_15 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_0 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_1 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_2 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_3 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_4 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_5 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_6 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_7 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_8 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_9 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_10 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_11 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_12 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_13 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_14 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      validArray_1_15 <= 1'h0;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
      off <= 2'h0;	// src/main/scala/rv32e/cache/icache.scala:143:24
      state_cache <= 3'h0;	// src/main/scala/rv32e/cache/icache.scala:146:30
    end
    else begin	// <stdin>:2731:11
      automatic logic            _GEN_5 = _from_IFU_ready_output | _GEN_3;	// src/main/scala/rv32e/cache/icache.scala:117:30, :147:26
      automatic logic            _GEN_6 = from_IFU_bits_addr[7:4] == 4'h0;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_7;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_8 = from_IFU_bits_addr[7:4] == 4'h1;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_9;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_10 = from_IFU_bits_addr[7:4] == 4'h2;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_11;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_12 = from_IFU_bits_addr[7:4] == 4'h3;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_13;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_14 = from_IFU_bits_addr[7:4] == 4'h4;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_15;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_16 = from_IFU_bits_addr[7:4] == 4'h5;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_17;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_18 = from_IFU_bits_addr[7:4] == 4'h6;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_19;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_20 = from_IFU_bits_addr[7:4] == 4'h7;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_21;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_22 = from_IFU_bits_addr[7:4] == 4'h8;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_23;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_24 = from_IFU_bits_addr[7:4] == 4'h9;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_25;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_26 = from_IFU_bits_addr[7:4] == 4'hA;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_27;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_28 = from_IFU_bits_addr[7:4] == 4'hB;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_29;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_30 = from_IFU_bits_addr[7:4] == 4'hC;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_31;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_32 = from_IFU_bits_addr[7:4] == 4'hD;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_33;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_34 = from_IFU_bits_addr[7:4] == 4'hE;	// src/main/scala/rv32e/cache/icache.scala:119:41, :183:50
      automatic logic            _GEN_35;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_36;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_37;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_38;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_39;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_40;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_41;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_42;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_43;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_44;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_45;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_46;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_47;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_48;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_49;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_50;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_51;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic            _GEN_52;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      automatic logic [7:0][2:0] _GEN_53;	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26, :149:34, :156:25, :160:25, :166:25, :172:25
      _GEN_7 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_6;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_9 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_8;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_11 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_10;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_13 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_12;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_15 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_14;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_17 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_16;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_19 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_18;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_21 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_20;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_23 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_22;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_25 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_24;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_27 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_26;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_29 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_28;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_31 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_30;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_33 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_32;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_35 = _GEN_4 & to_sram_r_bits_last & ~replace_set & _GEN_34;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_36 =
        _GEN_4 & to_sram_r_bits_last & ~replace_set & (&(from_IFU_bits_addr[7:4]));	// src/main/scala/rv32e/cache/icache.scala:117:30, :119:41, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_37 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_6;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_38 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_8;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_39 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_10;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_40 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_12;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_41 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_14;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_42 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_16;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_43 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_18;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_44 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_20;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_45 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_22;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_46 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_24;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_47 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_26;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_48 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_28;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_49 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_30;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_50 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_32;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_51 = _GEN_4 & to_sram_r_bits_last & replace_set & _GEN_34;	// src/main/scala/rv32e/cache/icache.scala:117:30, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      _GEN_52 = _GEN_4 & to_sram_r_bits_last & replace_set & (&(from_IFU_bits_addr[7:4]));	// src/main/scala/rv32e/cache/icache.scala:117:30, :119:41, :129:29, :143:24, :147:26, :167:{25,31}, :180:58, :182:35, :183:50
      if (_GEN_5 | ~_to_sram_ar_valid_output) begin	// src/main/scala/rv32e/cache/icache.scala:117:30, :147:26
      end
      else	// src/main/scala/rv32e/cache/icache.scala:117:30, :147:26
        replace_set <= random_num;	// src/main/scala/rv32e/cache/icache.scala:117:30, :123:29
      random_num <= random_num - 1'h1;	// src/main/scala/rv32e/cache/icache.scala:123:29, :124:29
      if (_GEN_7)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_0 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_9)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_1 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_11)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_2 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_13)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_3 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_15)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_4 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_17)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_5 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_19)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_6 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_21)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_7 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_23)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_8 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_25)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_9 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_27)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_10 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_29)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_11 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_31)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_12 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_33)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_13 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_35)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_14 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_36)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_0_15 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_37)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_0 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_38)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_1 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_39)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_2 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_40)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_3 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_41)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_4 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_42)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_5 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_43)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_6 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_44)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_7 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_45)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_8 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_46)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_9 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_47)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_10 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_48)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_11 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_49)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_12 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_50)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_13 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_51)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_14 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      if (_GEN_52)	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
        tagArray_1_15 <= from_IFU_bits_addr[31:8];	// src/main/scala/rv32e/cache/icache.scala:120:41, :128:29
      validArray_0_0 <= _GEN_7 | validArray_0_0;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_1 <= _GEN_9 | validArray_0_1;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_2 <= _GEN_11 | validArray_0_2;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_3 <= _GEN_13 | validArray_0_3;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_4 <= _GEN_15 | validArray_0_4;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_5 <= _GEN_17 | validArray_0_5;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_6 <= _GEN_19 | validArray_0_6;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_7 <= _GEN_21 | validArray_0_7;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_8 <= _GEN_23 | validArray_0_8;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_9 <= _GEN_25 | validArray_0_9;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_10 <= _GEN_27 | validArray_0_10;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_11 <= _GEN_29 | validArray_0_11;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_12 <= _GEN_31 | validArray_0_12;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_13 <= _GEN_33 | validArray_0_13;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_14 <= _GEN_35 | validArray_0_14;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_0_15 <= _GEN_36 | validArray_0_15;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_0 <= _GEN_37 | validArray_1_0;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_1 <= _GEN_38 | validArray_1_1;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_2 <= _GEN_39 | validArray_1_2;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_3 <= _GEN_40 | validArray_1_3;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_4 <= _GEN_41 | validArray_1_4;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_5 <= _GEN_42 | validArray_1_5;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_6 <= _GEN_43 | validArray_1_6;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_7 <= _GEN_44 | validArray_1_7;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_8 <= _GEN_45 | validArray_1_8;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_9 <= _GEN_46 | validArray_1_9;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_10 <= _GEN_47 | validArray_1_10;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_11 <= _GEN_48 | validArray_1_11;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_12 <= _GEN_49 | validArray_1_12;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_13 <= _GEN_50 | validArray_1_13;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_14 <= _GEN_51 | validArray_1_14;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      validArray_1_15 <= _GEN_52 | validArray_1_15;	// src/main/scala/rv32e/cache/icache.scala:129:29, :180:58, :182:35, :183:50
      if (~_GEN_5) begin	// src/main/scala/rv32e/cache/icache.scala:117:30, :147:26
        if (_to_sram_ar_valid_output)	// src/main/scala/rv32e/cache/icache.scala:147:26
          off <= 2'h0;	// src/main/scala/rv32e/cache/icache.scala:143:24
        else if (_GEN_4)	// src/main/scala/rv32e/cache/icache.scala:143:24, :147:26, :167:{25,31}
          off <= off + 2'h1;	// src/main/scala/rv32e/cache/icache.scala:143:24, :160:31, :167:51
      end
      _GEN_53 =
        {{state_cache},
         {state_cache},
         {state_cache},
         {3'h1},
         {to_sram_r_bits_last ? 3'h4 : 3'h3},
         {{2'h1, to_sram_ar_ready & _to_sram_ar_valid_output}},
         {3'h0},
         {_from_IFU_ready_output & from_IFU_valid ? (hit ? 3'h1 : 3'h2) : 3'h0}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/icache.scala:134:33, :146:30, :147:26, :149:34, :150:{29,35}, :152:29, :156:25, :160:{25,31}, :166:{25,31}, :172:25
      state_cache <= _GEN_53[state_cache];	// src/main/scala/rv32e/cache/icache.scala:146:30, :147:26, :149:34, :156:25, :160:25, :166:25, :172:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2730:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2730:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2730:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2730:10
      automatic logic [31:0] _RANDOM[0:25];	// <stdin>:2730:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2730:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2730:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2730:10
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:2730:10
        end	// <stdin>:2730:10
        replace_set = _RANDOM[5'h0][0];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:117:30
        random_num = _RANDOM[5'h0][1];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:117:30, :123:29
        tagArray_0_0 = _RANDOM[5'h0][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:117:30, :128:29
        tagArray_0_1 = {_RANDOM[5'h0][31:26], _RANDOM[5'h1][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:117:30, :128:29
        tagArray_0_2 = {_RANDOM[5'h1][31:18], _RANDOM[5'h2][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_3 = {_RANDOM[5'h2][31:10], _RANDOM[5'h3][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_4 = _RANDOM[5'h3][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_5 = {_RANDOM[5'h3][31:26], _RANDOM[5'h4][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_6 = {_RANDOM[5'h4][31:18], _RANDOM[5'h5][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_7 = {_RANDOM[5'h5][31:10], _RANDOM[5'h6][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_8 = _RANDOM[5'h6][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_9 = {_RANDOM[5'h6][31:26], _RANDOM[5'h7][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_10 = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_11 = {_RANDOM[5'h8][31:10], _RANDOM[5'h9][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_12 = _RANDOM[5'h9][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_13 = {_RANDOM[5'h9][31:26], _RANDOM[5'hA][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_14 = {_RANDOM[5'hA][31:18], _RANDOM[5'hB][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_0_15 = {_RANDOM[5'hB][31:10], _RANDOM[5'hC][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_0 = _RANDOM[5'hC][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_1 = {_RANDOM[5'hC][31:26], _RANDOM[5'hD][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_2 = {_RANDOM[5'hD][31:18], _RANDOM[5'hE][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_3 = {_RANDOM[5'hE][31:10], _RANDOM[5'hF][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_4 = _RANDOM[5'hF][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_5 = {_RANDOM[5'hF][31:26], _RANDOM[5'h10][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_6 = {_RANDOM[5'h10][31:18], _RANDOM[5'h11][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_7 = {_RANDOM[5'h11][31:10], _RANDOM[5'h12][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_8 = _RANDOM[5'h12][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_9 = {_RANDOM[5'h12][31:26], _RANDOM[5'h13][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_10 = {_RANDOM[5'h13][31:18], _RANDOM[5'h14][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_11 = {_RANDOM[5'h14][31:10], _RANDOM[5'h15][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_12 = _RANDOM[5'h15][25:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_13 = {_RANDOM[5'h15][31:26], _RANDOM[5'h16][17:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_14 = {_RANDOM[5'h16][31:18], _RANDOM[5'h17][9:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        tagArray_1_15 = {_RANDOM[5'h17][31:10], _RANDOM[5'h18][1:0]};	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29
        validArray_0_0 = _RANDOM[5'h18][2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_1 = _RANDOM[5'h18][3];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_2 = _RANDOM[5'h18][4];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_3 = _RANDOM[5'h18][5];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_4 = _RANDOM[5'h18][6];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_5 = _RANDOM[5'h18][7];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_6 = _RANDOM[5'h18][8];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_7 = _RANDOM[5'h18][9];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_8 = _RANDOM[5'h18][10];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_9 = _RANDOM[5'h18][11];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_10 = _RANDOM[5'h18][12];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_11 = _RANDOM[5'h18][13];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_12 = _RANDOM[5'h18][14];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_13 = _RANDOM[5'h18][15];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_14 = _RANDOM[5'h18][16];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_0_15 = _RANDOM[5'h18][17];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_0 = _RANDOM[5'h18][18];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_1 = _RANDOM[5'h18][19];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_2 = _RANDOM[5'h18][20];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_3 = _RANDOM[5'h18][21];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_4 = _RANDOM[5'h18][22];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_5 = _RANDOM[5'h18][23];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_6 = _RANDOM[5'h18][24];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_7 = _RANDOM[5'h18][25];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_8 = _RANDOM[5'h18][26];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_9 = _RANDOM[5'h18][27];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_10 = _RANDOM[5'h18][28];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_11 = _RANDOM[5'h18][29];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_12 = _RANDOM[5'h18][30];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_13 = _RANDOM[5'h18][31];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:128:29, :129:29
        validArray_1_14 = _RANDOM[5'h19][0];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
        validArray_1_15 = _RANDOM[5'h19][1];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29
        off = _RANDOM[5'h19][3:2];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29, :143:24
        state_cache = _RANDOM[5'h19][6:4];	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:129:29, :146:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2730:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2730:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  dataArray_combMem dataArray_ext (	// src/main/scala/rv32e/cache/icache.scala:127:33
    .R0_addr ({SetId, from_IFU_bits_addr[7:2]}),	// src/main/scala/rv32e/cache/icache.scala:132:14, :141:27
    .R0_en   (1'h1),	// <stdin>:2730:10
    .R0_clk  (clock),
    .W0_addr ({replace_set, from_IFU_bits_addr[7:4], off}),	// src/main/scala/rv32e/cache/icache.scala:117:30, :119:41, :143:24, :179:31
    .W0_en   (_GEN_4),	// src/main/scala/rv32e/cache/icache.scala:143:24, :147:26, :167:{25,31}
    .W0_clk  (clock),
    .W0_data (to_sram_r_bits_data),
    .R0_data (_dataArray_ext_R0_data)
  );
  assign from_IFU_ready = _from_IFU_ready_output;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:147:26
  assign to_IFU_valid = _GEN_3;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:147:26
  assign to_IFU_bits_data = hit ? _dataArray_ext_R0_data : 32'h13;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:127:33, :134:33, :208:28
  assign to_sram_ar_valid = _to_sram_ar_valid_output;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:147:26
  assign to_sram_ar_bits_addr =
    _to_sram_ar_valid_output ? {from_IFU_bits_addr[31:4], 4'h0} : 32'h0;	// <stdin>:2730:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/icache.scala:147:26, :166:31, :183:50, :191:{91,104}
  assign to_sram_ar_bits_len = {6'h0, {2{_to_sram_ar_valid_output}}};	// <stdin>:2730:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/icache.scala:147:26, :193:27
  assign to_sram_r_ready = _to_sram_r_ready_output;	// <stdin>:2730:10, src/main/scala/rv32e/cache/icache.scala:147:26
endmodule

// external module RamBB

module sram_axi_rw(	// <stdin>:2955:10, :3453:10
  input         clock,	// <stdin>:2956:11, :3454:11
                reset,	// <stdin>:2957:11, :3455:11
                axi_ar_valid,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [31:0] axi_ar_bits_addr,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [7:0]  axi_ar_bits_len,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input         axi_r_ready,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
                axi_aw_valid,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [31:0] axi_aw_bits_addr,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [7:0]  axi_aw_bits_len,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [1:0]  axi_aw_bits_burst,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input         axi_w_valid,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [31:0] axi_w_bits_data,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  input  [3:0]  axi_w_bits_strb,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  output        axi_ar_ready,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
                axi_r_valid,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  output [31:0] axi_r_bits_data,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
  output        axi_r_bits_last,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
                axi_aw_ready,	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
                axi_w_ready	// src/main/scala/rv32e/dev/sram_Axi.scala:86:17
);

  reg         delay;	// src/main/scala/rv32e/dev/sram_Axi.scala:89:24
  reg  [7:0]  reg_AxLen;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28
  reg  [31:0] reg_addr;	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28
  reg  [1:0]  reg_burst;	// src/main/scala/rv32e/dev/sram_Axi.scala:94:28
  reg  [2:0]  state_sram;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29
  wire        _axi_aw_ready_output = state_sram == 3'h0;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25
  wire        _GEN = state_sram == 3'h2;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :120:34
  wire        _GEN_0 = state_sram == 3'h3;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :120:34
  wire        _GEN_1 = state_sram == 3'h5;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :139:28
  wire        _GEN_2 = state_sram == 3'h6;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :146:31
  wire        _axi_r_valid_output = _GEN_0 | _GEN;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
  wire        _axi_w_ready_output = (&state_sram) | _GEN_2 | _GEN_1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25
  always @(posedge clock) begin	// <stdin>:2956:11, :3454:11
    if (reset) begin	// <stdin>:2956:11, :3454:11
      delay <= 1'h0;	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:89:24
      reg_AxLen <= 8'h0;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :120:45
      reg_addr <= 32'h0;	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28
      reg_burst <= 2'h3;	// src/main/scala/rv32e/dev/sram_Axi.scala:94:28
      state_sram <= 3'h0;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29
    end
    else begin	// <stdin>:2956:11, :3454:11
      automatic logic             _GEN_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic             _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic             _GEN_5;	// src/main/scala/rv32e/dev/sram_Axi.scala:120:45
      automatic logic             _GEN_6;	// src/main/scala/rv32e/dev/sram_Axi.scala:127:42
      automatic logic             _GEN_7 = axi_r_ready & _axi_r_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13
      automatic logic [7:0]       _GEN_8;	// src/main/scala/rv32e/dev/sram_Axi.scala:128:53
      automatic logic [31:0]      _GEN_9;	// src/main/scala/rv32e/dev/sram_Axi.scala:130:53
      automatic logic             _GEN_10;	// src/main/scala/chisel3/util/Mux.scala:77:13
      automatic logic             _GEN_11;	// src/main/scala/rv32e/dev/sram_Axi.scala:100:25
      automatic logic             _GEN_12 = _axi_w_ready_output & axi_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13
      automatic logic             _GEN_13;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25
      automatic logic [7:0]       _GEN_14;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25
      automatic logic [31:0]      _GEN_15;	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :100:25
      automatic logic [7:0][7:0]  _GEN_16;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25, :104:32, :128:25
      automatic logic [7:0][31:0] _GEN_17;	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :100:25, :104:32, :129:25
      automatic logic [7:0][2:0]  _GEN_18;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :104:32, :119:34, :127:25, :134:24, :137:34, :146:25, :149:25, :157:24
      _GEN_3 = _axi_aw_ready_output & axi_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
      _GEN_4 = _axi_aw_ready_output & axi_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
      _GEN_5 = reg_AxLen == 8'h0;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :120:45
      _GEN_6 = reg_AxLen == 8'h1;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :127:42
      _GEN_8 = reg_AxLen - 8'h1;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :128:53
      _GEN_9 = reg_addr + 32'h4;	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :130:53
      _GEN_10 = reg_burst == 2'h1;	// <stdin>:2955:10, :3453:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:94:28
      _GEN_11 = state_sram == 3'h4;	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :110:28
      _GEN_13 = _GEN_0 | _GEN_11 | _GEN_1;	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25
      _GEN_14 = _GEN_13 | ~(_GEN_2 & _GEN_12) ? reg_AxLen : _GEN_8;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25, :128:53, :151:{25,31}
      _GEN_15 = _GEN_13 | ~(_GEN_2 & _GEN_10 & _GEN_12) ? reg_addr : _GEN_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :93:28, :100:25, :130:53, :152:25, :153:30
      delay <=
        ~_axi_aw_ready_output
        & (state_sram == 3'h1 | ~(_GEN | _GEN_0 | ~_GEN_11) ? delay - 1'h1 : delay);	// src/main/scala/rv32e/dev/sram_Axi.scala:89:24, :99:29, :100:25, :102:19, :105:28, :124:{19,28}
      _GEN_16 =
        {{_GEN_14},
         {_GEN_14},
         {reg_AxLen},
         {reg_AxLen},
         {reg_AxLen},
         {_GEN_7 ? _GEN_8 : reg_AxLen},
         {reg_AxLen},
         {_GEN_3 ? axi_ar_bits_len : _GEN_4 ? axi_aw_bits_len : reg_AxLen}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :100:25, :104:32, :106:28, :109:39, :111:28, :128:{25,31,53}
      reg_AxLen <= _GEN_16[state_sram];	// src/main/scala/rv32e/dev/sram_Axi.scala:92:28, :99:29, :100:25, :104:32, :128:25
      _GEN_17 =
        {{_GEN_15},
         {_GEN_15},
         {reg_addr},
         {reg_addr},
         {reg_addr},
         {_GEN_10 & _GEN_7 ? _GEN_9 : reg_addr},
         {reg_addr},
         {_GEN_3 ? axi_ar_bits_addr : _GEN_4 ? axi_aw_bits_addr : reg_addr}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :100:25, :104:32, :107:28, :109:39, :112:28, :129:25, :130:{30,53}
      reg_addr <= _GEN_17[state_sram];	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :99:29, :100:25, :104:32, :129:25
      if (_axi_aw_ready_output) begin	// src/main/scala/rv32e/dev/sram_Axi.scala:100:25
        if (_GEN_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          reg_burst <= 2'h1;	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:94:28
        else if (_GEN_4)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          reg_burst <= axi_aw_bits_burst;	// src/main/scala/rv32e/dev/sram_Axi.scala:94:28
      end
      _GEN_18 =
        {{3'h0},
         {{2'h3, _GEN_6}},
         {{2'h3, _GEN_5}},
         {{2'h2, ~delay}},
         {3'h0},
         {{2'h1, _GEN_6}},
         {delay ? 3'h1 : {2'h1, _GEN_5}},
         {_GEN_3 ? 3'h1 : {_GEN_4, 2'h0}}};	// <stdin>:2955:10, :3453:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/dev/sram_Axi.scala:89:24, :94:28, :99:29, :100:25, :104:32, :105:28, :109:39, :110:28, :115:28, :119:{25,34}, :120:{28,34,45}, :122:28, :127:{25,31,42}, :134:24, :137:34, :139:28, :141:28, :146:{25,31}, :149:{25,31}, :157:24
      state_sram <= _GEN_18[state_sram];	// src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25, :104:32, :119:34, :127:25, :134:24, :137:34, :146:25, :149:25, :157:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:2955:10, :3453:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:2955:10, :3453:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:2955:10, :3453:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:2955:10, :3453:10
      automatic logic [31:0] _RANDOM[0:1];	// <stdin>:2955:10, :3453:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:2955:10, :3453:10
        `INIT_RANDOM_PROLOG_	// <stdin>:2955:10, :3453:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:2955:10, :3453:10
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// <stdin>:2955:10, :3453:10
        end	// <stdin>:2955:10, :3453:10
        delay = _RANDOM[1'h0][0];	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:89:24
        reg_AxLen = _RANDOM[1'h0][8:1];	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:89:24, :92:28
        reg_addr = {_RANDOM[1'h0][31:9], _RANDOM[1'h1][8:0]};	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:89:24, :93:28
        reg_burst = _RANDOM[1'h1][10:9];	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :94:28
        state_sram = _RANDOM[1'h1][13:11];	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:93:28, :99:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:2955:10, :3453:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:2955:10, :3453:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RamBB RamBB_i1 (	// src/main/scala/rv32e/dev/sram_Axi.scala:161:26
    .clock   (clock),
    .addr    (reg_addr),	// src/main/scala/rv32e/dev/sram_Axi.scala:93:28
    .mem_wen ((&state_sram) | _GEN_2),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25
    .valid   ((&state_sram) | _GEN_2 | _GEN_0 | _GEN),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/dev/sram_Axi.scala:99:29, :100:25
    .wdata   (axi_w_bits_data),
    .wmask   (axi_w_bits_strb),
    .rdata   (axi_r_bits_data)
  );
  assign axi_ar_ready = _axi_aw_ready_output;	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
  assign axi_r_valid = _axi_r_valid_output;	// <stdin>:2955:10, :3453:10, src/main/scala/chisel3/util/Mux.scala:77:13
  assign axi_r_bits_last = _GEN_0;	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
  assign axi_aw_ready = _axi_aw_ready_output;	// <stdin>:2955:10, :3453:10, src/main/scala/rv32e/dev/sram_Axi.scala:100:25
  assign axi_w_ready = _axi_w_ready_output;	// <stdin>:2955:10, :3453:10, src/main/scala/chisel3/util/Mux.scala:77:13
endmodule

module D_Cache(	// <stdin>:3113:10
  input         clock,	// <stdin>:3114:11
                reset,	// <stdin>:3115:11
                from_LSU_valid,	// src/main/scala/rv32e/cache/dcache.scala:15:22
  input  [31:0] from_LSU_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:15:22
                from_LSU_bits_wdata,	// src/main/scala/rv32e/cache/dcache.scala:15:22
  input         from_LSU_bits_is_write,	// src/main/scala/rv32e/cache/dcache.scala:15:22
  input  [31:0] from_LSU_bits_wmask,	// src/main/scala/rv32e/cache/dcache.scala:15:22
  input         to_sram_ar_ready,	// src/main/scala/rv32e/cache/dcache.scala:17:22
                to_sram_r_valid,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  input  [31:0] to_sram_r_bits_data,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  input         to_sram_r_bits_last,	// src/main/scala/rv32e/cache/dcache.scala:17:22
                to_sram_aw_ready,	// src/main/scala/rv32e/cache/dcache.scala:17:22
                to_sram_w_ready,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output        from_LSU_ready,	// src/main/scala/rv32e/cache/dcache.scala:15:22
                to_LSU_valid,	// src/main/scala/rv32e/cache/dcache.scala:16:22
  output [31:0] to_LSU_bits_data,	// src/main/scala/rv32e/cache/dcache.scala:16:22
  output        to_LSU_bits_bresp,	// src/main/scala/rv32e/cache/dcache.scala:16:22
                to_sram_ar_valid,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output [31:0] to_sram_ar_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output [7:0]  to_sram_ar_bits_len,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output        to_sram_r_ready,	// src/main/scala/rv32e/cache/dcache.scala:17:22
                to_sram_aw_valid,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output [31:0] to_sram_aw_bits_addr,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output [7:0]  to_sram_aw_bits_len,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output        to_sram_w_valid,	// src/main/scala/rv32e/cache/dcache.scala:17:22
  output [31:0] to_sram_w_bits_data	// src/main/scala/rv32e/cache/dcache.scala:17:22
);

  wire [31:0]       _dataArray_ext_R0_data;	// src/main/scala/rv32e/cache/dcache.scala:30:33
  reg               replace_set;	// src/main/scala/rv32e/cache/dcache.scala:19:30
  reg               random_num;	// src/main/scala/rv32e/cache/dcache.scala:26:29
  reg  [23:0]       tagArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg  [23:0]       tagArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:31:29
  reg               validArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               validArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:32:29
  reg               dirtyArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  reg               dirtyArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:33:29
  wire [15:0][23:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:31:29, :36:14
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:32:29, :36:44
  wire [15:0][23:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};	// src/main/scala/rv32e/cache/dcache.scala:31:29, :36:14
  wire              SetId = from_LSU_bits_addr[31:8] == _GEN_1[from_LSU_bits_addr[7:4]];	// src/main/scala/rv32e/cache/dcache.scala:22:41, :23:41, :36:14
  wire [15:0]       _GEN_2 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};	// src/main/scala/rv32e/cache/dcache.scala:32:29, :36:44
  wire              hit =
    from_LSU_bits_addr[31:8] == _GEN[from_LSU_bits_addr[7:4]]
    & _GEN_0[from_LSU_bits_addr[7:4]] | SetId & _GEN_2[from_LSU_bits_addr[7:4]];	// src/main/scala/rv32e/cache/dcache.scala:22:41, :23:41, :36:{14,44}, :38:33
  wire [6:0]        hitCacheAddr = {SetId, from_LSU_bits_addr[7:2]};	// src/main/scala/rv32e/cache/dcache.scala:36:14, :45:27
  reg  [1:0]        off;	// src/main/scala/rv32e/cache/dcache.scala:49:24
  reg  [3:0]        state_dcache;	// src/main/scala/rv32e/cache/dcache.scala:55:31
  wire              _from_LSU_ready_output = state_dcache == 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27
  wire              _GEN_3 = state_dcache == 4'h1;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :60:40
  wire              _GEN_4 = state_dcache == 4'h2;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :60:40
  wire              _to_sram_aw_valid_output = state_dcache == 4'h4;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :76:32
  wire              _to_sram_w_valid_output = state_dcache == 4'h5;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :79:32
  wire              _to_sram_ar_valid_output = state_dcache == 4'h7;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :76:32
  wire              _to_sram_r_ready_output = state_dcache == 4'h8;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :92:32
  wire              _GEN_5 = _to_sram_r_ready_output & to_sram_r_valid;	// src/main/scala/rv32e/cache/dcache.scala:49:24, :56:27, :98:{26,32}
  wire [6:0]        replaceCacheAddr = {replace_set, from_LSU_bits_addr[7:4], off};	// src/main/scala/rv32e/cache/dcache.scala:19:30, :22:41, :49:24, :107:31
  wire [94:0]       _GEN_6 =
    {63'h0, from_LSU_bits_wdata} << {90'h0, from_LSU_bits_addr[1:0], 3'h0};	// src/main/scala/rv32e/cache/dcache.scala:20:41, :126:28, :139:{93,106}
  wire [15:0][23:0] _GEN_7 = replace_set ? _GEN_1 : _GEN;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :36:14, :145:33
  always @(posedge clock) begin	// <stdin>:3114:11
    if (reset) begin	// <stdin>:3114:11
      replace_set <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:19:30
      random_num <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:26:29
      tagArray_0_0 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_1 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_2 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_3 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_4 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_5 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_6 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_7 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_8 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_9 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_10 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_11 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_12 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_13 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_14 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_0_15 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_0 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_1 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_2 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_3 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_4 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_5 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_6 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_7 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_8 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_9 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_10 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_11 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_12 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_13 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_14 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      tagArray_1_15 <= 24'h0;	// src/main/scala/rv32e/cache/dcache.scala:31:{29,63}
      validArray_0_0 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_1 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_2 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_3 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_4 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_5 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_6 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_7 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_8 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_9 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_10 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_11 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_12 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_13 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_14 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_0_15 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_0 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_1 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_2 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_3 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_4 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_5 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_6 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_7 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_8 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_9 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_10 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_11 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_12 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_13 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_14 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      validArray_1_15 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
      dirtyArray_0_0 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_1 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_2 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_3 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_4 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_5 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_6 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_7 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_8 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_9 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_10 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_11 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_12 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_13 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_14 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_0_15 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_0 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_1 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_2 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_3 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_4 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_5 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_6 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_7 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_8 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_9 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_10 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_11 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_12 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_13 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_14 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      dirtyArray_1_15 <= 1'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
      off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:49:24
      state_dcache <= 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:55:31
    end
    else begin	// <stdin>:3114:11
      automatic logic             _GEN_8 = _from_LSU_ready_output & from_LSU_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:56:27
      automatic logic [3:0]       _GEN_9 = from_LSU_bits_is_write ? 4'h2 : 4'h1;	// src/main/scala/rv32e/cache/dcache.scala:60:40
      automatic logic             _GEN_10 = from_LSU_bits_addr[7:4] == 4'h0;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :55:31, :116:50
      automatic logic             _GEN_11;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_12 = from_LSU_bits_addr[7:4] == 4'h1;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :60:40, :116:50
      automatic logic             _GEN_13;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_14 = from_LSU_bits_addr[7:4] == 4'h2;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :60:40, :116:50
      automatic logic             _GEN_15;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_16 = from_LSU_bits_addr[7:4] == 4'h3;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :63:34, :116:50
      automatic logic             _GEN_17;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_18 = from_LSU_bits_addr[7:4] == 4'h4;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :76:32, :116:50
      automatic logic             _GEN_19;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_20 = from_LSU_bits_addr[7:4] == 4'h5;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :79:32, :116:50
      automatic logic             _GEN_21;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_22 = from_LSU_bits_addr[7:4] == 4'h6;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :83:32, :116:50
      automatic logic             _GEN_23;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_24 = from_LSU_bits_addr[7:4] == 4'h7;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :76:32, :116:50
      automatic logic             _GEN_25;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_26 = from_LSU_bits_addr[7:4] == 4'h8;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :92:32, :116:50
      automatic logic             _GEN_27;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_28 = from_LSU_bits_addr[7:4] == 4'h9;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :97:32, :116:50
      automatic logic             _GEN_29;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_30 = from_LSU_bits_addr[7:4] == 4'hA;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :116:50
      automatic logic             _GEN_31;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_32 = from_LSU_bits_addr[7:4] == 4'hB;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :116:50
      automatic logic             _GEN_33;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_34 = from_LSU_bits_addr[7:4] == 4'hC;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :116:50
      automatic logic             _GEN_35;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_36 = from_LSU_bits_addr[7:4] == 4'hD;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :116:50
      automatic logic             _GEN_37;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_38 = from_LSU_bits_addr[7:4] == 4'hE;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :116:50
      automatic logic             _GEN_39;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_40;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_41;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_42;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_43;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_44;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_45;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_46;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_47;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_48;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_49;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_50;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_51;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_52;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_53;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_54;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_55;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic             _GEN_56;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      automatic logic [15:0]      _GEN_57;	// src/main/scala/rv32e/cache/dcache.scala:76:32
      automatic logic [15:0][3:0] _GEN_58;	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :58:34, :70:26, :73:26, :76:26, :79:26, :83:26, :88:26, :92:26, :97:26, :103:26
      _GEN_11 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_10;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_13 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_12;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_15 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_14;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_17 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_16;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_19 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_18;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_21 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_20;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_23 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_22;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_25 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_24;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_27 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_26;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_29 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_28;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_31 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_30;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_33 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_32;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_35 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_34;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_37 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_36;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_39 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_38;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_40 =
        _GEN_5 & to_sram_r_bits_last & ~replace_set & (&(from_LSU_bits_addr[7:4]));	// src/main/scala/rv32e/cache/dcache.scala:19:30, :22:41, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_41 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_10;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_42 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_12;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_43 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_14;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_44 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_16;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_45 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_18;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_46 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_20;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_47 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_22;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_48 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_24;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_49 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_26;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_50 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_28;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_51 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_30;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_52 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_32;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_53 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_34;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_54 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_36;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_55 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_38;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      _GEN_56 = _GEN_5 & to_sram_r_bits_last & replace_set & (&(from_LSU_bits_addr[7:4]));	// src/main/scala/rv32e/cache/dcache.scala:19:30, :22:41, :32:29, :49:24, :56:27, :98:{26,32}, :113:59, :115:35, :116:50
      if (~(_from_LSU_ready_output & _GEN_8) | hit) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:19:30, :38:33, :56:27, :58:34, :59:28
      end
      else	// src/main/scala/rv32e/cache/dcache.scala:19:30, :56:27, :58:34, :59:28
        replace_set <= random_num;	// src/main/scala/rv32e/cache/dcache.scala:19:30, :26:29
      random_num <= random_num - 1'h1;	// src/main/scala/rv32e/cache/dcache.scala:26:29, :27:33
      if (_GEN_11)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_0 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_13)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_1 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_15)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_2 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_17)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_3 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_19)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_4 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_21)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_5 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_23)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_6 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_25)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_7 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_27)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_8 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_29)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_9 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_31)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_10 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_33)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_11 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_35)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_12 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_37)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_13 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_39)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_14 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_40)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_0_15 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_41)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_0 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_42)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_1 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_43)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_2 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_44)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_3 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_45)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_4 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_46)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_5 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_47)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_6 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_48)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_7 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_49)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_8 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_50)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_9 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_51)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_10 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_52)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_11 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_53)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_12 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_54)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_13 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_55)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_14 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      if (_GEN_56)	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
        tagArray_1_15 <= from_LSU_bits_addr[31:8];	// src/main/scala/rv32e/cache/dcache.scala:23:41, :31:29
      validArray_0_0 <= _GEN_11 | validArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_1 <= _GEN_13 | validArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_2 <= _GEN_15 | validArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_3 <= _GEN_17 | validArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_4 <= _GEN_19 | validArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_5 <= _GEN_21 | validArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_6 <= _GEN_23 | validArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_7 <= _GEN_25 | validArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_8 <= _GEN_27 | validArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_9 <= _GEN_29 | validArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_10 <= _GEN_31 | validArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_11 <= _GEN_33 | validArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_12 <= _GEN_35 | validArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_13 <= _GEN_37 | validArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_14 <= _GEN_39 | validArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_0_15 <= _GEN_40 | validArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_0 <= _GEN_41 | validArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_1 <= _GEN_42 | validArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_2 <= _GEN_43 | validArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_3 <= _GEN_44 | validArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_4 <= _GEN_45 | validArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_5 <= _GEN_46 | validArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_6 <= _GEN_47 | validArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_7 <= _GEN_48 | validArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_8 <= _GEN_49 | validArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_9 <= _GEN_50 | validArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_10 <= _GEN_51 | validArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_11 <= _GEN_52 | validArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_12 <= _GEN_53 | validArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_13 <= _GEN_54 | validArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_14 <= _GEN_55 | validArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      validArray_1_15 <= _GEN_56 | validArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:32:29, :113:59, :115:35, :116:50
      dirtyArray_0_0 <= _GEN_4 & ~SetId & _GEN_10 | dirtyArray_0_0;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_1 <= _GEN_4 & ~SetId & _GEN_12 | dirtyArray_0_1;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_2 <= _GEN_4 & ~SetId & _GEN_14 | dirtyArray_0_2;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_3 <= _GEN_4 & ~SetId & _GEN_16 | dirtyArray_0_3;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_4 <= _GEN_4 & ~SetId & _GEN_18 | dirtyArray_0_4;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_5 <= _GEN_4 & ~SetId & _GEN_20 | dirtyArray_0_5;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_6 <= _GEN_4 & ~SetId & _GEN_22 | dirtyArray_0_6;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_7 <= _GEN_4 & ~SetId & _GEN_24 | dirtyArray_0_7;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_8 <= _GEN_4 & ~SetId & _GEN_26 | dirtyArray_0_8;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_9 <= _GEN_4 & ~SetId & _GEN_28 | dirtyArray_0_9;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_10 <= _GEN_4 & ~SetId & _GEN_30 | dirtyArray_0_10;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_11 <= _GEN_4 & ~SetId & _GEN_32 | dirtyArray_0_11;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_12 <= _GEN_4 & ~SetId & _GEN_34 | dirtyArray_0_12;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_13 <= _GEN_4 & ~SetId & _GEN_36 | dirtyArray_0_13;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_14 <= _GEN_4 & ~SetId & _GEN_38 | dirtyArray_0_14;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_0_15 <= _GEN_4 & ~SetId & (&(from_LSU_bits_addr[7:4])) | dirtyArray_0_15;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_0 <= _GEN_4 & SetId & _GEN_10 | dirtyArray_1_0;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_1 <= _GEN_4 & SetId & _GEN_12 | dirtyArray_1_1;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_2 <= _GEN_4 & SetId & _GEN_14 | dirtyArray_1_2;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_3 <= _GEN_4 & SetId & _GEN_16 | dirtyArray_1_3;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_4 <= _GEN_4 & SetId & _GEN_18 | dirtyArray_1_4;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_5 <= _GEN_4 & SetId & _GEN_20 | dirtyArray_1_5;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_6 <= _GEN_4 & SetId & _GEN_22 | dirtyArray_1_6;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_7 <= _GEN_4 & SetId & _GEN_24 | dirtyArray_1_7;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_8 <= _GEN_4 & SetId & _GEN_26 | dirtyArray_1_8;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_9 <= _GEN_4 & SetId & _GEN_28 | dirtyArray_1_9;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_10 <= _GEN_4 & SetId & _GEN_30 | dirtyArray_1_10;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_11 <= _GEN_4 & SetId & _GEN_32 | dirtyArray_1_11;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_12 <= _GEN_4 & SetId & _GEN_34 | dirtyArray_1_12;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_13 <= _GEN_4 & SetId & _GEN_36 | dirtyArray_1_13;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_14 <= _GEN_4 & SetId & _GEN_38 | dirtyArray_1_14;	// src/main/scala/rv32e/cache/dcache.scala:33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      dirtyArray_1_15 <= _GEN_4 & SetId & (&(from_LSU_bits_addr[7:4])) | dirtyArray_1_15;	// src/main/scala/rv32e/cache/dcache.scala:22:41, :33:29, :36:14, :56:27, :116:50, :127:39, :129:46
      if (~(_from_LSU_ready_output | _GEN_3 | _GEN_4 | state_dcache == 4'h3)) begin	// src/main/scala/rv32e/cache/dcache.scala:49:24, :55:31, :56:27, :63:34
        if (_to_sram_aw_valid_output)	// src/main/scala/rv32e/cache/dcache.scala:56:27
          off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:49:24
        else begin	// src/main/scala/rv32e/cache/dcache.scala:56:27
          automatic logic [1:0] _GEN_59;	// src/main/scala/rv32e/cache/dcache.scala:84:52
          _GEN_59 = off + 2'h1;	// src/main/scala/rv32e/cache/dcache.scala:49:24, :84:52
          if (_to_sram_w_valid_output) begin	// src/main/scala/rv32e/cache/dcache.scala:56:27
            if (to_sram_w_ready & _to_sram_w_valid_output)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:56:27
              off <= _GEN_59;	// src/main/scala/rv32e/cache/dcache.scala:49:24, :84:52
          end
          else if (state_dcache != 4'h6) begin	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :83:32
            if (_to_sram_ar_valid_output)	// src/main/scala/rv32e/cache/dcache.scala:56:27
              off <= 2'h0;	// src/main/scala/rv32e/cache/dcache.scala:49:24
            else if (_GEN_5)	// src/main/scala/rv32e/cache/dcache.scala:49:24, :56:27, :98:{26,32}
              off <= _GEN_59;	// src/main/scala/rv32e/cache/dcache.scala:49:24, :84:52
          end
        end
      end
      _GEN_57 =
        replace_set
          ? {{dirtyArray_1_15},
             {dirtyArray_1_14},
             {dirtyArray_1_13},
             {dirtyArray_1_12},
             {dirtyArray_1_11},
             {dirtyArray_1_10},
             {dirtyArray_1_9},
             {dirtyArray_1_8},
             {dirtyArray_1_7},
             {dirtyArray_1_6},
             {dirtyArray_1_5},
             {dirtyArray_1_4},
             {dirtyArray_1_3},
             {dirtyArray_1_2},
             {dirtyArray_1_1},
             {dirtyArray_1_0}}
          : {{dirtyArray_0_15},
             {dirtyArray_0_14},
             {dirtyArray_0_13},
             {dirtyArray_0_12},
             {dirtyArray_0_11},
             {dirtyArray_0_10},
             {dirtyArray_0_9},
             {dirtyArray_0_8},
             {dirtyArray_0_7},
             {dirtyArray_0_6},
             {dirtyArray_0_5},
             {dirtyArray_0_4},
             {dirtyArray_0_3},
             {dirtyArray_0_2},
             {dirtyArray_0_1},
             {dirtyArray_0_0}};	// src/main/scala/rv32e/cache/dcache.scala:19:30, :33:29, :76:32
      _GEN_58 =
        {{state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {state_dcache},
         {_GEN_9},
         {{3'h4, to_sram_r_bits_last}},
         {to_sram_ar_ready & _to_sram_ar_valid_output ? 4'h8 : 4'h7},
         {4'h7},
         {(&off) ? 4'h6 : 4'h5},
         {{3'h2, to_sram_aw_ready & _to_sram_aw_valid_output}},
         {_GEN_57[from_LSU_bits_addr[7:4]] ? 4'h4 : 4'h7},
         {4'h0},
         {4'h0},
         {_GEN_8 ? (hit ? _GEN_9 : 4'h3) : 4'h0}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rv32e/cache/dcache.scala:22:41, :38:33, :49:24, :55:31, :56:27, :58:34, :59:28, :60:{34,40}, :63:34, :66:30, :70:26, :73:26, :76:{26,32}, :79:{26,32}, :83:{26,32,38}, :88:26, :92:{26,32}, :97:{26,32}, :103:26
      state_dcache <= _GEN_58[state_dcache];	// src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :58:34, :70:26, :73:26, :76:26, :79:26, :83:26, :88:26, :92:26, :97:26, :103:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3113:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3113:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3113:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3113:10
      automatic logic [31:0] _RANDOM[0:26];	// <stdin>:3113:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3113:10
        `INIT_RANDOM_PROLOG_	// <stdin>:3113:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3113:10
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:3113:10
        end	// <stdin>:3113:10
        replace_set = _RANDOM[5'h0][0];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:19:30
        random_num = _RANDOM[5'h0][1];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:19:30, :26:29
        tagArray_0_0 = _RANDOM[5'h0][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:19:30, :31:29
        tagArray_0_1 = {_RANDOM[5'h0][31:26], _RANDOM[5'h1][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:19:30, :31:29
        tagArray_0_2 = {_RANDOM[5'h1][31:18], _RANDOM[5'h2][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_3 = {_RANDOM[5'h2][31:10], _RANDOM[5'h3][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_4 = _RANDOM[5'h3][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_5 = {_RANDOM[5'h3][31:26], _RANDOM[5'h4][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_6 = {_RANDOM[5'h4][31:18], _RANDOM[5'h5][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_7 = {_RANDOM[5'h5][31:10], _RANDOM[5'h6][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_8 = _RANDOM[5'h6][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_9 = {_RANDOM[5'h6][31:26], _RANDOM[5'h7][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_10 = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_11 = {_RANDOM[5'h8][31:10], _RANDOM[5'h9][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_12 = _RANDOM[5'h9][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_13 = {_RANDOM[5'h9][31:26], _RANDOM[5'hA][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_14 = {_RANDOM[5'hA][31:18], _RANDOM[5'hB][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_0_15 = {_RANDOM[5'hB][31:10], _RANDOM[5'hC][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_0 = _RANDOM[5'hC][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_1 = {_RANDOM[5'hC][31:26], _RANDOM[5'hD][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_2 = {_RANDOM[5'hD][31:18], _RANDOM[5'hE][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_3 = {_RANDOM[5'hE][31:10], _RANDOM[5'hF][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_4 = _RANDOM[5'hF][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_5 = {_RANDOM[5'hF][31:26], _RANDOM[5'h10][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_6 = {_RANDOM[5'h10][31:18], _RANDOM[5'h11][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_7 = {_RANDOM[5'h11][31:10], _RANDOM[5'h12][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_8 = _RANDOM[5'h12][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_9 = {_RANDOM[5'h12][31:26], _RANDOM[5'h13][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_10 = {_RANDOM[5'h13][31:18], _RANDOM[5'h14][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_11 = {_RANDOM[5'h14][31:10], _RANDOM[5'h15][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_12 = _RANDOM[5'h15][25:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_13 = {_RANDOM[5'h15][31:26], _RANDOM[5'h16][17:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_14 = {_RANDOM[5'h16][31:18], _RANDOM[5'h17][9:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        tagArray_1_15 = {_RANDOM[5'h17][31:10], _RANDOM[5'h18][1:0]};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29
        validArray_0_0 = _RANDOM[5'h18][2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_1 = _RANDOM[5'h18][3];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_2 = _RANDOM[5'h18][4];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_3 = _RANDOM[5'h18][5];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_4 = _RANDOM[5'h18][6];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_5 = _RANDOM[5'h18][7];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_6 = _RANDOM[5'h18][8];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_7 = _RANDOM[5'h18][9];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_8 = _RANDOM[5'h18][10];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_9 = _RANDOM[5'h18][11];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_10 = _RANDOM[5'h18][12];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_11 = _RANDOM[5'h18][13];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_12 = _RANDOM[5'h18][14];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_13 = _RANDOM[5'h18][15];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_14 = _RANDOM[5'h18][16];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_0_15 = _RANDOM[5'h18][17];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_0 = _RANDOM[5'h18][18];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_1 = _RANDOM[5'h18][19];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_2 = _RANDOM[5'h18][20];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_3 = _RANDOM[5'h18][21];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_4 = _RANDOM[5'h18][22];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_5 = _RANDOM[5'h18][23];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_6 = _RANDOM[5'h18][24];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_7 = _RANDOM[5'h18][25];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_8 = _RANDOM[5'h18][26];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_9 = _RANDOM[5'h18][27];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_10 = _RANDOM[5'h18][28];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_11 = _RANDOM[5'h18][29];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_12 = _RANDOM[5'h18][30];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_13 = _RANDOM[5'h18][31];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:31:29, :32:29
        validArray_1_14 = _RANDOM[5'h19][0];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
        validArray_1_15 = _RANDOM[5'h19][1];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29
        dirtyArray_0_0 = _RANDOM[5'h19][2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_1 = _RANDOM[5'h19][3];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_2 = _RANDOM[5'h19][4];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_3 = _RANDOM[5'h19][5];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_4 = _RANDOM[5'h19][6];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_5 = _RANDOM[5'h19][7];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_6 = _RANDOM[5'h19][8];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_7 = _RANDOM[5'h19][9];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_8 = _RANDOM[5'h19][10];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_9 = _RANDOM[5'h19][11];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_10 = _RANDOM[5'h19][12];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_11 = _RANDOM[5'h19][13];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_12 = _RANDOM[5'h19][14];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_13 = _RANDOM[5'h19][15];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_14 = _RANDOM[5'h19][16];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_0_15 = _RANDOM[5'h19][17];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_0 = _RANDOM[5'h19][18];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_1 = _RANDOM[5'h19][19];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_2 = _RANDOM[5'h19][20];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_3 = _RANDOM[5'h19][21];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_4 = _RANDOM[5'h19][22];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_5 = _RANDOM[5'h19][23];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_6 = _RANDOM[5'h19][24];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_7 = _RANDOM[5'h19][25];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_8 = _RANDOM[5'h19][26];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_9 = _RANDOM[5'h19][27];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_10 = _RANDOM[5'h19][28];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_11 = _RANDOM[5'h19][29];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_12 = _RANDOM[5'h19][30];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_13 = _RANDOM[5'h19][31];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:32:29, :33:29
        dirtyArray_1_14 = _RANDOM[5'h1A][0];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
        dirtyArray_1_15 = _RANDOM[5'h1A][1];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29
        off = _RANDOM[5'h1A][3:2];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29, :49:24
        state_dcache = _RANDOM[5'h1A][7:4];	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:33:29, :55:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3113:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:3113:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  dataArray_combMem_0 dataArray_ext (	// src/main/scala/rv32e/cache/dcache.scala:30:33
    .R0_addr (hitCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:45:27
    .R0_en   (1'h1),	// <stdin>:3113:10
    .R0_clk  (clock),
    .R1_addr (replaceCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:107:31
    .R1_en   (1'h1),	// <stdin>:3113:10
    .R1_clk  (clock),
    .W0_addr (replaceCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:107:31
    .W0_en   (_GEN_5),	// src/main/scala/rv32e/cache/dcache.scala:49:24, :56:27, :98:{26,32}
    .W0_clk  (clock),
    .W0_data (to_sram_r_bits_data),
    .W1_addr (hitCacheAddr),	// src/main/scala/rv32e/cache/dcache.scala:45:27
    .W1_en   (_GEN_4),	// src/main/scala/rv32e/cache/dcache.scala:56:27
    .W1_clk  (clock),
    .W1_data
      (_GEN_6[31:0] & from_LSU_bits_wmask | _dataArray_ext_R0_data
       & ~from_LSU_bits_wmask),	// src/main/scala/rv32e/cache/dcache.scala:30:33, :126:{28,56,65,76,78}
    .R0_data (_dataArray_ext_R0_data),
    .R1_data (to_sram_w_bits_data)
  );
  assign from_LSU_ready = _from_LSU_ready_output;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_LSU_valid = _GEN_4 | _GEN_3;	// <stdin>:3113:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_LSU_bits_data = hit ? _dataArray_ext_R0_data : 32'h0;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:30:33, :38:33, :155:29
  assign to_LSU_bits_bresp = _GEN_4;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_sram_ar_valid = _to_sram_ar_valid_output;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_sram_ar_bits_addr =
    _to_sram_ar_valid_output ? {from_LSU_bits_addr[31:4], 4'h0} : 32'h0;	// <stdin>:3113:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/dcache.scala:55:31, :56:27, :139:{93,106}, :155:29
  assign to_sram_ar_bits_len = {6'h0, {2{_to_sram_ar_valid_output}}};	// <stdin>:3113:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/dcache.scala:56:27, :141:27
  assign to_sram_r_ready = _to_sram_r_ready_output;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_sram_aw_valid = _to_sram_aw_valid_output;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
  assign to_sram_aw_bits_addr =
    {_GEN_7[from_LSU_bits_addr[7:4]], from_LSU_bits_addr[7:4], 4'h0};	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:22:41, :55:31, :145:33
  assign to_sram_aw_bits_len = {6'h0, {2{_to_sram_aw_valid_output}}};	// <stdin>:3113:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/cache/dcache.scala:56:27, :141:27, :147:27
  assign to_sram_w_valid = _to_sram_w_valid_output;	// <stdin>:3113:10, src/main/scala/rv32e/cache/dcache.scala:56:27
endmodule

module top(	// <stdin>:3611:10
  input         clock,	// <stdin>:3612:11
                reset,	// <stdin>:3613:11
  output [31:0] io_out_inst,	// src/main/scala/rv32e/core.scala:35:16
                io_out_pc,	// src/main/scala/rv32e/core.scala:35:16
                io_out_difftest_mcause,	// src/main/scala/rv32e/core.scala:35:16
                io_out_difftest_mepc,	// src/main/scala/rv32e/core.scala:35:16
                io_out_difftest_mstatus,	// src/main/scala/rv32e/core.scala:35:16
                io_out_difftest_mtvec,	// src/main/scala/rv32e/core.scala:35:16
  output        io_out_wb	// src/main/scala/rv32e/core.scala:35:16
);

  wire        _sram_i2_axi_ar_ready;	// src/main/scala/rv32e/core.scala:68:27
  wire        _sram_i2_axi_r_valid;	// src/main/scala/rv32e/core.scala:68:27
  wire [31:0] _sram_i2_axi_r_bits_data;	// src/main/scala/rv32e/core.scala:68:27
  wire        _sram_i2_axi_r_bits_last;	// src/main/scala/rv32e/core.scala:68:27
  wire        _sram_i2_axi_aw_ready;	// src/main/scala/rv32e/core.scala:68:27
  wire        _sram_i2_axi_w_ready;	// src/main/scala/rv32e/core.scala:68:27
  wire        _dcache_from_LSU_ready;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_LSU_valid;	// src/main/scala/rv32e/core.scala:67:27
  wire [31:0] _dcache_to_LSU_bits_data;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_LSU_bits_bresp;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_sram_ar_valid;	// src/main/scala/rv32e/core.scala:67:27
  wire [31:0] _dcache_to_sram_ar_bits_addr;	// src/main/scala/rv32e/core.scala:67:27
  wire [7:0]  _dcache_to_sram_ar_bits_len;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_sram_r_ready;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_sram_aw_valid;	// src/main/scala/rv32e/core.scala:67:27
  wire [31:0] _dcache_to_sram_aw_bits_addr;	// src/main/scala/rv32e/core.scala:67:27
  wire [7:0]  _dcache_to_sram_aw_bits_len;	// src/main/scala/rv32e/core.scala:67:27
  wire        _dcache_to_sram_w_valid;	// src/main/scala/rv32e/core.scala:67:27
  wire [31:0] _dcache_to_sram_w_bits_data;	// src/main/scala/rv32e/core.scala:67:27
  wire        _sram_i_axi_ar_ready;	// src/main/scala/rv32e/core.scala:57:27
  wire        _sram_i_axi_r_valid;	// src/main/scala/rv32e/core.scala:57:27
  wire [31:0] _sram_i_axi_r_bits_data;	// src/main/scala/rv32e/core.scala:57:27
  wire        _sram_i_axi_r_bits_last;	// src/main/scala/rv32e/core.scala:57:27
  wire        _icache_from_IFU_ready;	// src/main/scala/rv32e/core.scala:56:27
  wire        _icache_to_IFU_valid;	// src/main/scala/rv32e/core.scala:56:27
  wire [31:0] _icache_to_IFU_bits_data;	// src/main/scala/rv32e/core.scala:56:27
  wire        _icache_to_sram_ar_valid;	// src/main/scala/rv32e/core.scala:56:27
  wire [31:0] _icache_to_sram_ar_bits_addr;	// src/main/scala/rv32e/core.scala:56:27
  wire [7:0]  _icache_to_sram_ar_bits_len;	// src/main/scala/rv32e/core.scala:56:27
  wire        _icache_to_sram_r_ready;	// src/main/scala/rv32e/core.scala:56:27
  wire        _IFU_i_to_IDU_valid;	// src/main/scala/rv32e/core.scala:55:27
  wire [31:0] _IFU_i_to_IDU_bits_inst;	// src/main/scala/rv32e/core.scala:55:27
  wire [31:0] _IFU_i_to_IDU_bits_pc;	// src/main/scala/rv32e/core.scala:55:27
  wire        _IFU_i_to_cache_valid;	// src/main/scala/rv32e/core.scala:55:27
  wire [31:0] _IFU_i_to_cache_bits_addr;	// src/main/scala/rv32e/core.scala:55:27
  wire        _WBU_i_to_ISU_bits_reg_wen;	// src/main/scala/rv32e/core.scala:42:27
  wire [31:0] _WBU_i_to_ISU_bits_wdata;	// src/main/scala/rv32e/core.scala:42:27
  wire [4:0]  _WBU_i_to_ISU_bits_rd;	// src/main/scala/rv32e/core.scala:42:27
  wire        _WBU_i_to_IFU_valid;	// src/main/scala/rv32e/core.scala:42:27
  wire        _EXU_i_from_ISU_ready;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_to_WBU_valid;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_WBU_bits_alu_result;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_WBU_bits_mdu_result;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_WBU_bits_lsu_rdata;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_WBU_bits_csr_rdata;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_WBU_bits_pc;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_to_WBU_bits_reg_wen;	// src/main/scala/rv32e/core.scala:41:27
  wire [4:0]  _EXU_i_to_WBU_bits_rd;	// src/main/scala/rv32e/core.scala:41:27
  wire [2:0]  _EXU_i_to_WBU_bits_fu_op;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_to_IFU_bits_bru_ctrl_br;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_IFU_bits_bru_addr;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_to_IFU_bits_csr_ctrl_br;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_to_IFU_bits_csr_addr;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_lsu_to_cache_valid;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_lsu_to_cache_bits_addr;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_lsu_to_cache_bits_wdata;	// src/main/scala/rv32e/core.scala:41:27
  wire        _EXU_i_lsu_to_cache_bits_is_write;	// src/main/scala/rv32e/core.scala:41:27
  wire [31:0] _EXU_i_lsu_to_cache_bits_wmask;	// src/main/scala/rv32e/core.scala:41:27
  wire        _ISU_i_to_EXU_valid;	// src/main/scala/rv32e/core.scala:40:27
  wire [31:0] _ISU_i_to_EXU_bits_imm;	// src/main/scala/rv32e/core.scala:40:27
  wire [31:0] _ISU_i_to_EXU_bits_pc;	// src/main/scala/rv32e/core.scala:40:27
  wire [31:0] _ISU_i_to_EXU_bits_rdata1;	// src/main/scala/rv32e/core.scala:40:27
  wire [31:0] _ISU_i_to_EXU_bits_rdata2;	// src/main/scala/rv32e/core.scala:40:27
  wire [4:0]  _ISU_i_to_EXU_bits_rd;	// src/main/scala/rv32e/core.scala:40:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:40:27
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:40:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:40:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:40:27
  wire        _ISU_i_to_EXU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:40:27
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:40:27
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:40:27
  wire        _IDU_i_to_ISU_valid;	// src/main/scala/rv32e/core.scala:39:27
  wire [31:0] _IDU_i_to_ISU_bits_imm;	// src/main/scala/rv32e/core.scala:39:27
  wire [31:0] _IDU_i_to_ISU_bits_pc;	// src/main/scala/rv32e/core.scala:39:27
  wire [4:0]  _IDU_i_to_ISU_bits_rs1;	// src/main/scala/rv32e/core.scala:39:27
  wire [4:0]  _IDU_i_to_ISU_bits_rs2;	// src/main/scala/rv32e/core.scala:39:27
  wire [4:0]  _IDU_i_to_ISU_bits_rd;	// src/main/scala/rv32e/core.scala:39:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:39:27
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:39:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:39:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:39:27
  wire        _IDU_i_to_ISU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:39:27
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:39:27
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:39:27
  reg  [31:0] EXU_i_from_ISU_bits_r_imm;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [31:0] EXU_i_from_ISU_bits_r_pc;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata1;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata2;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [4:0]  EXU_i_from_ISU_bits_r_rd;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_fu_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_not_impl;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src1_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src2_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_alu_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_bru_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_csr_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op;	// src/main/scala/rv32e/utils/Connect.scala:26:35
  always @(posedge clock) begin	// <stdin>:3612:11
    if (_ISU_i_to_EXU_valid & _EXU_i_from_ISU_ready) begin	// src/main/scala/rv32e/core.scala:40:27, :41:27, src/main/scala/rv32e/utils/Connect.scala:26:58
      EXU_i_from_ISU_bits_r_imm <= _ISU_i_to_EXU_bits_imm;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_pc <= _ISU_i_to_EXU_bits_pc;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_rdata1 <= _ISU_i_to_EXU_bits_rdata1;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_rdata2 <= _ISU_i_to_EXU_bits_rdata2;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_rd <= _ISU_i_to_EXU_bits_rd;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen <= _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_fu_op <= _ISU_i_to_EXU_bits_ctrl_sig_fu_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen <= _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak <= _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_not_impl <= _ISU_i_to_EXU_bits_ctrl_sig_not_impl;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_src1_op <= _ISU_i_to_EXU_bits_ctrl_sig_src1_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_src2_op <= _ISU_i_to_EXU_bits_ctrl_sig_src2_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_alu_op <= _ISU_i_to_EXU_bits_ctrl_sig_alu_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op <= _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_bru_op <= _ISU_i_to_EXU_bits_ctrl_sig_bru_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_csr_op <= _ISU_i_to_EXU_bits_ctrl_sig_csr_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
      EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op <= _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;	// src/main/scala/rv32e/core.scala:40:27, src/main/scala/rv32e/utils/Connect.scala:26:35
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3611:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3611:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3611:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3611:10
      automatic logic [31:0] _RANDOM[0:5];	// <stdin>:3611:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3611:10
        `INIT_RANDOM_PROLOG_	// <stdin>:3611:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3611:10
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:3611:10
        end	// <stdin>:3611:10
        EXU_i_from_ISU_bits_r_imm = _RANDOM[3'h0];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_pc = _RANDOM[3'h1];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_rdata1 = _RANDOM[3'h2];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_rdata2 = _RANDOM[3'h3];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_rd = _RANDOM[3'h4][4:0];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen = _RANDOM[3'h4][5];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_fu_op = _RANDOM[3'h4][8:6];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen = _RANDOM[3'h4][9];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak = _RANDOM[3'h4][10];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_not_impl = _RANDOM[3'h4][11];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_src1_op = _RANDOM[3'h4][13:12];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_src2_op = _RANDOM[3'h4][15:14];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_alu_op = _RANDOM[3'h4][19:16];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op = _RANDOM[3'h4][23:20];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_bru_op = _RANDOM[3'h4][27:24];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_csr_op = _RANDOM[3'h4][30:28];	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
        EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op = {_RANDOM[3'h4][31], _RANDOM[3'h5][2:0]};	// <stdin>:3611:10, src/main/scala/rv32e/utils/Connect.scala:26:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3611:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:3611:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IDU IDU_i (	// src/main/scala/rv32e/core.scala:39:27
    .from_IFU_valid                 (_IFU_i_to_IDU_valid),	// src/main/scala/rv32e/core.scala:55:27
    .from_IFU_bits_inst             (_IFU_i_to_IDU_bits_inst),	// src/main/scala/rv32e/core.scala:55:27
    .from_IFU_bits_pc               (_IFU_i_to_IDU_bits_pc),	// src/main/scala/rv32e/core.scala:55:27
    .to_ISU_valid                   (_IDU_i_to_ISU_valid),
    .to_ISU_bits_imm                (_IDU_i_to_ISU_bits_imm),
    .to_ISU_bits_pc                 (_IDU_i_to_ISU_bits_pc),
    .to_ISU_bits_rs1                (_IDU_i_to_ISU_bits_rs1),
    .to_ISU_bits_rs2                (_IDU_i_to_ISU_bits_rs2),
    .to_ISU_bits_rd                 (_IDU_i_to_ISU_bits_rd),
    .to_ISU_bits_ctrl_sig_reg_wen   (_IDU_i_to_ISU_bits_ctrl_sig_reg_wen),
    .to_ISU_bits_ctrl_sig_fu_op     (_IDU_i_to_ISU_bits_ctrl_sig_fu_op),
    .to_ISU_bits_ctrl_sig_mem_wen   (_IDU_i_to_ISU_bits_ctrl_sig_mem_wen),
    .to_ISU_bits_ctrl_sig_is_ebreak (_IDU_i_to_ISU_bits_ctrl_sig_is_ebreak),
    .to_ISU_bits_ctrl_sig_not_impl  (_IDU_i_to_ISU_bits_ctrl_sig_not_impl),
    .to_ISU_bits_ctrl_sig_src1_op   (_IDU_i_to_ISU_bits_ctrl_sig_src1_op),
    .to_ISU_bits_ctrl_sig_src2_op   (_IDU_i_to_ISU_bits_ctrl_sig_src2_op),
    .to_ISU_bits_ctrl_sig_alu_op    (_IDU_i_to_ISU_bits_ctrl_sig_alu_op),
    .to_ISU_bits_ctrl_sig_lsu_op    (_IDU_i_to_ISU_bits_ctrl_sig_lsu_op),
    .to_ISU_bits_ctrl_sig_bru_op    (_IDU_i_to_ISU_bits_ctrl_sig_bru_op),
    .to_ISU_bits_ctrl_sig_csr_op    (_IDU_i_to_ISU_bits_ctrl_sig_csr_op),
    .to_ISU_bits_ctrl_sig_mdu_op    (_IDU_i_to_ISU_bits_ctrl_sig_mdu_op)
  );
  ISU ISU_i (	// src/main/scala/rv32e/core.scala:40:27
    .clock                            (clock),
    .reset                            (reset),
    .from_IDU_valid                   (_IDU_i_to_ISU_valid),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_imm                (_IDU_i_to_ISU_bits_imm),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_pc                 (_IDU_i_to_ISU_bits_pc),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_rs1                (_IDU_i_to_ISU_bits_rs1),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_rs2                (_IDU_i_to_ISU_bits_rs2),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_rd                 (_IDU_i_to_ISU_bits_rd),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_reg_wen   (_IDU_i_to_ISU_bits_ctrl_sig_reg_wen),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_fu_op     (_IDU_i_to_ISU_bits_ctrl_sig_fu_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_mem_wen   (_IDU_i_to_ISU_bits_ctrl_sig_mem_wen),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_is_ebreak (_IDU_i_to_ISU_bits_ctrl_sig_is_ebreak),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_not_impl  (_IDU_i_to_ISU_bits_ctrl_sig_not_impl),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_src1_op   (_IDU_i_to_ISU_bits_ctrl_sig_src1_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_src2_op   (_IDU_i_to_ISU_bits_ctrl_sig_src2_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_alu_op    (_IDU_i_to_ISU_bits_ctrl_sig_alu_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_lsu_op    (_IDU_i_to_ISU_bits_ctrl_sig_lsu_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_bru_op    (_IDU_i_to_ISU_bits_ctrl_sig_bru_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_csr_op    (_IDU_i_to_ISU_bits_ctrl_sig_csr_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_IDU_bits_ctrl_sig_mdu_op    (_IDU_i_to_ISU_bits_ctrl_sig_mdu_op),	// src/main/scala/rv32e/core.scala:39:27
    .from_WBU_bits_reg_wen            (_WBU_i_to_ISU_bits_reg_wen),	// src/main/scala/rv32e/core.scala:42:27
    .from_WBU_bits_wdata              (_WBU_i_to_ISU_bits_wdata),	// src/main/scala/rv32e/core.scala:42:27
    .from_WBU_bits_rd                 (_WBU_i_to_ISU_bits_rd),	// src/main/scala/rv32e/core.scala:42:27
    .to_EXU_valid                     (_ISU_i_to_EXU_valid),
    .to_EXU_bits_imm                  (_ISU_i_to_EXU_bits_imm),
    .to_EXU_bits_pc                   (_ISU_i_to_EXU_bits_pc),
    .to_EXU_bits_rdata1               (_ISU_i_to_EXU_bits_rdata1),
    .to_EXU_bits_rdata2               (_ISU_i_to_EXU_bits_rdata2),
    .to_EXU_bits_rd                   (_ISU_i_to_EXU_bits_rd),
    .to_EXU_bits_ctrl_sig_reg_wen     (_ISU_i_to_EXU_bits_ctrl_sig_reg_wen),
    .to_EXU_bits_ctrl_sig_fu_op       (_ISU_i_to_EXU_bits_ctrl_sig_fu_op),
    .to_EXU_bits_ctrl_sig_mem_wen     (_ISU_i_to_EXU_bits_ctrl_sig_mem_wen),
    .to_EXU_bits_ctrl_sig_is_ebreak   (_ISU_i_to_EXU_bits_ctrl_sig_is_ebreak),
    .to_EXU_bits_ctrl_sig_not_impl    (_ISU_i_to_EXU_bits_ctrl_sig_not_impl),
    .to_EXU_bits_ctrl_sig_src1_op     (_ISU_i_to_EXU_bits_ctrl_sig_src1_op),
    .to_EXU_bits_ctrl_sig_src2_op     (_ISU_i_to_EXU_bits_ctrl_sig_src2_op),
    .to_EXU_bits_ctrl_sig_alu_op      (_ISU_i_to_EXU_bits_ctrl_sig_alu_op),
    .to_EXU_bits_ctrl_sig_lsu_op      (_ISU_i_to_EXU_bits_ctrl_sig_lsu_op),
    .to_EXU_bits_ctrl_sig_bru_op      (_ISU_i_to_EXU_bits_ctrl_sig_bru_op),
    .to_EXU_bits_ctrl_sig_csr_op      (_ISU_i_to_EXU_bits_ctrl_sig_csr_op),
    .to_EXU_bits_ctrl_sig_mdu_op      (_ISU_i_to_EXU_bits_ctrl_sig_mdu_op)
  );
  EXU EXU_i (	// src/main/scala/rv32e/core.scala:41:27
    .clock                            (clock),
    .reset                            (reset),
    .from_ISU_valid                   (_ISU_i_to_EXU_valid),	// src/main/scala/rv32e/core.scala:40:27
    .from_ISU_bits_imm                (EXU_i_from_ISU_bits_r_imm),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_pc                 (EXU_i_from_ISU_bits_r_pc),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_rdata1             (EXU_i_from_ISU_bits_r_rdata1),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_rdata2             (EXU_i_from_ISU_bits_r_rdata2),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_rd                 (EXU_i_from_ISU_bits_r_rd),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_reg_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_fu_op     (EXU_i_from_ISU_bits_r_ctrl_sig_fu_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_mem_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_is_ebreak (EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_not_impl  (EXU_i_from_ISU_bits_r_ctrl_sig_not_impl),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_src1_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src1_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_src2_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src2_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_alu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_alu_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_lsu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_bru_op    (EXU_i_from_ISU_bits_r_ctrl_sig_bru_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_csr_op    (EXU_i_from_ISU_bits_r_ctrl_sig_csr_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .from_ISU_bits_ctrl_sig_mdu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op),	// src/main/scala/rv32e/utils/Connect.scala:26:35
    .lsu_to_cache_ready               (_dcache_from_LSU_ready),	// src/main/scala/rv32e/core.scala:67:27
    .lsu_from_cache_valid             (_dcache_to_LSU_valid),	// src/main/scala/rv32e/core.scala:67:27
    .lsu_from_cache_bits_data         (_dcache_to_LSU_bits_data),	// src/main/scala/rv32e/core.scala:67:27
    .lsu_from_cache_bits_bresp        (_dcache_to_LSU_bits_bresp),	// src/main/scala/rv32e/core.scala:67:27
    .from_ISU_ready                   (_EXU_i_from_ISU_ready),
    .to_WBU_valid                     (_EXU_i_to_WBU_valid),
    .to_WBU_bits_alu_result           (_EXU_i_to_WBU_bits_alu_result),
    .to_WBU_bits_mdu_result           (_EXU_i_to_WBU_bits_mdu_result),
    .to_WBU_bits_lsu_rdata            (_EXU_i_to_WBU_bits_lsu_rdata),
    .to_WBU_bits_csr_rdata            (_EXU_i_to_WBU_bits_csr_rdata),
    .to_WBU_bits_pc                   (_EXU_i_to_WBU_bits_pc),
    .to_WBU_bits_reg_wen              (_EXU_i_to_WBU_bits_reg_wen),
    .to_WBU_bits_rd                   (_EXU_i_to_WBU_bits_rd),
    .to_WBU_bits_fu_op                (_EXU_i_to_WBU_bits_fu_op),
    .to_IFU_bits_bru_ctrl_br          (_EXU_i_to_IFU_bits_bru_ctrl_br),
    .to_IFU_bits_bru_addr             (_EXU_i_to_IFU_bits_bru_addr),
    .to_IFU_bits_csr_ctrl_br          (_EXU_i_to_IFU_bits_csr_ctrl_br),
    .to_IFU_bits_csr_addr             (_EXU_i_to_IFU_bits_csr_addr),
    .difftest_mcause                  (io_out_difftest_mcause),
    .difftest_mepc                    (io_out_difftest_mepc),
    .difftest_mstatus                 (io_out_difftest_mstatus),
    .difftest_mtvec                   (io_out_difftest_mtvec),
    .lsu_to_cache_valid               (_EXU_i_lsu_to_cache_valid),
    .lsu_to_cache_bits_addr           (_EXU_i_lsu_to_cache_bits_addr),
    .lsu_to_cache_bits_wdata          (_EXU_i_lsu_to_cache_bits_wdata),
    .lsu_to_cache_bits_is_write       (_EXU_i_lsu_to_cache_bits_is_write),
    .lsu_to_cache_bits_wmask          (_EXU_i_lsu_to_cache_bits_wmask)
  );
  WBU WBU_i (	// src/main/scala/rv32e/core.scala:42:27
    .from_EXU_valid           (_EXU_i_to_WBU_valid),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_alu_result (_EXU_i_to_WBU_bits_alu_result),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_mdu_result (_EXU_i_to_WBU_bits_mdu_result),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_lsu_rdata  (_EXU_i_to_WBU_bits_lsu_rdata),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_csr_rdata  (_EXU_i_to_WBU_bits_csr_rdata),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_pc         (_EXU_i_to_WBU_bits_pc),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_reg_wen    (_EXU_i_to_WBU_bits_reg_wen),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_rd         (_EXU_i_to_WBU_bits_rd),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_fu_op      (_EXU_i_to_WBU_bits_fu_op),	// src/main/scala/rv32e/core.scala:41:27
    .to_ISU_bits_reg_wen      (_WBU_i_to_ISU_bits_reg_wen),
    .to_ISU_bits_wdata        (_WBU_i_to_ISU_bits_wdata),
    .to_ISU_bits_rd           (_WBU_i_to_ISU_bits_rd),
    .to_IFU_valid             (_WBU_i_to_IFU_valid)
  );
  IFU_cache IFU_i (	// src/main/scala/rv32e/core.scala:55:27
    .clock                     (clock),
    .reset                     (reset),
    .from_EXU_bits_bru_ctrl_br (_EXU_i_to_IFU_bits_bru_ctrl_br),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_bru_addr    (_EXU_i_to_IFU_bits_bru_addr),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_csr_ctrl_br (_EXU_i_to_IFU_bits_csr_ctrl_br),	// src/main/scala/rv32e/core.scala:41:27
    .from_EXU_bits_csr_addr    (_EXU_i_to_IFU_bits_csr_addr),	// src/main/scala/rv32e/core.scala:41:27
    .from_WBU_valid            (_WBU_i_to_IFU_valid),	// src/main/scala/rv32e/core.scala:42:27
    .to_cache_ready            (_icache_from_IFU_ready),	// src/main/scala/rv32e/core.scala:56:27
    .from_cache_valid          (_icache_to_IFU_valid),	// src/main/scala/rv32e/core.scala:56:27
    .from_cache_bits_data      (_icache_to_IFU_bits_data),	// src/main/scala/rv32e/core.scala:56:27
    .to_IDU_valid              (_IFU_i_to_IDU_valid),
    .to_IDU_bits_inst          (_IFU_i_to_IDU_bits_inst),
    .to_IDU_bits_pc            (_IFU_i_to_IDU_bits_pc),
    .to_cache_valid            (_IFU_i_to_cache_valid),
    .to_cache_bits_addr        (_IFU_i_to_cache_bits_addr)
  );
  iCacheV2 icache (	// src/main/scala/rv32e/core.scala:56:27
    .clock                (clock),
    .reset                (reset),
    .from_IFU_valid       (_IFU_i_to_cache_valid),	// src/main/scala/rv32e/core.scala:55:27
    .from_IFU_bits_addr   (_IFU_i_to_cache_bits_addr),	// src/main/scala/rv32e/core.scala:55:27
    .to_sram_ar_ready     (_sram_i_axi_ar_ready),	// src/main/scala/rv32e/core.scala:57:27
    .to_sram_r_valid      (_sram_i_axi_r_valid),	// src/main/scala/rv32e/core.scala:57:27
    .to_sram_r_bits_data  (_sram_i_axi_r_bits_data),	// src/main/scala/rv32e/core.scala:57:27
    .to_sram_r_bits_last  (_sram_i_axi_r_bits_last),	// src/main/scala/rv32e/core.scala:57:27
    .from_IFU_ready       (_icache_from_IFU_ready),
    .to_IFU_valid         (_icache_to_IFU_valid),
    .to_IFU_bits_data     (_icache_to_IFU_bits_data),
    .to_sram_ar_valid     (_icache_to_sram_ar_valid),
    .to_sram_ar_bits_addr (_icache_to_sram_ar_bits_addr),
    .to_sram_ar_bits_len  (_icache_to_sram_ar_bits_len),
    .to_sram_r_ready      (_icache_to_sram_r_ready)
  );
  sram_axi_rw sram_i (	// src/main/scala/rv32e/core.scala:57:27
    .clock             (clock),
    .reset             (reset),
    .axi_ar_valid      (_icache_to_sram_ar_valid),	// src/main/scala/rv32e/core.scala:56:27
    .axi_ar_bits_addr  (_icache_to_sram_ar_bits_addr),	// src/main/scala/rv32e/core.scala:56:27
    .axi_ar_bits_len   (_icache_to_sram_ar_bits_len),	// src/main/scala/rv32e/core.scala:56:27
    .axi_r_ready       (_icache_to_sram_r_ready),	// src/main/scala/rv32e/core.scala:56:27
    .axi_aw_valid      (1'h0),	// src/main/scala/rv32e/core.scala:68:27
    .axi_aw_bits_addr  (32'h0),	// src/main/scala/rv32e/core.scala:57:27
    .axi_aw_bits_len   (8'h0),	// src/main/scala/rv32e/core.scala:57:27
    .axi_aw_bits_burst (2'h0),	// src/main/scala/rv32e/core.scala:57:27
    .axi_w_valid       (1'h0),	// src/main/scala/rv32e/core.scala:68:27
    .axi_w_bits_data   (32'h0),	// src/main/scala/rv32e/core.scala:57:27
    .axi_w_bits_strb   (4'h0),	// src/main/scala/rv32e/core.scala:57:27
    .axi_ar_ready      (_sram_i_axi_ar_ready),
    .axi_r_valid       (_sram_i_axi_r_valid),
    .axi_r_bits_data   (_sram_i_axi_r_bits_data),
    .axi_r_bits_last   (_sram_i_axi_r_bits_last),
    .axi_aw_ready      (/* unused */),
    .axi_w_ready       (/* unused */)
  );
  D_Cache dcache (	// src/main/scala/rv32e/core.scala:67:27
    .clock                  (clock),
    .reset                  (reset),
    .from_LSU_valid         (_EXU_i_lsu_to_cache_valid),	// src/main/scala/rv32e/core.scala:41:27
    .from_LSU_bits_addr     (_EXU_i_lsu_to_cache_bits_addr),	// src/main/scala/rv32e/core.scala:41:27
    .from_LSU_bits_wdata    (_EXU_i_lsu_to_cache_bits_wdata),	// src/main/scala/rv32e/core.scala:41:27
    .from_LSU_bits_is_write (_EXU_i_lsu_to_cache_bits_is_write),	// src/main/scala/rv32e/core.scala:41:27
    .from_LSU_bits_wmask    (_EXU_i_lsu_to_cache_bits_wmask),	// src/main/scala/rv32e/core.scala:41:27
    .to_sram_ar_ready       (_sram_i2_axi_ar_ready),	// src/main/scala/rv32e/core.scala:68:27
    .to_sram_r_valid        (_sram_i2_axi_r_valid),	// src/main/scala/rv32e/core.scala:68:27
    .to_sram_r_bits_data    (_sram_i2_axi_r_bits_data),	// src/main/scala/rv32e/core.scala:68:27
    .to_sram_r_bits_last    (_sram_i2_axi_r_bits_last),	// src/main/scala/rv32e/core.scala:68:27
    .to_sram_aw_ready       (_sram_i2_axi_aw_ready),	// src/main/scala/rv32e/core.scala:68:27
    .to_sram_w_ready        (_sram_i2_axi_w_ready),	// src/main/scala/rv32e/core.scala:68:27
    .from_LSU_ready         (_dcache_from_LSU_ready),
    .to_LSU_valid           (_dcache_to_LSU_valid),
    .to_LSU_bits_data       (_dcache_to_LSU_bits_data),
    .to_LSU_bits_bresp      (_dcache_to_LSU_bits_bresp),
    .to_sram_ar_valid       (_dcache_to_sram_ar_valid),
    .to_sram_ar_bits_addr   (_dcache_to_sram_ar_bits_addr),
    .to_sram_ar_bits_len    (_dcache_to_sram_ar_bits_len),
    .to_sram_r_ready        (_dcache_to_sram_r_ready),
    .to_sram_aw_valid       (_dcache_to_sram_aw_valid),
    .to_sram_aw_bits_addr   (_dcache_to_sram_aw_bits_addr),
    .to_sram_aw_bits_len    (_dcache_to_sram_aw_bits_len),
    .to_sram_w_valid        (_dcache_to_sram_w_valid),
    .to_sram_w_bits_data    (_dcache_to_sram_w_bits_data)
  );
  sram_axi_rw sram_i2 (	// src/main/scala/rv32e/core.scala:68:27
    .clock             (clock),
    .reset             (reset),
    .axi_ar_valid      (_dcache_to_sram_ar_valid),	// src/main/scala/rv32e/core.scala:67:27
    .axi_ar_bits_addr  (_dcache_to_sram_ar_bits_addr),	// src/main/scala/rv32e/core.scala:67:27
    .axi_ar_bits_len   (_dcache_to_sram_ar_bits_len),	// src/main/scala/rv32e/core.scala:67:27
    .axi_r_ready       (_dcache_to_sram_r_ready),	// src/main/scala/rv32e/core.scala:67:27
    .axi_aw_valid      (_dcache_to_sram_aw_valid),	// src/main/scala/rv32e/core.scala:67:27
    .axi_aw_bits_addr  (_dcache_to_sram_aw_bits_addr),	// src/main/scala/rv32e/core.scala:67:27
    .axi_aw_bits_len   (_dcache_to_sram_aw_bits_len),	// src/main/scala/rv32e/core.scala:67:27
    .axi_aw_bits_burst (2'h1),	// src/main/scala/rv32e/core.scala:68:27
    .axi_w_valid       (_dcache_to_sram_w_valid),	// src/main/scala/rv32e/core.scala:67:27
    .axi_w_bits_data   (_dcache_to_sram_w_bits_data),	// src/main/scala/rv32e/core.scala:67:27
    .axi_w_bits_strb   (4'hF),	// src/main/scala/rv32e/core.scala:68:27
    .axi_ar_ready      (_sram_i2_axi_ar_ready),
    .axi_r_valid       (_sram_i2_axi_r_valid),
    .axi_r_bits_data   (_sram_i2_axi_r_bits_data),
    .axi_r_bits_last   (_sram_i2_axi_r_bits_last),
    .axi_aw_ready      (_sram_i2_axi_aw_ready),
    .axi_w_ready       (_sram_i2_axi_w_ready)
  );
  assign io_out_inst = _IFU_i_to_IDU_bits_inst;	// <stdin>:3611:10, src/main/scala/rv32e/core.scala:55:27
  assign io_out_pc = _IFU_i_to_IDU_bits_pc;	// <stdin>:3611:10, src/main/scala/rv32e/core.scala:55:27
  assign io_out_wb = _WBU_i_to_IFU_valid;	// <stdin>:3611:10, src/main/scala/rv32e/core.scala:42:27
endmodule


// ----- 8< ----- FILE "./RegisterFileBB.v" ----- 8< -----

/* general registers */

`define REG_OP_WIDTH 5
`define DATA_WIDTH 32
`define RegCnt     32

import "DPI-C" function void set_gpr_ptr(input logic [`DATA_WIDTH:0] a []);

module RegisterFileBB (
  input clock,
  input reset,
  input [`DATA_WIDTH-1:0] wdata,
  input [`REG_OP_WIDTH-1:0] rd,
  input reg_wen,
  input [`REG_OP_WIDTH-1:0] rs1,
  input [`REG_OP_WIDTH-1:0] rs2,

  output [`DATA_WIDTH-1:0] rdata1,
  output [`DATA_WIDTH-1:0] rdata2
);

  reg [`DATA_WIDTH-1:0] regs [`RegCnt-1:0];

  initial set_gpr_ptr(regs);  // rf

  /* posedge will update regs in the same inst cycle? */
  always @(posedge clock) begin
    if(reset)
      regs[0] <= 0;
    /* do not write reg0, remain it to zero */
    if (reg_wen && (rd != 0)) regs[rd] <= wdata;
    else ;
  end

  assign rdata1 = regs[rs1];
  assign rdata2 = regs[rs2];
endmodule

// ----- 8< ----- FILE "./EbreakBB.v" ----- 8< -----

/* used in this file */
import "DPI-C" function void exit_code();

module EbreakBB (
    input      is_ebreak
);

always @(*) begin
    if(is_ebreak) begin
        exit_code();
    end
end
    
endmodule //moduleName

// ----- 8< ----- FILE "./NotImplBB.v" ----- 8< -----

import "DPI-C" function void not_impl_exception();

module NotImplBB(
    input not_impl
);

always @(*) begin
    if(not_impl) begin
        not_impl_exception();
    end
end
 
endmodule //Not_impl

// ----- 8< ----- FILE "./RamBB.v" ----- 8< -----

/* verilator lint_off UNUSEDSIGNAL */
/* verilator lint_off BLKSEQ */
import "DPI-C" function void vaddr_read(
  input int raddr, output int rdata);
import "DPI-C" function void vaddr_write(
  input int waddr, input int wdata, input byte wmask);
`define DATA_WIDTH 32
`define ADDR_WIDTH 32

// addr is 4 byte aligned
module RamBB (
    input clock,
    input [`ADDR_WIDTH-1:0] addr,
    input mem_wen,
    input valid,
    input [`DATA_WIDTH-1:0] wdata,
    input [4-1:0] wmask,
    output reg [`DATA_WIDTH-1:0] rdata
);

  wire [8-1:0] wmask_new;
  assign wmask_new[3:0] = wmask;
  assign wmask_new[7:4] = 0;

// always @(*) begin
always @(negedge clock) begin
  // $display("wmask = %b", wmask);
  // $display("wmask_new = %b", wmask_new);
  if (valid) begin // 
    if (mem_wen) begin // 
      vaddr_write(addr, wdata, wmask_new);
    end
    else begin
      vaddr_read(addr, rdata);
    end
  end
  else begin
    rdata = rdata;
  end
end

endmodule

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

// EbreakBB.v
// NotImplBB.v
// RamBB.v
// RegisterFileBB.v
