module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input [id_4 : id_3] id_6,
    input logic signed id_7,
    output logic id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8),
      .id_6((id_3)),
      .id_8(id_4),
      .id_5(id_4)
  );
endmodule
