18:54:02 INFO  : Registering command handlers for SDK TCF services
18:54:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\travisallabon\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
18:54:08 INFO  : XSCT server has started successfully.
18:54:10 INFO  : Successfully done setting XSCT server connection channel  
18:54:10 INFO  : Successfully done setting SDK workspace  
18:54:10 INFO  : Processing command line option -hwspec C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper.hdf.
19:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:26:40 INFO  : 'fpga -state' command is executed.
19:26:46 INFO  : Memory regions updated for context APU
19:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:27:04 INFO  : 'jtag frequency' command is executed.
19:27:04 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:27:06 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:27:07 INFO  : Context for 'APU' is selected.
19:27:07 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:07 INFO  : Context for 'APU' is selected.
19:27:07 INFO  : 'stop' command is executed.
19:27:09 INFO  : 'ps7_init' command is executed.
19:27:09 INFO  : 'ps7_post_config' command is executed.
19:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:09 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:09 INFO  : Memory regions updated for context APU
19:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:10 INFO  : 'con' command is executed.
19:27:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:27:10 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:28:01 INFO  : Disconnected from the channel tcfchan#1.
19:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:28:02 INFO  : 'jtag frequency' command is executed.
19:28:02 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:28:05 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:28:05 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : 'stop' command is executed.
19:28:12 INFO  : 'ps7_init' command is executed.
19:28:12 INFO  : 'ps7_post_config' command is executed.
19:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:13 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:13 INFO  : Memory regions updated for context APU
19:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:13 INFO  : 'con' command is executed.
19:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:28:13 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:30:51 INFO  : Disconnected from the channel tcfchan#2.
19:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:30:52 INFO  : 'jtag frequency' command is executed.
19:30:52 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:30:55 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:30:55 INFO  : Context for 'APU' is selected.
19:31:01 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:01 INFO  : Context for 'APU' is selected.
19:31:01 INFO  : 'stop' command is executed.
19:31:02 INFO  : 'ps7_init' command is executed.
19:31:02 INFO  : 'ps7_post_config' command is executed.
19:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:03 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:03 INFO  : Memory regions updated for context APU
19:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:03 INFO  : 'con' command is executed.
19:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:31:03 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:34:43 INFO  : Disconnected from the channel tcfchan#3.
19:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:34:44 INFO  : 'jtag frequency' command is executed.
19:34:44 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:34:47 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:34:47 INFO  : Context for 'APU' is selected.
19:34:53 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:53 INFO  : Context for 'APU' is selected.
19:34:53 INFO  : 'stop' command is executed.
19:34:54 INFO  : 'ps7_init' command is executed.
19:34:54 INFO  : 'ps7_post_config' command is executed.
19:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:55 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:55 INFO  : Memory regions updated for context APU
19:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:55 INFO  : 'con' command is executed.
19:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:34:55 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:37:44 INFO  : Disconnected from the channel tcfchan#4.
19:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:37:46 INFO  : 'jtag frequency' command is executed.
19:37:46 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:37:48 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:37:49 INFO  : Context for 'APU' is selected.
19:37:53 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:53 INFO  : Context for 'APU' is selected.
19:37:53 INFO  : 'stop' command is executed.
19:37:55 INFO  : 'ps7_init' command is executed.
19:37:55 INFO  : 'ps7_post_config' command is executed.
19:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:55 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:56 INFO  : Memory regions updated for context APU
19:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:56 INFO  : 'con' command is executed.
19:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:37:56 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:40:36 INFO  : Disconnected from the channel tcfchan#5.
19:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:40:37 INFO  : 'jtag frequency' command is executed.
19:40:37 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:40:40 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:40:40 INFO  : Context for 'APU' is selected.
19:40:45 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:45 INFO  : Context for 'APU' is selected.
19:40:45 INFO  : 'stop' command is executed.
19:40:46 INFO  : 'ps7_init' command is executed.
19:40:46 INFO  : 'ps7_post_config' command is executed.
19:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:47 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:47 INFO  : Memory regions updated for context APU
19:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:47 INFO  : 'con' command is executed.
19:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:40:47 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:54:33 INFO  : Disconnected from the channel tcfchan#6.
19:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:54:34 INFO  : 'jtag frequency' command is executed.
19:54:34 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:54:37 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:54:37 INFO  : Context for 'APU' is selected.
19:54:42 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:42 INFO  : Context for 'APU' is selected.
19:54:42 INFO  : 'stop' command is executed.
19:54:43 INFO  : 'ps7_init' command is executed.
19:54:44 INFO  : 'ps7_post_config' command is executed.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:44 INFO  : Memory regions updated for context APU
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:45 INFO  : 'con' command is executed.
19:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:54:45 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:56:21 INFO  : Disconnected from the channel tcfchan#7.
19:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:56:22 INFO  : 'jtag frequency' command is executed.
19:56:22 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:56:25 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:56:25 INFO  : Context for 'APU' is selected.
19:56:30 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:30 INFO  : Context for 'APU' is selected.
19:56:30 INFO  : 'stop' command is executed.
19:56:32 INFO  : 'ps7_init' command is executed.
19:56:32 INFO  : 'ps7_post_config' command is executed.
19:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:32 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:32 INFO  : Memory regions updated for context APU
19:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:33 INFO  : 'con' command is executed.
19:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:56:33 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
19:59:43 INFO  : Disconnected from the channel tcfchan#8.
19:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
19:59:44 INFO  : 'jtag frequency' command is executed.
19:59:44 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
19:59:47 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
19:59:47 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
19:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : 'stop' command is executed.
19:59:53 INFO  : 'ps7_init' command is executed.
19:59:53 INFO  : 'ps7_post_config' command is executed.
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:54 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:54 INFO  : Memory regions updated for context APU
19:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:54 INFO  : 'con' command is executed.
19:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

19:59:54 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
20:01:16 INFO  : Disconnected from the channel tcfchan#9.
20:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
20:01:17 INFO  : 'jtag frequency' command is executed.
20:01:17 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
20:01:20 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
20:01:20 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
20:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:25 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : 'stop' command is executed.
20:01:26 INFO  : 'ps7_init' command is executed.
20:01:26 INFO  : 'ps7_post_config' command is executed.
20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:27 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:27 INFO  : Memory regions updated for context APU
20:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:27 INFO  : 'con' command is executed.
20:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

20:01:27 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
20:03:37 INFO  : Disconnected from the channel tcfchan#10.
20:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
20:03:38 INFO  : 'jtag frequency' command is executed.
20:03:38 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
20:03:41 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
20:03:41 INFO  : Context for 'APU' is selected.
20:03:46 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
20:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:46 INFO  : Context for 'APU' is selected.
20:03:46 INFO  : 'stop' command is executed.
20:03:48 INFO  : 'ps7_init' command is executed.
20:03:48 INFO  : 'ps7_post_config' command is executed.
20:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:48 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:48 INFO  : Memory regions updated for context APU
20:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:49 INFO  : 'con' command is executed.
20:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

20:03:49 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
20:11:01 INFO  : Disconnected from the channel tcfchan#11.
20:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
20:11:03 INFO  : 'jtag frequency' command is executed.
20:11:03 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
20:11:05 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
20:11:05 INFO  : Context for 'APU' is selected.
20:11:11 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
20:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:11 INFO  : Context for 'APU' is selected.
20:11:11 INFO  : 'stop' command is executed.
20:11:12 INFO  : 'ps7_init' command is executed.
20:11:12 INFO  : 'ps7_post_config' command is executed.
20:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:13 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:13 INFO  : Memory regions updated for context APU
20:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:13 INFO  : 'con' command is executed.
20:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

20:11:13 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
20:13:09 INFO  : Disconnected from the channel tcfchan#12.
20:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
20:13:11 INFO  : 'jtag frequency' command is executed.
20:13:11 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
20:13:13 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
20:13:14 INFO  : Context for 'APU' is selected.
20:13:18 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
20:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:18 INFO  : Context for 'APU' is selected.
20:13:19 INFO  : 'stop' command is executed.
20:13:20 INFO  : 'ps7_init' command is executed.
20:13:20 INFO  : 'ps7_post_config' command is executed.
20:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:20 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:21 INFO  : Memory regions updated for context APU
20:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:21 INFO  : 'con' command is executed.
20:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

20:13:21 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
21:35:05 INFO  : Disconnected from the channel tcfchan#13.
21:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
21:35:06 INFO  : 'jtag frequency' command is executed.
21:35:06 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
21:35:09 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
21:35:09 INFO  : Context for 'APU' is selected.
21:35:14 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
21:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:14 INFO  : Context for 'APU' is selected.
21:35:15 INFO  : 'stop' command is executed.
21:35:16 INFO  : 'ps7_init' command is executed.
21:35:16 INFO  : 'ps7_post_config' command is executed.
21:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:16 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:17 INFO  : Memory regions updated for context APU
21:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:17 INFO  : 'con' command is executed.
21:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

21:35:17 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
21:36:56 INFO  : Disconnected from the channel tcfchan#14.
21:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
21:36:58 INFO  : 'jtag frequency' command is executed.
21:36:58 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
21:37:00 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
21:37:00 INFO  : Context for 'APU' is selected.
21:37:05 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
21:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:05 INFO  : Context for 'APU' is selected.
21:37:05 INFO  : 'stop' command is executed.
21:37:07 INFO  : 'ps7_init' command is executed.
21:37:07 INFO  : 'ps7_post_config' command is executed.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:07 INFO  : Memory regions updated for context APU
21:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:08 INFO  : 'con' command is executed.
21:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

21:37:08 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
21:40:10 INFO  : Disconnected from the channel tcfchan#15.
21:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
21:40:11 INFO  : 'jtag frequency' command is executed.
21:40:11 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
21:40:14 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
21:40:14 INFO  : Context for 'APU' is selected.
21:40:19 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
21:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:19 INFO  : Context for 'APU' is selected.
21:40:20 INFO  : 'stop' command is executed.
21:40:21 INFO  : 'ps7_init' command is executed.
21:40:21 INFO  : 'ps7_post_config' command is executed.
21:40:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:22 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:22 INFO  : Memory regions updated for context APU
21:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:22 INFO  : 'con' command is executed.
21:40:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

21:40:22 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
11:39:38 INFO  : Disconnected from the channel tcfchan#16.
11:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:39:39 INFO  : 'jtag frequency' command is executed.
11:39:39 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:39:42 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit"
11:39:42 INFO  : Context for 'APU' is selected.
11:39:47 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf'.
11:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:47 INFO  : Context for 'APU' is selected.
11:39:48 INFO  : 'stop' command is executed.
11:39:49 INFO  : 'ps7_init' command is executed.
11:39:49 INFO  : 'ps7_post_config' command is executed.
11:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:50 INFO  : The application 'C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/Lab_2_Block_Design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab_2_Block_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_2/Lab_2.sdk/Lab2CTest/Debug/Lab2CTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:50 INFO  : Memory regions updated for context APU
11:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:50 INFO  : 'con' command is executed.
11:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

11:39:50 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2ctest.elf_on_local.tcl'
