Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 145 ns : File "D:/FPGA/verilog/sequence_detector/sequence_detector.srcs/sim_1/new/sequence_detector_top_tb.v" Line 62
