ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPI_1_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPI_1_SpiInit,"ax",%progbits
  20              		.align	2
  21              		.global	SPI_1_SpiInit
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPI_1_SpiInit, %function
  25              	SPI_1_SpiInit:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:Generated_Source\PSoC4/SPI_1_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPI_1_SPI.c **** * \file SPI_1_SPI.c
   3:Generated_Source\PSoC4/SPI_1_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:Generated_Source\PSoC4/SPI_1_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPI_1_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  19:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  20:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  22:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  24:Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  28:Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  29:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  30:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 2


  31:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  54:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  56:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  58:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  60:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SPI_1 for SPI operation.
  61:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is intended specifically to be used when the SPI_1 
  63:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  configuration is set to “Unconfigured SPI_1” in the customizer. 
  64:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initializing the SPI_1 in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  the component can be enabled using the SPI_1_Start() or 
  66:Generated_Source\PSoC4/SPI_1_SPI.c ****     * SPI_1_Enable() function.
  67:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  71:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  75:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  78:Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  80:Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  82:Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  83:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  84:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 3


  88:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 102:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 107:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 108:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 111:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 112:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 113:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 114:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 115:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 116:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 118:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 121:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 122:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 124:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 131:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 138:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 4


 145:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 146:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 152:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 161:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 162:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 163:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 164:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 165:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 167:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 169:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 171:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 173:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  28              		.loc 1 173 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
 174:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
  38              		.loc 1 175 0
  39 0004 174B     		ldr	r3, .L2
  40 0006 184A     		ldr	r2, .L2+4
  41 0008 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
  42              		.loc 1 176 0
  43 000a 184B     		ldr	r3, .L2+8
  44 000c 184A     		ldr	r2, .L2+12
  45 000e 1A60     		str	r2, [r3]
 177:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 178:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
  46              		.loc 1 179 0
  47 0010 184B     		ldr	r3, .L2+16
  48 0012 194A     		ldr	r2, .L2+20
  49 0014 1A60     		str	r2, [r3]
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 5


 180:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
  50              		.loc 1 180 0
  51 0016 194B     		ldr	r3, .L2+24
  52 0018 0722     		movs	r2, #7
  53 001a 1A60     		str	r2, [r3]
 181:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 182:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
  54              		.loc 1 183 0
  55 001c 184B     		ldr	r3, .L2+28
  56 001e 164A     		ldr	r2, .L2+20
  57 0020 1A60     		str	r2, [r3]
 184:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
  58              		.loc 1 184 0
  59 0022 184B     		ldr	r3, .L2+32
  60 0024 0022     		movs	r2, #0
  61 0026 1A60     		str	r2, [r3]
 185:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 186:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 189:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 190:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 191:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 193:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
  62              		.loc 1 194 0
  63 0028 174B     		ldr	r3, .L2+36
  64 002a 0022     		movs	r2, #0
  65 002c 1A60     		str	r2, [r3]
 195:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
  66              		.loc 1 195 0
  67 002e 174B     		ldr	r3, .L2+40
  68 0030 0022     		movs	r2, #0
  69 0032 1A60     		str	r2, [r3]
 196:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
  70              		.loc 1 196 0
  71 0034 164B     		ldr	r3, .L2+44
  72 0036 0022     		movs	r2, #0
  73 0038 1A60     		str	r2, [r3]
 197:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
  74              		.loc 1 197 0
  75 003a 164B     		ldr	r3, .L2+48
  76 003c 0022     		movs	r2, #0
  77 003e 1A60     		str	r2, [r3]
 198:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
  78              		.loc 1 198 0
  79 0040 154B     		ldr	r3, .L2+52
  80 0042 0022     		movs	r2, #0
  81 0044 1A60     		str	r2, [r3]
 199:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
  82              		.loc 1 199 0
  83 0046 154B     		ldr	r3, .L2+56
  84 0048 0022     		movs	r2, #0
  85 004a 1A60     		str	r2, [r3]
 200:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 6


 201:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX interrupt sources to restore. */
 202:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
  86              		.loc 1 202 0
  87 004c 134B     		ldr	r3, .L2+56
  88 004e 1B68     		ldr	r3, [r3]
  89 0050 9AB2     		uxth	r2, r3
  90 0052 134B     		ldr	r3, .L2+60
  91 0054 1A80     		strh	r2, [r3]
 203:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 204:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
  92              		.loc 1 206 0
  93 0056 0020     		movs	r0, #0
  94 0058 FFF7FEFF 		bl	SPI_1_SpiSetActiveSlaveSelect
 207:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 209:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 215:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 217:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 218:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
  95              		.loc 1 219 0
  96 005c C046     		nop
  97 005e BD46     		mov	sp, r7
  98              		@ sp needed
  99 0060 80BD     		pop	{r7, pc}
 100              	.L3:
 101 0062 C046     		.align	2
 102              	.L2:
 103 0064 00002440 		.word	1076101120
 104 0068 0F000001 		.word	16777231
 105 006c 20002440 		.word	1076101152
 106 0070 0D000080 		.word	-2147483635
 107 0074 00032440 		.word	1076101888
 108 0078 07010080 		.word	-2147483385
 109 007c 04032440 		.word	1076101892
 110 0080 00022440 		.word	1076101632
 111 0084 04022440 		.word	1076101636
 112 0088 880E2440 		.word	1076104840
 113 008c C80E2440 		.word	1076104904
 114 0090 480F2440 		.word	1076105032
 115 0094 080F2440 		.word	1076104968
 116 0098 C80F2440 		.word	1076105160
 117 009c 880F2440 		.word	1076105096
 118 00a0 00000000 		.word	SPI_1_IntrTxMask
 119              		.cfi_endproc
 120              	.LFE2:
 121              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 122              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
 123              		.align	2
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 7


 124              		.global	SPI_1_SpiPostEnable
 125              		.code	16
 126              		.thumb_func
 127              		.type	SPI_1_SpiPostEnable, %function
 128              	SPI_1_SpiPostEnable:
 129              	.LFB3:
 220:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 222:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 223:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 225:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPI_1_SPI.c **** {
 130              		.loc 1 232 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 1, uses_anonymous_args = 0
 134 0000 80B5     		push	{r7, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 7, -8
 137              		.cfi_offset 14, -4
 138 0002 00AF     		add	r7, sp, #0
 139              		.cfi_def_cfa_register 7
 233:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 235:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 237:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_CTS_SCLK_HSIOM_REG, SPI_1_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_CTS_SCLK_HSIOM_POS, SPI_1_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 243:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_RTS_SS0_HSIOM_REG, SPI_1_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_RTS_SS0_HSIOM_POS, SPI_1_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 249:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 250:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 254:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 255:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 256:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 260:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 8


 261:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 262:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 266:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 267:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 268:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 269:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 270:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 273:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 276:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 279:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 282:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 288:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 294:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 300:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 302:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SetTxInterruptMode(SPI_1_IntrTxMask);
 140              		.loc 1 303 0
 141 0004 034B     		ldr	r3, .L5
 142 0006 044A     		ldr	r2, .L5+4
 143 0008 1288     		ldrh	r2, [r2]
 144 000a 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/SPI_1_SPI.c **** }
 145              		.loc 1 304 0
 146 000c C046     		nop
 147 000e BD46     		mov	sp, r7
 148              		@ sp needed
 149 0010 80BD     		pop	{r7, pc}
 150              	.L6:
 151 0012 C046     		.align	2
 152              	.L5:
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 9


 153 0014 880F2440 		.word	1076105096
 154 0018 00000000 		.word	SPI_1_IntrTxMask
 155              		.cfi_endproc
 156              	.LFE3:
 157              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
 158              		.section	.text.SPI_1_SpiStop,"ax",%progbits
 159              		.align	2
 160              		.global	SPI_1_SpiStop
 161              		.code	16
 162              		.thumb_func
 163              		.type	SPI_1_SpiStop, %function
 164              	SPI_1_SpiStop:
 165              	.LFB4:
 305:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/SPI_1_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPI_1_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 315:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 317:Generated_Source\PSoC4/SPI_1_SPI.c **** {
 166              		.loc 1 317 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 1, uses_anonymous_args = 0
 170 0000 80B5     		push	{r7, lr}
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 7, -8
 173              		.cfi_offset 14, -4
 174 0002 00AF     		add	r7, sp, #0
 175              		.cfi_def_cfa_register 7
 318:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 320:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 322:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_uart_cts_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 326:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_CTS_SCLK_HSIOM_REG, SPI_1_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_CTS_SCLK_HSIOM_POS, SPI_1_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 331:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_uart_rts_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 335:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_RTS_SS0_HSIOM_REG, SPI_1_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_RTS_SS0_HSIOM_POS, SPI_1_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_uart_rts_spi_ss0_PIN) */
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 10


 339:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 340:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 341:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 344:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 348:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 349:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 350:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 353:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 357:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 358:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 359:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 362:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 366:Generated_Source\PSoC4/SPI_1_SPI.c ****     
 367:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 370:Generated_Source\PSoC4/SPI_1_SPI.c ****     else
 371:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 372:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 375:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 376:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 377:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 378:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 381:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 382:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 384:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 387:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 390:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 391:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 393:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 11


 396:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 400:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 405:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 409:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 414:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 418:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 423:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 176              		.loc 1 425 0
 177 0004 054B     		ldr	r3, .L8
 178 0006 1B68     		ldr	r3, [r3]
 179 0008 9BB2     		uxth	r3, r3
 180 000a 2022     		movs	r2, #32
 181 000c 1340     		ands	r3, r2
 182 000e 9AB2     		uxth	r2, r3
 183 0010 034B     		ldr	r3, .L8+4
 184 0012 1A80     		strh	r2, [r3]
 426:Generated_Source\PSoC4/SPI_1_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 431:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPI_1_SPI.c **** }
 185              		.loc 1 432 0
 186 0014 C046     		nop
 187 0016 BD46     		mov	sp, r7
 188              		@ sp needed
 189 0018 80BD     		pop	{r7, pc}
 190              	.L9:
 191 001a C046     		.align	2
 192              	.L8:
 193 001c 880F2440 		.word	1076105096
 194 0020 00000000 		.word	SPI_1_IntrTxMask
 195              		.cfi_endproc
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 12


 196              	.LFE4:
 197              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
 198              		.section	.text.SPI_1_SpiSetActiveSlaveSelect,"ax",%progbits
 199              		.align	2
 200              		.global	SPI_1_SpiSetActiveSlaveSelect
 201              		.code	16
 202              		.thumb_func
 203              		.type	SPI_1_SpiSetActiveSlaveSelect, %function
 204              	SPI_1_SpiSetActiveSlaveSelect:
 205              	.LFB5:
 433:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 434:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 435:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 440:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/SPI_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 448:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 451:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 458:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 206              		.loc 1 460 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 16
 209              		@ frame_needed = 1, uses_anonymous_args = 0
 210 0000 80B5     		push	{r7, lr}
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 7, -8
 213              		.cfi_offset 14, -4
 214 0002 84B0     		sub	sp, sp, #16
 215              		.cfi_def_cfa_offset 24
 216 0004 00AF     		add	r7, sp, #0
 217              		.cfi_def_cfa_register 7
 218 0006 7860     		str	r0, [r7, #4]
 461:Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 463:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl = SPI_1_SPI_CTRL_REG;
 219              		.loc 1 463 0
 220 0008 0A4B     		ldr	r3, .L11
 221 000a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 13


 222 000c FB60     		str	r3, [r7, #12]
 464:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 465:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl &= (uint32) ~SPI_1_SPI_CTRL_SLAVE_SELECT_MASK;
 223              		.loc 1 465 0
 224 000e FB68     		ldr	r3, [r7, #12]
 225 0010 094A     		ldr	r2, .L11+4
 226 0012 1340     		ands	r3, r2
 227 0014 FB60     		str	r3, [r7, #12]
 466:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 228              		.loc 1 466 0
 229 0016 7B68     		ldr	r3, [r7, #4]
 230 0018 9A06     		lsls	r2, r3, #26
 231 001a C023     		movs	r3, #192
 232 001c 1B05     		lsls	r3, r3, #20
 233 001e 1340     		ands	r3, r2
 234 0020 FA68     		ldr	r2, [r7, #12]
 235 0022 1343     		orrs	r3, r2
 236 0024 FB60     		str	r3, [r7, #12]
 467:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 468:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = spiCtrl;
 237              		.loc 1 468 0
 238 0026 034B     		ldr	r3, .L11
 239 0028 FA68     		ldr	r2, [r7, #12]
 240 002a 1A60     		str	r2, [r3]
 469:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 241              		.loc 1 469 0
 242 002c C046     		nop
 243 002e BD46     		mov	sp, r7
 244 0030 04B0     		add	sp, sp, #16
 245              		@ sp needed
 246 0032 80BD     		pop	{r7, pc}
 247              	.L12:
 248              		.align	2
 249              	.L11:
 250 0034 20002440 		.word	1076101152
 251 0038 FFFFFFF3 		.word	-201326593
 252              		.cfi_endproc
 253              	.LFE5:
 254              		.size	SPI_1_SpiSetActiveSlaveSelect, .-SPI_1_SpiSetActiveSlaveSelect
 255              		.section	.text.SPI_1_SpiSetSlaveSelectPolarity,"ax",%progbits
 256              		.align	2
 257              		.global	SPI_1_SpiSetSlaveSelectPolarity
 258              		.code	16
 259              		.thumb_func
 260              		.type	SPI_1_SpiSetSlaveSelectPolarity, %function
 261              	SPI_1_SpiSetSlaveSelectPolarity:
 262              	.LFB6:
 470:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 472:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 473:Generated_Source\PSoC4/SPI_1_SPI.c **** #if !(SPI_1_CY_SCBIP_V0 || SPI_1_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 477:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 478:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 14


 480:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  
 484:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 486:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 492:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 496:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 263              		.loc 1 498 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 16
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267 0000 80B5     		push	{r7, lr}
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 7, -8
 270              		.cfi_offset 14, -4
 271 0002 84B0     		sub	sp, sp, #16
 272              		.cfi_def_cfa_offset 24
 273 0004 00AF     		add	r7, sp, #0
 274              		.cfi_def_cfa_register 7
 275 0006 7860     		str	r0, [r7, #4]
 276 0008 3960     		str	r1, [r7]
 499:Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 ssPolarity;
 500:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 501:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/SPI_1_SPI.c ****         ssPolarity = SPI_1_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 277              		.loc 1 502 0
 278 000a 0122     		movs	r2, #1
 279 000c 7B68     		ldr	r3, [r7, #4]
 280 000e 9A40     		lsls	r2, r2, r3
 281 0010 1300     		movs	r3, r2
 282 0012 1A02     		lsls	r2, r3, #8
 283 0014 F023     		movs	r3, #240
 284 0016 1B01     		lsls	r3, r3, #4
 285 0018 1340     		ands	r3, r2
 286 001a FB60     		str	r3, [r7, #12]
 503:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 504:Generated_Source\PSoC4/SPI_1_SPI.c ****         if (0u != polarity)
 287              		.loc 1 504 0
 288 001c 3B68     		ldr	r3, [r7]
 289 001e 002B     		cmp	r3, #0
 290 0020 06D0     		beq	.L14
 505:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
 506:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG |= (uint32)  ssPolarity;
 291              		.loc 1 506 0
 292 0022 094B     		ldr	r3, .L17
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 15


 293 0024 084A     		ldr	r2, .L17
 294 0026 1168     		ldr	r1, [r2]
 295 0028 FA68     		ldr	r2, [r7, #12]
 296 002a 0A43     		orrs	r2, r1
 297 002c 1A60     		str	r2, [r3]
 507:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 508:Generated_Source\PSoC4/SPI_1_SPI.c ****         else
 509:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
 510:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 511:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 512:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 298              		.loc 1 512 0
 299 002e 06E0     		b	.L16
 300              	.L14:
 510:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 301              		.loc 1 510 0
 302 0030 054B     		ldr	r3, .L17
 303 0032 054A     		ldr	r2, .L17
 304 0034 1268     		ldr	r2, [r2]
 305 0036 F968     		ldr	r1, [r7, #12]
 306 0038 C943     		mvns	r1, r1
 307 003a 0A40     		ands	r2, r1
 308 003c 1A60     		str	r2, [r3]
 309              	.L16:
 310              		.loc 1 512 0
 311 003e C046     		nop
 312 0040 BD46     		mov	sp, r7
 313 0042 04B0     		add	sp, sp, #16
 314              		@ sp needed
 315 0044 80BD     		pop	{r7, pc}
 316              	.L18:
 317 0046 C046     		.align	2
 318              	.L17:
 319 0048 20002440 		.word	1076101152
 320              		.cfi_endproc
 321              	.LFE6:
 322              		.size	SPI_1_SpiSetSlaveSelectPolarity, .-SPI_1_SpiSetSlaveSelectPolarity
 323              		.text
 324              	.Letext0:
 325              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 326              		.file 3 "Generated_Source\\PSoC4\\SPI_1_PVT.h"
 327              		.section	.debug_info,"",%progbits
 328              	.Ldebug_info0:
 329 0000 6C010000 		.4byte	0x16c
 330 0004 0400     		.2byte	0x4
 331 0006 00000000 		.4byte	.Ldebug_abbrev0
 332 000a 04       		.byte	0x4
 333 000b 01       		.uleb128 0x1
 334 000c 87000000 		.4byte	.LASF26
 335 0010 0C       		.byte	0xc
 336 0011 3F000000 		.4byte	.LASF27
 337 0015 3A010000 		.4byte	.LASF28
 338 0019 00000000 		.4byte	.Ldebug_ranges0+0
 339 001d 00000000 		.4byte	0
 340 0021 00000000 		.4byte	.Ldebug_line0
 341 0025 02       		.uleb128 0x2
 342 0026 01       		.byte	0x1
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 16


 343 0027 06       		.byte	0x6
 344 0028 2B020000 		.4byte	.LASF0
 345 002c 02       		.uleb128 0x2
 346 002d 01       		.byte	0x1
 347 002e 08       		.byte	0x8
 348 002f 31000000 		.4byte	.LASF1
 349 0033 02       		.uleb128 0x2
 350 0034 02       		.byte	0x2
 351 0035 05       		.byte	0x5
 352 0036 0C020000 		.4byte	.LASF2
 353 003a 02       		.uleb128 0x2
 354 003b 02       		.byte	0x2
 355 003c 07       		.byte	0x7
 356 003d 74000000 		.4byte	.LASF3
 357 0041 02       		.uleb128 0x2
 358 0042 04       		.byte	0x4
 359 0043 05       		.byte	0x5
 360 0044 16020000 		.4byte	.LASF4
 361 0048 02       		.uleb128 0x2
 362 0049 04       		.byte	0x4
 363 004a 07       		.byte	0x7
 364 004b 62000000 		.4byte	.LASF5
 365 004f 02       		.uleb128 0x2
 366 0050 08       		.byte	0x8
 367 0051 05       		.byte	0x5
 368 0052 D1010000 		.4byte	.LASF6
 369 0056 02       		.uleb128 0x2
 370 0057 08       		.byte	0x8
 371 0058 07       		.byte	0x7
 372 0059 97010000 		.4byte	.LASF7
 373 005d 03       		.uleb128 0x3
 374 005e 04       		.byte	0x4
 375 005f 05       		.byte	0x5
 376 0060 696E7400 		.ascii	"int\000"
 377 0064 02       		.uleb128 0x2
 378 0065 04       		.byte	0x4
 379 0066 07       		.byte	0x7
 380 0067 8A010000 		.4byte	.LASF8
 381 006b 04       		.uleb128 0x4
 382 006c 7C010000 		.4byte	.LASF9
 383 0070 02       		.byte	0x2
 384 0071 D301     		.2byte	0x1d3
 385 0073 3A000000 		.4byte	0x3a
 386 0077 04       		.uleb128 0x4
 387 0078 83010000 		.4byte	.LASF10
 388 007c 02       		.byte	0x2
 389 007d D401     		.2byte	0x1d4
 390 007f 48000000 		.4byte	0x48
 391 0083 02       		.uleb128 0x2
 392 0084 04       		.byte	0x4
 393 0085 04       		.byte	0x4
 394 0086 1D000000 		.4byte	.LASF11
 395 008a 02       		.uleb128 0x2
 396 008b 08       		.byte	0x8
 397 008c 04       		.byte	0x4
 398 008d 33010000 		.4byte	.LASF12
 399 0091 02       		.uleb128 0x2
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 17


 400 0092 01       		.byte	0x1
 401 0093 08       		.byte	0x8
 402 0094 FF010000 		.4byte	.LASF13
 403 0098 04       		.uleb128 0x4
 404 0099 00000000 		.4byte	.LASF14
 405 009d 02       		.byte	0x2
 406 009e 7E02     		.2byte	0x27e
 407 00a0 A4000000 		.4byte	0xa4
 408 00a4 05       		.uleb128 0x5
 409 00a5 77000000 		.4byte	0x77
 410 00a9 02       		.uleb128 0x2
 411 00aa 08       		.byte	0x8
 412 00ab 04       		.byte	0x4
 413 00ac 1F020000 		.4byte	.LASF15
 414 00b0 02       		.uleb128 0x2
 415 00b1 04       		.byte	0x4
 416 00b2 07       		.byte	0x7
 417 00b3 B7010000 		.4byte	.LASF16
 418 00b7 06       		.uleb128 0x6
 419 00b8 37020000 		.4byte	.LASF17
 420 00bc 01       		.byte	0x1
 421 00bd AC       		.byte	0xac
 422 00be 00000000 		.4byte	.LFB2
 423 00c2 A4000000 		.4byte	.LFE2-.LFB2
 424 00c6 01       		.uleb128 0x1
 425 00c7 9C       		.byte	0x9c
 426 00c8 07       		.uleb128 0x7
 427 00c9 68010000 		.4byte	.LASF18
 428 00cd 01       		.byte	0x1
 429 00ce E7       		.byte	0xe7
 430 00cf 00000000 		.4byte	.LFB3
 431 00d3 1C000000 		.4byte	.LFE3-.LFB3
 432 00d7 01       		.uleb128 0x1
 433 00d8 9C       		.byte	0x9c
 434 00d9 08       		.uleb128 0x8
 435 00da 23000000 		.4byte	.LASF19
 436 00de 01       		.byte	0x1
 437 00df 3C01     		.2byte	0x13c
 438 00e1 00000000 		.4byte	.LFB4
 439 00e5 24000000 		.4byte	.LFE4-.LFB4
 440 00e9 01       		.uleb128 0x1
 441 00ea 9C       		.byte	0x9c
 442 00eb 09       		.uleb128 0x9
 443 00ec 15010000 		.4byte	.LASF20
 444 00f0 01       		.byte	0x1
 445 00f1 CB01     		.2byte	0x1cb
 446 00f3 00000000 		.4byte	.LFB5
 447 00f7 3C000000 		.4byte	.LFE5-.LFB5
 448 00fb 01       		.uleb128 0x1
 449 00fc 9C       		.byte	0x9c
 450 00fd 20010000 		.4byte	0x120
 451 0101 0A       		.uleb128 0xa
 452 0102 06000000 		.4byte	.LASF22
 453 0106 01       		.byte	0x1
 454 0107 CB01     		.2byte	0x1cb
 455 0109 77000000 		.4byte	0x77
 456 010d 02       		.uleb128 0x2
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 18


 457 010e 91       		.byte	0x91
 458 010f 6C       		.sleb128 -20
 459 0110 0B       		.uleb128 0xb
 460 0111 04020000 		.4byte	.LASF24
 461 0115 01       		.byte	0x1
 462 0116 CD01     		.2byte	0x1cd
 463 0118 77000000 		.4byte	0x77
 464 011c 02       		.uleb128 0x2
 465 011d 91       		.byte	0x91
 466 011e 74       		.sleb128 -12
 467 011f 00       		.byte	0
 468 0120 09       		.uleb128 0x9
 469 0121 DF010000 		.4byte	.LASF21
 470 0125 01       		.byte	0x1
 471 0126 F101     		.2byte	0x1f1
 472 0128 00000000 		.4byte	.LFB6
 473 012c 4C000000 		.4byte	.LFE6-.LFB6
 474 0130 01       		.uleb128 0x1
 475 0131 9C       		.byte	0x9c
 476 0132 64010000 		.4byte	0x164
 477 0136 0A       		.uleb128 0xa
 478 0137 06000000 		.4byte	.LASF22
 479 013b 01       		.byte	0x1
 480 013c F101     		.2byte	0x1f1
 481 013e 77000000 		.4byte	0x77
 482 0142 02       		.uleb128 0x2
 483 0143 91       		.byte	0x91
 484 0144 6C       		.sleb128 -20
 485 0145 0A       		.uleb128 0xa
 486 0146 AE010000 		.4byte	.LASF23
 487 014a 01       		.byte	0x1
 488 014b F101     		.2byte	0x1f1
 489 014d 77000000 		.4byte	0x77
 490 0151 02       		.uleb128 0x2
 491 0152 91       		.byte	0x91
 492 0153 68       		.sleb128 -24
 493 0154 0B       		.uleb128 0xb
 494 0155 12000000 		.4byte	.LASF25
 495 0159 01       		.byte	0x1
 496 015a F301     		.2byte	0x1f3
 497 015c 77000000 		.4byte	0x77
 498 0160 02       		.uleb128 0x2
 499 0161 91       		.byte	0x91
 500 0162 74       		.sleb128 -12
 501 0163 00       		.byte	0
 502 0164 0C       		.uleb128 0xc
 503 0165 C0010000 		.4byte	.LASF29
 504 0169 03       		.byte	0x3
 505 016a 5B       		.byte	0x5b
 506 016b 6B000000 		.4byte	0x6b
 507 016f 00       		.byte	0
 508              		.section	.debug_abbrev,"",%progbits
 509              	.Ldebug_abbrev0:
 510 0000 01       		.uleb128 0x1
 511 0001 11       		.uleb128 0x11
 512 0002 01       		.byte	0x1
 513 0003 25       		.uleb128 0x25
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 19


 514 0004 0E       		.uleb128 0xe
 515 0005 13       		.uleb128 0x13
 516 0006 0B       		.uleb128 0xb
 517 0007 03       		.uleb128 0x3
 518 0008 0E       		.uleb128 0xe
 519 0009 1B       		.uleb128 0x1b
 520 000a 0E       		.uleb128 0xe
 521 000b 55       		.uleb128 0x55
 522 000c 17       		.uleb128 0x17
 523 000d 11       		.uleb128 0x11
 524 000e 01       		.uleb128 0x1
 525 000f 10       		.uleb128 0x10
 526 0010 17       		.uleb128 0x17
 527 0011 00       		.byte	0
 528 0012 00       		.byte	0
 529 0013 02       		.uleb128 0x2
 530 0014 24       		.uleb128 0x24
 531 0015 00       		.byte	0
 532 0016 0B       		.uleb128 0xb
 533 0017 0B       		.uleb128 0xb
 534 0018 3E       		.uleb128 0x3e
 535 0019 0B       		.uleb128 0xb
 536 001a 03       		.uleb128 0x3
 537 001b 0E       		.uleb128 0xe
 538 001c 00       		.byte	0
 539 001d 00       		.byte	0
 540 001e 03       		.uleb128 0x3
 541 001f 24       		.uleb128 0x24
 542 0020 00       		.byte	0
 543 0021 0B       		.uleb128 0xb
 544 0022 0B       		.uleb128 0xb
 545 0023 3E       		.uleb128 0x3e
 546 0024 0B       		.uleb128 0xb
 547 0025 03       		.uleb128 0x3
 548 0026 08       		.uleb128 0x8
 549 0027 00       		.byte	0
 550 0028 00       		.byte	0
 551 0029 04       		.uleb128 0x4
 552 002a 16       		.uleb128 0x16
 553 002b 00       		.byte	0
 554 002c 03       		.uleb128 0x3
 555 002d 0E       		.uleb128 0xe
 556 002e 3A       		.uleb128 0x3a
 557 002f 0B       		.uleb128 0xb
 558 0030 3B       		.uleb128 0x3b
 559 0031 05       		.uleb128 0x5
 560 0032 49       		.uleb128 0x49
 561 0033 13       		.uleb128 0x13
 562 0034 00       		.byte	0
 563 0035 00       		.byte	0
 564 0036 05       		.uleb128 0x5
 565 0037 35       		.uleb128 0x35
 566 0038 00       		.byte	0
 567 0039 49       		.uleb128 0x49
 568 003a 13       		.uleb128 0x13
 569 003b 00       		.byte	0
 570 003c 00       		.byte	0
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 20


 571 003d 06       		.uleb128 0x6
 572 003e 2E       		.uleb128 0x2e
 573 003f 00       		.byte	0
 574 0040 3F       		.uleb128 0x3f
 575 0041 19       		.uleb128 0x19
 576 0042 03       		.uleb128 0x3
 577 0043 0E       		.uleb128 0xe
 578 0044 3A       		.uleb128 0x3a
 579 0045 0B       		.uleb128 0xb
 580 0046 3B       		.uleb128 0x3b
 581 0047 0B       		.uleb128 0xb
 582 0048 27       		.uleb128 0x27
 583 0049 19       		.uleb128 0x19
 584 004a 11       		.uleb128 0x11
 585 004b 01       		.uleb128 0x1
 586 004c 12       		.uleb128 0x12
 587 004d 06       		.uleb128 0x6
 588 004e 40       		.uleb128 0x40
 589 004f 18       		.uleb128 0x18
 590 0050 9642     		.uleb128 0x2116
 591 0052 19       		.uleb128 0x19
 592 0053 00       		.byte	0
 593 0054 00       		.byte	0
 594 0055 07       		.uleb128 0x7
 595 0056 2E       		.uleb128 0x2e
 596 0057 00       		.byte	0
 597 0058 3F       		.uleb128 0x3f
 598 0059 19       		.uleb128 0x19
 599 005a 03       		.uleb128 0x3
 600 005b 0E       		.uleb128 0xe
 601 005c 3A       		.uleb128 0x3a
 602 005d 0B       		.uleb128 0xb
 603 005e 3B       		.uleb128 0x3b
 604 005f 0B       		.uleb128 0xb
 605 0060 27       		.uleb128 0x27
 606 0061 19       		.uleb128 0x19
 607 0062 11       		.uleb128 0x11
 608 0063 01       		.uleb128 0x1
 609 0064 12       		.uleb128 0x12
 610 0065 06       		.uleb128 0x6
 611 0066 40       		.uleb128 0x40
 612 0067 18       		.uleb128 0x18
 613 0068 9742     		.uleb128 0x2117
 614 006a 19       		.uleb128 0x19
 615 006b 00       		.byte	0
 616 006c 00       		.byte	0
 617 006d 08       		.uleb128 0x8
 618 006e 2E       		.uleb128 0x2e
 619 006f 00       		.byte	0
 620 0070 3F       		.uleb128 0x3f
 621 0071 19       		.uleb128 0x19
 622 0072 03       		.uleb128 0x3
 623 0073 0E       		.uleb128 0xe
 624 0074 3A       		.uleb128 0x3a
 625 0075 0B       		.uleb128 0xb
 626 0076 3B       		.uleb128 0x3b
 627 0077 05       		.uleb128 0x5
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 21


 628 0078 27       		.uleb128 0x27
 629 0079 19       		.uleb128 0x19
 630 007a 11       		.uleb128 0x11
 631 007b 01       		.uleb128 0x1
 632 007c 12       		.uleb128 0x12
 633 007d 06       		.uleb128 0x6
 634 007e 40       		.uleb128 0x40
 635 007f 18       		.uleb128 0x18
 636 0080 9742     		.uleb128 0x2117
 637 0082 19       		.uleb128 0x19
 638 0083 00       		.byte	0
 639 0084 00       		.byte	0
 640 0085 09       		.uleb128 0x9
 641 0086 2E       		.uleb128 0x2e
 642 0087 01       		.byte	0x1
 643 0088 3F       		.uleb128 0x3f
 644 0089 19       		.uleb128 0x19
 645 008a 03       		.uleb128 0x3
 646 008b 0E       		.uleb128 0xe
 647 008c 3A       		.uleb128 0x3a
 648 008d 0B       		.uleb128 0xb
 649 008e 3B       		.uleb128 0x3b
 650 008f 05       		.uleb128 0x5
 651 0090 27       		.uleb128 0x27
 652 0091 19       		.uleb128 0x19
 653 0092 11       		.uleb128 0x11
 654 0093 01       		.uleb128 0x1
 655 0094 12       		.uleb128 0x12
 656 0095 06       		.uleb128 0x6
 657 0096 40       		.uleb128 0x40
 658 0097 18       		.uleb128 0x18
 659 0098 9742     		.uleb128 0x2117
 660 009a 19       		.uleb128 0x19
 661 009b 01       		.uleb128 0x1
 662 009c 13       		.uleb128 0x13
 663 009d 00       		.byte	0
 664 009e 00       		.byte	0
 665 009f 0A       		.uleb128 0xa
 666 00a0 05       		.uleb128 0x5
 667 00a1 00       		.byte	0
 668 00a2 03       		.uleb128 0x3
 669 00a3 0E       		.uleb128 0xe
 670 00a4 3A       		.uleb128 0x3a
 671 00a5 0B       		.uleb128 0xb
 672 00a6 3B       		.uleb128 0x3b
 673 00a7 05       		.uleb128 0x5
 674 00a8 49       		.uleb128 0x49
 675 00a9 13       		.uleb128 0x13
 676 00aa 02       		.uleb128 0x2
 677 00ab 18       		.uleb128 0x18
 678 00ac 00       		.byte	0
 679 00ad 00       		.byte	0
 680 00ae 0B       		.uleb128 0xb
 681 00af 34       		.uleb128 0x34
 682 00b0 00       		.byte	0
 683 00b1 03       		.uleb128 0x3
 684 00b2 0E       		.uleb128 0xe
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 22


 685 00b3 3A       		.uleb128 0x3a
 686 00b4 0B       		.uleb128 0xb
 687 00b5 3B       		.uleb128 0x3b
 688 00b6 05       		.uleb128 0x5
 689 00b7 49       		.uleb128 0x49
 690 00b8 13       		.uleb128 0x13
 691 00b9 02       		.uleb128 0x2
 692 00ba 18       		.uleb128 0x18
 693 00bb 00       		.byte	0
 694 00bc 00       		.byte	0
 695 00bd 0C       		.uleb128 0xc
 696 00be 34       		.uleb128 0x34
 697 00bf 00       		.byte	0
 698 00c0 03       		.uleb128 0x3
 699 00c1 0E       		.uleb128 0xe
 700 00c2 3A       		.uleb128 0x3a
 701 00c3 0B       		.uleb128 0xb
 702 00c4 3B       		.uleb128 0x3b
 703 00c5 0B       		.uleb128 0xb
 704 00c6 49       		.uleb128 0x49
 705 00c7 13       		.uleb128 0x13
 706 00c8 3F       		.uleb128 0x3f
 707 00c9 19       		.uleb128 0x19
 708 00ca 3C       		.uleb128 0x3c
 709 00cb 19       		.uleb128 0x19
 710 00cc 00       		.byte	0
 711 00cd 00       		.byte	0
 712 00ce 00       		.byte	0
 713              		.section	.debug_aranges,"",%progbits
 714 0000 3C000000 		.4byte	0x3c
 715 0004 0200     		.2byte	0x2
 716 0006 00000000 		.4byte	.Ldebug_info0
 717 000a 04       		.byte	0x4
 718 000b 00       		.byte	0
 719 000c 0000     		.2byte	0
 720 000e 0000     		.2byte	0
 721 0010 00000000 		.4byte	.LFB2
 722 0014 A4000000 		.4byte	.LFE2-.LFB2
 723 0018 00000000 		.4byte	.LFB3
 724 001c 1C000000 		.4byte	.LFE3-.LFB3
 725 0020 00000000 		.4byte	.LFB4
 726 0024 24000000 		.4byte	.LFE4-.LFB4
 727 0028 00000000 		.4byte	.LFB5
 728 002c 3C000000 		.4byte	.LFE5-.LFB5
 729 0030 00000000 		.4byte	.LFB6
 730 0034 4C000000 		.4byte	.LFE6-.LFB6
 731 0038 00000000 		.4byte	0
 732 003c 00000000 		.4byte	0
 733              		.section	.debug_ranges,"",%progbits
 734              	.Ldebug_ranges0:
 735 0000 00000000 		.4byte	.LFB2
 736 0004 A4000000 		.4byte	.LFE2
 737 0008 00000000 		.4byte	.LFB3
 738 000c 1C000000 		.4byte	.LFE3
 739 0010 00000000 		.4byte	.LFB4
 740 0014 24000000 		.4byte	.LFE4
 741 0018 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 23


 742 001c 3C000000 		.4byte	.LFE5
 743 0020 00000000 		.4byte	.LFB6
 744 0024 4C000000 		.4byte	.LFE6
 745 0028 00000000 		.4byte	0
 746 002c 00000000 		.4byte	0
 747              		.section	.debug_line,"",%progbits
 748              	.Ldebug_line0:
 749 0000 D3000000 		.section	.debug_str,"MS",%progbits,1
 749      02005500 
 749      00000201 
 749      FB0E0D00 
 749      01010101 
 750              	.LASF14:
 751 0000 72656733 		.ascii	"reg32\000"
 751      3200
 752              	.LASF22:
 753 0006 736C6176 		.ascii	"slaveSelect\000"
 753      6553656C 
 753      65637400 
 754              	.LASF25:
 755 0012 7373506F 		.ascii	"ssPolarity\000"
 755      6C617269 
 755      747900
 756              	.LASF11:
 757 001d 666C6F61 		.ascii	"float\000"
 757      7400
 758              	.LASF19:
 759 0023 5350495F 		.ascii	"SPI_1_SpiStop\000"
 759      315F5370 
 759      6953746F 
 759      7000
 760              	.LASF1:
 761 0031 756E7369 		.ascii	"unsigned char\000"
 761      676E6564 
 761      20636861 
 761      7200
 762              	.LASF27:
 763 003f 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 763      72617465 
 763      645F536F 
 763      75726365 
 763      5C50536F 
 764              	.LASF5:
 765 0062 6C6F6E67 		.ascii	"long unsigned int\000"
 765      20756E73 
 765      69676E65 
 765      6420696E 
 765      7400
 766              	.LASF3:
 767 0074 73686F72 		.ascii	"short unsigned int\000"
 767      7420756E 
 767      7369676E 
 767      65642069 
 767      6E7400
 768              	.LASF26:
 769 0087 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 769      43313120 
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 24


 769      352E342E 
 769      31203230 
 769      31363036 
 770 00ba 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 770      20726576 
 770      6973696F 
 770      6E203233 
 770      37373135 
 771 00ed 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 771      66756E63 
 771      74696F6E 
 771      2D736563 
 771      74696F6E 
 772              	.LASF20:
 773 0115 5350495F 		.ascii	"SPI_1_SpiSetActiveSlaveSelect\000"
 773      315F5370 
 773      69536574 
 773      41637469 
 773      7665536C 
 774              	.LASF12:
 775 0133 646F7562 		.ascii	"double\000"
 775      6C6500
 776              	.LASF28:
 777 013a 453A5C64 		.ascii	"E:\\desktop\\bu\\eda\\Transistor\\Transistor.cydsn\000"
 777      65736B74 
 777      6F705C62 
 777      755C6564 
 777      615C5472 
 778              	.LASF18:
 779 0168 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 779      315F5370 
 779      69506F73 
 779      74456E61 
 779      626C6500 
 780              	.LASF9:
 781 017c 75696E74 		.ascii	"uint16\000"
 781      313600
 782              	.LASF10:
 783 0183 75696E74 		.ascii	"uint32\000"
 783      333200
 784              	.LASF8:
 785 018a 756E7369 		.ascii	"unsigned int\000"
 785      676E6564 
 785      20696E74 
 785      00
 786              	.LASF7:
 787 0197 6C6F6E67 		.ascii	"long long unsigned int\000"
 787      206C6F6E 
 787      6720756E 
 787      7369676E 
 787      65642069 
 788              	.LASF23:
 789 01ae 706F6C61 		.ascii	"polarity\000"
 789      72697479 
 789      00
 790              	.LASF16:
 791 01b7 73697A65 		.ascii	"sizetype\000"
ARM GAS  C:\Users\13740\AppData\Local\Temp\ccd4LBOd.s 			page 25


 791      74797065 
 791      00
 792              	.LASF29:
 793 01c0 5350495F 		.ascii	"SPI_1_IntrTxMask\000"
 793      315F496E 
 793      74725478 
 793      4D61736B 
 793      00
 794              	.LASF6:
 795 01d1 6C6F6E67 		.ascii	"long long int\000"
 795      206C6F6E 
 795      6720696E 
 795      7400
 796              	.LASF21:
 797 01df 5350495F 		.ascii	"SPI_1_SpiSetSlaveSelectPolarity\000"
 797      315F5370 
 797      69536574 
 797      536C6176 
 797      6553656C 
 798              	.LASF13:
 799 01ff 63686172 		.ascii	"char\000"
 799      00
 800              	.LASF24:
 801 0204 73706943 		.ascii	"spiCtrl\000"
 801      74726C00 
 802              	.LASF2:
 803 020c 73686F72 		.ascii	"short int\000"
 803      7420696E 
 803      7400
 804              	.LASF4:
 805 0216 6C6F6E67 		.ascii	"long int\000"
 805      20696E74 
 805      00
 806              	.LASF15:
 807 021f 6C6F6E67 		.ascii	"long double\000"
 807      20646F75 
 807      626C6500 
 808              	.LASF0:
 809 022b 7369676E 		.ascii	"signed char\000"
 809      65642063 
 809      68617200 
 810              	.LASF17:
 811 0237 5350495F 		.ascii	"SPI_1_SpiInit\000"
 811      315F5370 
 811      69496E69 
 811      7400
 812              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
