#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 14 23:40:28 2023
# Process ID: 14500
# Current directory: D:/CPU_design/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10016 D:\CPU_design\lab_4\lab_4\lab_4.xpr
# Log file: D:/CPU_design/lab_4/lab_4/vivado.log
# Journal file: D:/CPU_design/lab_4/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
add_files {D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/pcadder.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/AND.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/PC_ALU.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/OR.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/DRAM_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/IRAM_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX2X5.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/CU.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/XOR.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/regfile.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/PC_updater.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/ConUnit.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/entend5to32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/extend16to32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX2.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/ConJUMP.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX4X32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/noConJUMP.v}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/CU.v]
add_files {D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/AND.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/PC_ALU.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/OR.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/adder_32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/IRAM_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/XOR.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/regfile.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/PC_updater.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/ConUnit.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/adder.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/add_c.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/alu.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/CLA.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/ConJUMP.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/noConJUMP.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/sub1.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/pcadder.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/add_4.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/XNOR.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/DRAM_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX2X5.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/and_not.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/CLA_16.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/CU.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/aandb.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/entend5to32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/NOT.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/extend16to32.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX2.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/sub1_c.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/BuMa.v D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/MUX4X32.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/adder.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/aandb.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/aandb.v
add_files -norecurse {D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v D:/CPU_design/lab2/add/add.srcs/sources_1/new/add_32.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/alu.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/alu.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/BuMa.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/BuMa.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/add_c.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/add_c.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/sub1_c.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/sub1_c.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/NOT.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/NOT.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/XNOR.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/XNOR.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab2/add/add.srcs/sources_1/new/add_32.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab2/add/add.srcs/sources_1/new/add_32.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/and_not.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/and_not.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v
launch_simulation
source cpu_tb.tcl
run all
close_sim
