{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1384711558799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1384711558914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384711559024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384711559024 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1384711559796 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1384711559871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1384711560966 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1384711561251 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 153 " "No exact pin location assignment(s) for 75 pins of 153 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[0\] " "Pin memory_mem_a\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 644 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[1\] " "Pin memory_mem_a\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 645 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[2\] " "Pin memory_mem_a\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[3\] " "Pin memory_mem_a\[3\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 647 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[4\] " "Pin memory_mem_a\[4\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[4] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[4\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[5\] " "Pin memory_mem_a\[5\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[5] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[5\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[6\] " "Pin memory_mem_a\[6\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[6] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[6\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[7\] " "Pin memory_mem_a\[7\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[7] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[7\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 651 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[8\] " "Pin memory_mem_a\[8\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[8] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[8\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[9\] " "Pin memory_mem_a\[9\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[9] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[9\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 653 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[10\] " "Pin memory_mem_a\[10\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[10] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[10\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 654 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[11\] " "Pin memory_mem_a\[11\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[11] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[11\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 655 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[12\] " "Pin memory_mem_a\[12\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[12] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[12\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 656 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[13\] " "Pin memory_mem_a\[13\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[13] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[13\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 657 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[14\] " "Pin memory_mem_a\[14\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_a[14] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[14\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 89 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 658 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[0\] " "Pin memory_mem_ba\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ba[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 90 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 659 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[1\] " "Pin memory_mem_ba\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ba[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 90 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 660 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[2\] " "Pin memory_mem_ba\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ba[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 90 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck " "Pin memory_mem_ck not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ck } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ck" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 91 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 718 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck_n " "Pin memory_mem_ck_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ck_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ck_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 92 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ck_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 719 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cke " "Pin memory_mem_cke not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_cke } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_cke" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 93 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 720 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cs_n " "Pin memory_mem_cs_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_cs_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_cs_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 94 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 721 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ras_n " "Pin memory_mem_ras_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_ras_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_ras_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 95 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 722 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cas_n " "Pin memory_mem_cas_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_cas_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_cas_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 96 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 723 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_we_n " "Pin memory_mem_we_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_we_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_we_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 97 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 724 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_reset_n " "Pin memory_mem_reset_n not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_reset_n } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_reset_n" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 98 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_odt " "Pin memory_mem_odt not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_odt } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_odt" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 102 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_odt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[0\] " "Pin memory_mem_dm\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dm[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 103 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[1\] " "Pin memory_mem_dm\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dm[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 103 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 703 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[2\] " "Pin memory_mem_dm\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dm[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 103 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[3\] " "Pin memory_mem_dm\[3\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dm[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 103 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fpga_resetn " "Pin fpga_resetn not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { fpga_resetn } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 180 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fpga_resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 792 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i2c_sclk " "Pin clk_i2c_sclk not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { clk_i2c_sclk } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 183 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 793 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i2c_sdat " "Pin clk_i2c_sdat not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { clk_i2c_sdat } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 184 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_i2c_sdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 794 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[0\] " "Pin memory_mem_dq\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[1\] " "Pin memory_mem_dq\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[2\] " "Pin memory_mem_dq\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[3\] " "Pin memory_mem_dq\[3\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[4\] " "Pin memory_mem_dq\[4\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[5\] " "Pin memory_mem_dq\[5\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[6\] " "Pin memory_mem_dq\[6\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[7\] " "Pin memory_mem_dq\[7\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[8\] " "Pin memory_mem_dq\[8\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[9\] " "Pin memory_mem_dq\[9\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[10\] " "Pin memory_mem_dq\[10\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[11\] " "Pin memory_mem_dq\[11\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[12\] " "Pin memory_mem_dq\[12\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[13\] " "Pin memory_mem_dq\[13\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 675 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[14\] " "Pin memory_mem_dq\[14\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[15\] " "Pin memory_mem_dq\[15\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[16\] " "Pin memory_mem_dq\[16\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[17\] " "Pin memory_mem_dq\[17\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[18\] " "Pin memory_mem_dq\[18\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[19\] " "Pin memory_mem_dq\[19\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[20\] " "Pin memory_mem_dq\[20\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[21\] " "Pin memory_mem_dq\[21\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[22\] " "Pin memory_mem_dq\[22\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[23\] " "Pin memory_mem_dq\[23\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[24\] " "Pin memory_mem_dq\[24\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[25\] " "Pin memory_mem_dq\[25\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[26\] " "Pin memory_mem_dq\[26\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[27\] " "Pin memory_mem_dq\[27\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[28\] " "Pin memory_mem_dq\[28\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[29\] " "Pin memory_mem_dq\[29\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[30\] " "Pin memory_mem_dq\[30\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[31\] " "Pin memory_mem_dq\[31\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[0\] " "Pin memory_mem_dqs\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[1\] " "Pin memory_mem_dqs\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[2\] " "Pin memory_mem_dqs\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[3\] " "Pin memory_mem_dqs\[3\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[0\] " "Pin memory_mem_dqs_n\[0\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[1\] " "Pin memory_mem_dqs_n\[1\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[2\] " "Pin memory_mem_dqs_n\[2\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[3\] " "Pin memory_mem_dqs_n\[3\] not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "Pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 104 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 727 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562079 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1384711562079 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 104 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 727 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384711562161 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1384711562161 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1384711591777 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1384711591844 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1384711597226 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "8 s (8 global) " "Automatically promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 12 global CLKCTRL_G10 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 12 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_bot1~inputCLKENA0 2761 global CLKCTRL_G6 " "clk_bot1~inputCLKENA0 with 2761 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 585 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 585 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 1199 global CLKCTRL_G3 " "soc_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 1199 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 756 global CLKCTRL_G1 " "soc_system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 756 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_master_secure:master_secure\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 241 global CLKCTRL_G0 " "soc_system:u0\|soc_system_master_secure:master_secure\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 241 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_master_secure:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 227 global CLKCTRL_G7 " "soc_system:u0\|soc_system_master_secure:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 227 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 181 global CLKCTRL_G5 " "soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 181 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1384711597253 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1384711597253 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1384711599045 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:07 " "Fitter periphery placement operations ending: elapsed time is 00:00:07" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711599085 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384711610308 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1384711610308 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1384711610558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 2 fpga_clk_50 port " "Ignored filter at soc_system_timing.sdc(2): fpga_clk_50 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports fpga_clk_50\] " "create_clock -period 20 \[get_ports fpga_clk_50\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610560 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1384711610560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 11 fpga_button_pio\[0\] port " "Ignored filter at soc_system_timing.sdc(11): fpga_button_pio\[0\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610561 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 12 fpga_button_pio\[1\] port " "Ignored filter at soc_system_timing.sdc(12): fpga_button_pio\[1\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610562 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 13 fpga_dipsw_pio\[0\] port " "Ignored filter at soc_system_timing.sdc(13): fpga_dipsw_pio\[0\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610563 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 14 fpga_dipsw_pio\[1\] port " "Ignored filter at soc_system_timing.sdc(14): fpga_dipsw_pio\[1\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610564 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 15 fpga_dipsw_pio\[2\] port " "Ignored filter at soc_system_timing.sdc(15): fpga_dipsw_pio\[2\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610565 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 16 fpga_dipsw_pio\[3\] port " "Ignored filter at soc_system_timing.sdc(16): fpga_dipsw_pio\[3\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610565 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 17 fpga_led_pio\[0\] port " "Ignored filter at soc_system_timing.sdc(17): fpga_led_pio\[0\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610566 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 18 fpga_led_pio\[1\] port " "Ignored filter at soc_system_timing.sdc(18): fpga_led_pio\[1\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610567 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 19 fpga_led_pio\[2\] port " "Ignored filter at soc_system_timing.sdc(19): fpga_led_pio\[2\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610568 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 20 fpga_led_pio\[3\] port " "Ignored filter at soc_system_timing.sdc(20): fpga_led_pio\[3\] could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610569 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 23 hps_emac1_TX_CLK port " "Ignored filter at soc_system_timing.sdc(23): hps_emac1_TX_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610569 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 24 hps_emac1_TXD0 port " "Ignored filter at soc_system_timing.sdc(24): hps_emac1_TXD0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610570 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 25 hps_emac1_TXD1 port " "Ignored filter at soc_system_timing.sdc(25): hps_emac1_TXD1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610571 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 26 hps_emac1_TXD2 port " "Ignored filter at soc_system_timing.sdc(26): hps_emac1_TXD2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610572 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 27 hps_emac1_TXD3 port " "Ignored filter at soc_system_timing.sdc(27): hps_emac1_TXD3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610573 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 28 hps_emac1_MDC port " "Ignored filter at soc_system_timing.sdc(28): hps_emac1_MDC could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610573 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 29 hps_emac1_TX_CTL port " "Ignored filter at soc_system_timing.sdc(29): hps_emac1_TX_CTL could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610574 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 30 hps_qspi_SS0 port " "Ignored filter at soc_system_timing.sdc(30): hps_qspi_SS0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610575 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 31 hps_qspi_CLK port " "Ignored filter at soc_system_timing.sdc(31): hps_qspi_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610576 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 32 hps_sdio_CLK port " "Ignored filter at soc_system_timing.sdc(32): hps_sdio_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610576 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 33 hps_usb1_STP port " "Ignored filter at soc_system_timing.sdc(33): hps_usb1_STP could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610577 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 34 hps_spim0_CLK port " "Ignored filter at soc_system_timing.sdc(34): hps_spim0_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610578 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 35 hps_spim0_MOSI port " "Ignored filter at soc_system_timing.sdc(35): hps_spim0_MOSI could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610579 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 36 hps_spim0_SS0 port " "Ignored filter at soc_system_timing.sdc(36): hps_spim0_SS0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610580 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 37 hps_uart0_TX port " "Ignored filter at soc_system_timing.sdc(37): hps_uart0_TX could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610580 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 38 hps_can0_TX port " "Ignored filter at soc_system_timing.sdc(38): hps_can0_TX could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610581 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 39 hps_trace_CLK port " "Ignored filter at soc_system_timing.sdc(39): hps_trace_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610582 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 40 hps_trace_D0 port " "Ignored filter at soc_system_timing.sdc(40): hps_trace_D0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610583 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 41 hps_trace_D1 port " "Ignored filter at soc_system_timing.sdc(41): hps_trace_D1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 41 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610583 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 42 hps_trace_D2 port " "Ignored filter at soc_system_timing.sdc(42): hps_trace_D2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610584 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 43 hps_trace_D3 port " "Ignored filter at soc_system_timing.sdc(43): hps_trace_D3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610585 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 44 hps_trace_D4 port " "Ignored filter at soc_system_timing.sdc(44): hps_trace_D4 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610586 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 45 hps_trace_D5 port " "Ignored filter at soc_system_timing.sdc(45): hps_trace_D5 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610586 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 46 hps_trace_D6 port " "Ignored filter at soc_system_timing.sdc(46): hps_trace_D6 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610587 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 47 hps_trace_D7 port " "Ignored filter at soc_system_timing.sdc(47): hps_trace_D7 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610588 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 49 hps_emac1_MDIO port " "Ignored filter at soc_system_timing.sdc(49): hps_emac1_MDIO could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610589 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 50 hps_qspi_IO0 port " "Ignored filter at soc_system_timing.sdc(50): hps_qspi_IO0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610590 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 51 hps_qspi_IO1 port " "Ignored filter at soc_system_timing.sdc(51): hps_qspi_IO1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 51 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610590 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 52 hps_qspi_IO2 port " "Ignored filter at soc_system_timing.sdc(52): hps_qspi_IO2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610591 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 53 hps_qspi_IO3 port " "Ignored filter at soc_system_timing.sdc(53): hps_qspi_IO3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610592 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 54 hps_sdio_CMD port " "Ignored filter at soc_system_timing.sdc(54): hps_sdio_CMD could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610593 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 55 hps_sdio_D0 port " "Ignored filter at soc_system_timing.sdc(55): hps_sdio_D0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610593 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 56 hps_sdio_D1 port " "Ignored filter at soc_system_timing.sdc(56): hps_sdio_D1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610594 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 57 hps_sdio_D2 port " "Ignored filter at soc_system_timing.sdc(57): hps_sdio_D2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610595 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 58 hps_sdio_D3 port " "Ignored filter at soc_system_timing.sdc(58): hps_sdio_D3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610596 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 59 hps_usb1_D0 port " "Ignored filter at soc_system_timing.sdc(59): hps_usb1_D0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610597 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 60 hps_usb1_D1 port " "Ignored filter at soc_system_timing.sdc(60): hps_usb1_D1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610597 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 61 hps_usb1_D2 port " "Ignored filter at soc_system_timing.sdc(61): hps_usb1_D2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610598 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 62 hps_usb1_D3 port " "Ignored filter at soc_system_timing.sdc(62): hps_usb1_D3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610599 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 63 hps_usb1_D4 port " "Ignored filter at soc_system_timing.sdc(63): hps_usb1_D4 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610600 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 64 hps_usb1_D5 port " "Ignored filter at soc_system_timing.sdc(64): hps_usb1_D5 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610600 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 65 hps_usb1_D6 port " "Ignored filter at soc_system_timing.sdc(65): hps_usb1_D6 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610601 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 66 hps_usb1_D7 port " "Ignored filter at soc_system_timing.sdc(66): hps_usb1_D7 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610602 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 67 hps_i2c0_SDA port " "Ignored filter at soc_system_timing.sdc(67): hps_i2c0_SDA could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610603 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 68 hps_i2c0_SCL port " "Ignored filter at soc_system_timing.sdc(68): hps_i2c0_SCL could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610603 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 69 hps_gpio_GPIO09 port " "Ignored filter at soc_system_timing.sdc(69): hps_gpio_GPIO09 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610604 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 70 hps_gpio_GPIO35 port " "Ignored filter at soc_system_timing.sdc(70): hps_gpio_GPIO35 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610605 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 71 hps_gpio_GPIO41 port " "Ignored filter at soc_system_timing.sdc(71): hps_gpio_GPIO41 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610606 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 72 hps_gpio_GPIO42 port " "Ignored filter at soc_system_timing.sdc(72): hps_gpio_GPIO42 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610607 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 73 hps_gpio_GPIO43 port " "Ignored filter at soc_system_timing.sdc(73): hps_gpio_GPIO43 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610607 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 74 hps_gpio_GPIO44 port " "Ignored filter at soc_system_timing.sdc(74): hps_gpio_GPIO44 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\] " {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610608 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610609 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610609 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610610 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610610 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610610 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610611 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610611 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610612 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610612 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610613 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D0\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D0\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610613 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D1\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D1\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610614 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D2\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D2\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610614 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D3\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D3\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610615 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 90 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D4\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D4\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610615 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D5\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D5\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610615 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 92 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D6\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D6\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610616 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D7\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D7\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610616 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610617 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610617 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610618 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610618 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610619 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610619 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610620 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610620 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 103 hps_emac1_RX_CTL port " "Ignored filter at soc_system_timing.sdc(103): hps_emac1_RX_CTL could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610621 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 104 hps_emac1_RX_CLK port " "Ignored filter at soc_system_timing.sdc(104): hps_emac1_RX_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610622 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 105 hps_emac1_RXD0 port " "Ignored filter at soc_system_timing.sdc(105): hps_emac1_RXD0 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 105 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610622 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 106 hps_emac1_RXD1 port " "Ignored filter at soc_system_timing.sdc(106): hps_emac1_RXD1 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610623 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 107 hps_emac1_RXD2 port " "Ignored filter at soc_system_timing.sdc(107): hps_emac1_RXD2 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610624 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 108 hps_emac1_RXD3 port " "Ignored filter at soc_system_timing.sdc(108): hps_emac1_RXD3 could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610625 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 109 hps_usb1_CLK port " "Ignored filter at soc_system_timing.sdc(109): hps_usb1_CLK could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_CLK\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_CLK\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610625 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 110 hps_usb1_DIR port " "Ignored filter at soc_system_timing.sdc(110): hps_usb1_DIR could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_DIR\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_DIR\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610626 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 111 hps_usb1_NXT port " "Ignored filter at soc_system_timing.sdc(111): hps_usb1_NXT could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 111 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_NXT\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_NXT\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610627 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 112 hps_spim0_MISO port " "Ignored filter at soc_system_timing.sdc(112): hps_spim0_MISO could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to * " "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610628 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 113 hps_uart0_RX port " "Ignored filter at soc_system_timing.sdc(113): hps_uart0_RX could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610629 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 114 hps_can0_RX port " "Ignored filter at soc_system_timing.sdc(114): hps_can0_RX could not be matched with a port" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711610629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 114 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to *" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711610629 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system_timing.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711610629 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1384711610638 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1384711610713 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1384711610726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1384711610733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711612622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612623 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711612623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1384711612626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612627 ""}  } { { "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1384711612627 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_bot1 " "Node: clk_bot1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384711612693 "|c5sx_soc|clk_bot1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_0_hps_io_hps_io_usb1_inst_CLK " "Node: hps_0_hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384711612693 "|c5sx_soc|hps_0_hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_0_hps_io_hps_io_i2c1_inst_SCL " "Node: hps_0_hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384711612693 "|c5sx_soc|hps_0_hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1384711612707 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1384711612707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1384711613005 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1384711613006 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1384711613114 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1384711613114 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1384711613124 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384711613143 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1384711613143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384711613370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384711613371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1384711613374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384711613396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384711613432 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1384711613457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1384711613458 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1384711613481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1384711613695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1384711613720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1384711613720 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adcdat " "Node \"aud_adcdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_adcdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adclrck " "Node \"aud_adclrck\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_adclrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dacdat " "Node \"aud_dacdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_dacdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_daclrck " "Node \"aud_daclrck\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_daclrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_i2c_sclk " "Node \"aud_i2c_sclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_i2c_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_i2c_sdat " "Node \"aud_i2c_sdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_i2c_sdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mute " "Node \"aud_mute\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_mute" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_xck " "Node \"aud_xck\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aud_xck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[0\] " "Node \"ddr3_fpga_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[10\] " "Node \"ddr3_fpga_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[11\] " "Node \"ddr3_fpga_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[12\] " "Node \"ddr3_fpga_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[13\] " "Node \"ddr3_fpga_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[14\] " "Node \"ddr3_fpga_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[1\] " "Node \"ddr3_fpga_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[2\] " "Node \"ddr3_fpga_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[3\] " "Node \"ddr3_fpga_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[4\] " "Node \"ddr3_fpga_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[5\] " "Node \"ddr3_fpga_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[6\] " "Node \"ddr3_fpga_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[7\] " "Node \"ddr3_fpga_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[8\] " "Node \"ddr3_fpga_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_a\[9\] " "Node \"ddr3_fpga_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_ba\[0\] " "Node \"ddr3_fpga_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_ba\[1\] " "Node \"ddr3_fpga_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_ba\[2\] " "Node \"ddr3_fpga_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_ba\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_casn " "Node \"ddr3_fpga_casn\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_casn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_cke " "Node \"ddr3_fpga_cke\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_clk_n " "Node \"ddr3_fpga_clk_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_clk_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_clk_p " "Node \"ddr3_fpga_clk_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_clk_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_csn " "Node \"ddr3_fpga_csn\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_csn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dm\[0\] " "Node \"ddr3_fpga_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dm\[1\] " "Node \"ddr3_fpga_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dm\[2\] " "Node \"ddr3_fpga_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dm\[3\] " "Node \"ddr3_fpga_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[0\] " "Node \"ddr3_fpga_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[10\] " "Node \"ddr3_fpga_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[11\] " "Node \"ddr3_fpga_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[12\] " "Node \"ddr3_fpga_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[13\] " "Node \"ddr3_fpga_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[14\] " "Node \"ddr3_fpga_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[15\] " "Node \"ddr3_fpga_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[16\] " "Node \"ddr3_fpga_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[17\] " "Node \"ddr3_fpga_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[18\] " "Node \"ddr3_fpga_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[19\] " "Node \"ddr3_fpga_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[1\] " "Node \"ddr3_fpga_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[20\] " "Node \"ddr3_fpga_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[21\] " "Node \"ddr3_fpga_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[22\] " "Node \"ddr3_fpga_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[23\] " "Node \"ddr3_fpga_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[24\] " "Node \"ddr3_fpga_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[25\] " "Node \"ddr3_fpga_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[26\] " "Node \"ddr3_fpga_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[27\] " "Node \"ddr3_fpga_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[28\] " "Node \"ddr3_fpga_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[29\] " "Node \"ddr3_fpga_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[2\] " "Node \"ddr3_fpga_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[30\] " "Node \"ddr3_fpga_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[31\] " "Node \"ddr3_fpga_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[3\] " "Node \"ddr3_fpga_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[4\] " "Node \"ddr3_fpga_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[5\] " "Node \"ddr3_fpga_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[6\] " "Node \"ddr3_fpga_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[7\] " "Node \"ddr3_fpga_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[8\] " "Node \"ddr3_fpga_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dq\[9\] " "Node \"ddr3_fpga_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_n\[0\] " "Node \"ddr3_fpga_dqs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_n\[1\] " "Node \"ddr3_fpga_dqs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_n\[2\] " "Node \"ddr3_fpga_dqs_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_n\[3\] " "Node \"ddr3_fpga_dqs_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_p\[0\] " "Node \"ddr3_fpga_dqs_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_p\[1\] " "Node \"ddr3_fpga_dqs_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_p\[2\] " "Node \"ddr3_fpga_dqs_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_dqs_p\[3\] " "Node \"ddr3_fpga_dqs_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_dqs_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_odt " "Node \"ddr3_fpga_odt\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_odt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_rasn " "Node \"ddr3_fpga_rasn\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_rasn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_resetn " "Node \"ddr3_fpga_resetn\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_resetn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_rzq " "Node \"ddr3_fpga_rzq\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_rzq" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr3_fpga_wen " "Node \"ddr3_fpga_wen\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_fpga_wen" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clk_in0 " "Node \"hsmc_clk_in0\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clk_in0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clk_out0 " "Node \"hsmc_clk_out0\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clk_out0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clkin_p\[1\] " "Node \"hsmc_clkin_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clkin_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clkin_p\[2\] " "Node \"hsmc_clkin_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clkin_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clkout_p\[1\] " "Node \"hsmc_clkout_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clkout_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clkout_p\[2\] " "Node \"hsmc_clkout_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_clkout_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_d\[0\] " "Node \"hsmc_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_d\[1\] " "Node \"hsmc_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_d\[2\] " "Node \"hsmc_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_d\[3\] " "Node \"hsmc_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[0\] " "Node \"hsmc_gxb_rx_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[1\] " "Node \"hsmc_gxb_rx_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[2\] " "Node \"hsmc_gxb_rx_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[3\] " "Node \"hsmc_gxb_rx_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[4\] " "Node \"hsmc_gxb_rx_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[5\] " "Node \"hsmc_gxb_rx_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[6\] " "Node \"hsmc_gxb_rx_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_rx_p\[7\] " "Node \"hsmc_gxb_rx_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_rx_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[0\] " "Node \"hsmc_gxb_tx_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[1\] " "Node \"hsmc_gxb_tx_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[2\] " "Node \"hsmc_gxb_tx_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[3\] " "Node \"hsmc_gxb_tx_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[4\] " "Node \"hsmc_gxb_tx_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[5\] " "Node \"hsmc_gxb_tx_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[6\] " "Node \"hsmc_gxb_tx_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_gxb_tx_p\[7\] " "Node \"hsmc_gxb_tx_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_gxb_tx_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_ref_clk_p " "Node \"hsmc_ref_clk_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_ref_clk_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[0\] " "Node \"hsmc_rx_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[10\] " "Node \"hsmc_rx_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[11\] " "Node \"hsmc_rx_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[12\] " "Node \"hsmc_rx_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[13\] " "Node \"hsmc_rx_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[14\] " "Node \"hsmc_rx_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[15\] " "Node \"hsmc_rx_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[16\] " "Node \"hsmc_rx_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[1\] " "Node \"hsmc_rx_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[2\] " "Node \"hsmc_rx_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[3\] " "Node \"hsmc_rx_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[4\] " "Node \"hsmc_rx_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[5\] " "Node \"hsmc_rx_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[6\] " "Node \"hsmc_rx_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[7\] " "Node \"hsmc_rx_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[8\] " "Node \"hsmc_rx_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_rx_p\[9\] " "Node \"hsmc_rx_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_rx_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_scl " "Node \"hsmc_scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_sda " "Node \"hsmc_sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_n\[8\] " "Node \"hsmc_tx_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[0\] " "Node \"hsmc_tx_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[10\] " "Node \"hsmc_tx_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[11\] " "Node \"hsmc_tx_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[12\] " "Node \"hsmc_tx_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[13\] " "Node \"hsmc_tx_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[14\] " "Node \"hsmc_tx_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[15\] " "Node \"hsmc_tx_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[16\] " "Node \"hsmc_tx_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[1\] " "Node \"hsmc_tx_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[2\] " "Node \"hsmc_tx_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[3\] " "Node \"hsmc_tx_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[4\] " "Node \"hsmc_tx_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[5\] " "Node \"hsmc_tx_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[6\] " "Node \"hsmc_tx_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[7\] " "Node \"hsmc_tx_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_tx_p\[9\] " "Node \"hsmc_tx_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmc_tx_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp_cs_n " "Node \"temp_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "temp_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp_miso " "Node \"temp_miso\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "temp_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp_mosi " "Node \"temp_mosi\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "temp_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp_sclk " "Node \"temp_sclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "temp_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[0\] " "Node \"vga_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[1\] " "Node \"vga_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[2\] " "Node \"vga_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[3\] " "Node \"vga_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[4\] " "Node \"vga_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[5\] " "Node \"vga_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[6\] " "Node \"vga_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[7\] " "Node \"vga_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_balnk_n " "Node \"vga_balnk_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_balnk_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_clk " "Node \"vga_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[0\] " "Node \"vga_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[1\] " "Node \"vga_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[2\] " "Node \"vga_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[3\] " "Node \"vga_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[4\] " "Node \"vga_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[5\] " "Node \"vga_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[6\] " "Node \"vga_g\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[7\] " "Node \"vga_g\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[0\] " "Node \"vga_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[1\] " "Node \"vga_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[2\] " "Node \"vga_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[3\] " "Node \"vga_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[4\] " "Node \"vga_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[5\] " "Node \"vga_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[6\] " "Node \"vga_r\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[7\] " "Node \"vga_r\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_sync_n " "Node \"vga_sync_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_sync_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vs " "Node \"vga_vs\" is assigned to location or region, but does not exist in design" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384711615012 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1384711615012 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:55 " "Fitter preparation operations ending: elapsed time is 00:00:55" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711615026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1384711628489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711632320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1384711632375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1384711656107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711656108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1384711679400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1384711707364 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1384711707364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711716593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.49 " "Total time spent on timing analysis during the Fitter is 10.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1384711748421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384711749115 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1384711749141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384711761475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384711761572 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1384711761572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384711776856 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:06 " "Fitter post-fit operations ending: elapsed time is 00:01:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384711814575 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1384711816850 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk_i2c_sdat a permanently disabled " "Pin clk_i2c_sdat has a permanently disabled output enable" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { clk_i2c_sdat } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 184 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_i2c_sdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 794 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1384711816987 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 675 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 100 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 101 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dasdgw/altera/13.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dasdgw/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "top/c5sx_soc.v" "" { Text "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/top/c5sx_soc.v" 99 0 0 } } { "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dasdgw/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1384711816987 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1384711816987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/output_files/soc_system.fit.smsg " "Generated suppressed messages file /home/dasdgw/fpga/projects/sockit/projects/GHRD_soc_system/output_files/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1384711819156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 370 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 370 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2752 " "Peak virtual memory: 2752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384711825846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 19:10:25 2013 " "Processing ended: Sun Nov 17 19:10:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384711825846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:29 " "Elapsed time: 00:04:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384711825846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:31 " "Total CPU time (on all processors): 00:05:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384711825846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1384711825846 ""}
