0.7
2020.1
May 27 2020
20:09:33
D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sim_1/new/VGA_Moving_Image_tb.vhd,1712171275,vhdl,,,,vga_moving_image_tb,,,,,,,,
D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1712167533,verilog,,,,blk_mem_gen_0,,,,,,,,
D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd,1712170272,vhdl,,,,vga_moving_image,,,,,,,,
