// This program was cloned from: https://github.com/T-K-233/RISC-V-Single-Cycle-CPU
// License: MIT License

module ROM #(
  parameter DEPTH = 16384
)(
    input         clk,
    input  [11:0] addr,
    output [31:0] dout
);
  
  reg [31:0] mem [DEPTH-1:0];

  assign dout = mem[addr];

  initial begin
    $readmemh("/scratch/vivado_projects/BAD-RISCV-CPU/BA20X-Verilog/software/firmware.mem", mem);
  end

endmodule