

================================================================
== Vivado HLS Report for 'biquad'
================================================================
* Date:           Tue Apr 23 23:39:12 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        biquad
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   25|    2|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      12|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     11|     861|    1715|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     302|
|Register         |        -|      -|     579|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     11|    1440|    2029|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |biquad_CTRL_BUS_s_axi_U  |biquad_CTRL_BUS_s_axi  |        0|      0|  227|  362|
    |biquad_faddfsub_3bkb_U1  |biquad_faddfsub_3bkb   |        0|      2|  205|  390|
    |biquad_fmul_32ns_cud_U2  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    |biquad_fmul_32ns_cud_U3  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    |biquad_fmul_32ns_cud_U4  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        0|     11|  861| 1715|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state26_io     |    and   |      0|  0|   2|           1|           1|
    |in_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |out_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  12|           9|           7|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         27|    1|         27|
    |grp_fu_105_opcode  |   15|          3|    2|          6|
    |grp_fu_105_p0      |   15|          3|   32|         96|
    |grp_fu_105_p1      |   21|          4|   32|        128|
    |grp_fu_110_p0      |   15|          3|   32|         96|
    |grp_fu_110_p1      |   15|          3|   32|         96|
    |grp_fu_115_p0      |   15|          3|   32|         96|
    |grp_fu_115_p1      |   15|          3|   32|         96|
    |in_V_0_data_out    |    9|          2|   32|         64|
    |in_V_0_state       |   15|          3|    2|          6|
    |in_V_TDATA_blk_n   |    9|          2|    1|          2|
    |out_V_1_data_out   |    9|          2|   32|         64|
    |out_V_1_state      |   15|          3|    2|          6|
    |out_V_TDATA_blk_n  |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  302|         63|  265|        785|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a1_read_reg_208              |  32|   0|   32|          0|
    |a2_read_reg_203              |  32|   0|   32|          0|
    |ap_CS_fsm                    |  26|   0|   26|          0|
    |b0_read_reg_198              |  32|   0|   32|          0|
    |b1_read_reg_193              |  32|   0|   32|          0|
    |b2_read_reg_188              |  32|   0|   32|          0|
    |in_V_0_payload_A             |  32|   0|   32|          0|
    |in_V_0_payload_B             |  32|   0|   32|          0|
    |in_V_0_sel_rd                |   1|   0|    1|          0|
    |in_V_0_sel_wr                |   1|   0|    1|          0|
    |in_V_0_state                 |   2|   0|    2|          0|
    |out_V_1_payload_A            |  32|   0|   32|          0|
    |out_V_1_payload_B            |  32|   0|   32|          0|
    |out_V_1_sel_rd               |   1|   0|    1|          0|
    |out_V_1_sel_wr               |   1|   0|    1|          0|
    |out_V_1_state                |   2|   0|    2|          0|
    |reg_123                      |  32|   0|   32|          0|
    |reg_129                      |  32|   0|   32|          0|
    |reg_134                      |  32|   0|   32|          0|
    |tmp_9_reg_228                |  32|   0|   32|          0|
    |user_writing_V_read_reg_184  |   1|   0|    1|          0|
    |x1                           |  32|   0|   32|          0|
    |x2                           |  32|   0|   32|          0|
    |y1                           |  32|   0|   32|          0|
    |y2                           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 579|   0|  579|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    biquad    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    biquad    | return value |
|in_V_TDATA              |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID             |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY             | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA             | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID            | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY            |  in |    1|     axis     |     out_V    |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!user_writing_V_read)
	26  / (user_writing_V_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: StgValue_27 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_V), !map !45

ST_1: StgValue_28 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !49

ST_1: StgValue_29 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float %a1), !map !53

ST_1: StgValue_30 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %a2), !map !59

ST_1: StgValue_31 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float %b0), !map !63

ST_1: StgValue_32 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float %b1), !map !67

ST_1: StgValue_33 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float %b2), !map !71

ST_1: StgValue_34 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %user_writing_V), !map !75

ST_1: StgValue_35 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @biquad_str) nounwind

ST_1: user_writing_V_read (22)  [1/1] 1.00ns
:9  %user_writing_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %user_writing_V)

ST_1: b2_read (23)  [1/1] 1.00ns
:10  %b2_read = call float @_ssdm_op_Read.s_axilite.float(float %b2)

ST_1: b1_read (24)  [1/1] 1.00ns
:11  %b1_read = call float @_ssdm_op_Read.s_axilite.float(float %b1)

ST_1: b0_read (25)  [1/1] 1.00ns
:12  %b0_read = call float @_ssdm_op_Read.s_axilite.float(float %b0)

ST_1: a2_read (26)  [1/1] 1.00ns
:13  %a2_read = call float @_ssdm_op_Read.s_axilite.float(float %a2)

ST_1: a1_read (27)  [1/1] 1.00ns
:14  %a1_read = call float @_ssdm_op_Read.s_axilite.float(float %a1)

ST_1: StgValue_42 (28)  [1/1] 0.00ns  loc: biquad.cpp:19
:15  call void (...)* @_ssdm_op_SpecInterface(i1 %user_writing_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_43 (29)  [1/1] 0.00ns  loc: biquad.cpp:20
:16  call void (...)* @_ssdm_op_SpecInterface(float %b2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_44 (30)  [1/1] 0.00ns  loc: biquad.cpp:21
:17  call void (...)* @_ssdm_op_SpecInterface(float %b1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_45 (31)  [1/1] 0.00ns  loc: biquad.cpp:22
:18  call void (...)* @_ssdm_op_SpecInterface(float %b0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_46 (32)  [1/1] 0.00ns  loc: biquad.cpp:23
:19  call void (...)* @_ssdm_op_SpecInterface(float %a2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_47 (33)  [1/1] 0.00ns  loc: biquad.cpp:24
:20  call void (...)* @_ssdm_op_SpecInterface(float %a1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_48 (34)  [1/1] 0.00ns  loc: biquad.cpp:25
:21  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_49 (35)  [1/1] 0.00ns  loc: biquad.cpp:26
:22  call void (...)* @_ssdm_op_SpecInterface(float* %in_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_50 (36)  [1/1] 0.00ns  loc: biquad.cpp:27
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_51 (37)  [1/1] 0.00ns  loc: biquad.cpp:29
:24  br i1 %user_writing_V_read, label %._crit_edge, label %1

ST_1: tmp_4 (39)  [2/2] 0.00ns  loc: biquad.cpp:37
:0  %tmp_4 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)


 <State 2>: 5.70ns
ST_2: tmp_4 (39)  [1/2] 0.00ns  loc: biquad.cpp:37
:0  %tmp_4 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)

ST_2: tmp_6 (40)  [4/4] 5.70ns  loc: biquad.cpp:39
:1  %tmp_6 = fmul float %tmp_4, %b0_read

ST_2: x1_load (41)  [1/1] 0.00ns  loc: biquad.cpp:39
:2  %x1_load = load float* @x1, align 4

ST_2: tmp_7 (42)  [4/4] 5.70ns  loc: biquad.cpp:39
:3  %tmp_7 = fmul float %x1_load, %b1_read

ST_2: x2_load (44)  [1/1] 0.00ns  loc: biquad.cpp:39
:5  %x2_load = load float* @x2, align 4

ST_2: tmp_9 (45)  [4/4] 5.70ns  loc: biquad.cpp:39
:6  %tmp_9 = fmul float %x2_load, %b2_read

ST_2: StgValue_59 (55)  [1/1] 0.00ns  loc: biquad.cpp:43
:16  store float %x1_load, float* @x2, align 4

ST_2: StgValue_60 (56)  [1/1] 0.00ns  loc: biquad.cpp:44
:17  store float %tmp_4, float* @x1, align 4


 <State 3>: 5.70ns
ST_3: tmp_6 (40)  [3/4] 5.70ns  loc: biquad.cpp:39
:1  %tmp_6 = fmul float %tmp_4, %b0_read

ST_3: tmp_7 (42)  [3/4] 5.70ns  loc: biquad.cpp:39
:3  %tmp_7 = fmul float %x1_load, %b1_read

ST_3: tmp_9 (45)  [3/4] 5.70ns  loc: biquad.cpp:39
:6  %tmp_9 = fmul float %x2_load, %b2_read


 <State 4>: 5.70ns
ST_4: tmp_6 (40)  [2/4] 5.70ns  loc: biquad.cpp:39
:1  %tmp_6 = fmul float %tmp_4, %b0_read

ST_4: tmp_7 (42)  [2/4] 5.70ns  loc: biquad.cpp:39
:3  %tmp_7 = fmul float %x1_load, %b1_read

ST_4: tmp_9 (45)  [2/4] 5.70ns  loc: biquad.cpp:39
:6  %tmp_9 = fmul float %x2_load, %b2_read


 <State 5>: 5.70ns
ST_5: tmp_6 (40)  [1/4] 5.70ns  loc: biquad.cpp:39
:1  %tmp_6 = fmul float %tmp_4, %b0_read

ST_5: tmp_7 (42)  [1/4] 5.70ns  loc: biquad.cpp:39
:3  %tmp_7 = fmul float %x1_load, %b1_read

ST_5: tmp_9 (45)  [1/4] 5.70ns  loc: biquad.cpp:39
:6  %tmp_9 = fmul float %x2_load, %b2_read


 <State 6>: 7.26ns
ST_6: tmp_8 (43)  [5/5] 7.26ns  loc: biquad.cpp:39
:4  %tmp_8 = fadd float %tmp_6, %tmp_7


 <State 7>: 7.26ns
ST_7: tmp_8 (43)  [4/5] 7.26ns  loc: biquad.cpp:39
:4  %tmp_8 = fadd float %tmp_6, %tmp_7


 <State 8>: 7.26ns
ST_8: tmp_8 (43)  [3/5] 7.26ns  loc: biquad.cpp:39
:4  %tmp_8 = fadd float %tmp_6, %tmp_7


 <State 9>: 7.26ns
ST_9: tmp_8 (43)  [2/5] 7.26ns  loc: biquad.cpp:39
:4  %tmp_8 = fadd float %tmp_6, %tmp_7


 <State 10>: 7.26ns
ST_10: tmp_8 (43)  [1/5] 7.26ns  loc: biquad.cpp:39
:4  %tmp_8 = fadd float %tmp_6, %tmp_7


 <State 11>: 7.26ns
ST_11: tmp_s (46)  [5/5] 7.26ns  loc: biquad.cpp:39
:7  %tmp_s = fadd float %tmp_8, %tmp_9


 <State 12>: 7.26ns
ST_12: tmp_s (46)  [4/5] 7.26ns  loc: biquad.cpp:39
:7  %tmp_s = fadd float %tmp_8, %tmp_9

ST_12: y1_load (47)  [1/1] 0.00ns  loc: biquad.cpp:39
:8  %y1_load = load float* @y1, align 4

ST_12: tmp_1 (48)  [4/4] 5.70ns  loc: biquad.cpp:39
:9  %tmp_1 = fmul float %y1_load, %a1_read

ST_12: y2_load (50)  [1/1] 0.00ns  loc: biquad.cpp:39
:11  %y2_load = load float* @y2, align 4

ST_12: tmp_3 (51)  [4/4] 5.70ns  loc: biquad.cpp:39
:12  %tmp_3 = fmul float %y2_load, %a2_read

ST_12: StgValue_81 (53)  [1/1] 0.00ns  loc: biquad.cpp:41
:14  store float %y1_load, float* @y2, align 4


 <State 13>: 7.26ns
ST_13: tmp_s (46)  [3/5] 7.26ns  loc: biquad.cpp:39
:7  %tmp_s = fadd float %tmp_8, %tmp_9

ST_13: tmp_1 (48)  [3/4] 5.70ns  loc: biquad.cpp:39
:9  %tmp_1 = fmul float %y1_load, %a1_read

ST_13: tmp_3 (51)  [3/4] 5.70ns  loc: biquad.cpp:39
:12  %tmp_3 = fmul float %y2_load, %a2_read


 <State 14>: 7.26ns
ST_14: tmp_s (46)  [2/5] 7.26ns  loc: biquad.cpp:39
:7  %tmp_s = fadd float %tmp_8, %tmp_9

ST_14: tmp_1 (48)  [2/4] 5.70ns  loc: biquad.cpp:39
:9  %tmp_1 = fmul float %y1_load, %a1_read

ST_14: tmp_3 (51)  [2/4] 5.70ns  loc: biquad.cpp:39
:12  %tmp_3 = fmul float %y2_load, %a2_read


 <State 15>: 7.26ns
ST_15: tmp_s (46)  [1/5] 7.26ns  loc: biquad.cpp:39
:7  %tmp_s = fadd float %tmp_8, %tmp_9

ST_15: tmp_1 (48)  [1/4] 5.70ns  loc: biquad.cpp:39
:9  %tmp_1 = fmul float %y1_load, %a1_read

ST_15: tmp_3 (51)  [1/4] 5.70ns  loc: biquad.cpp:39
:12  %tmp_3 = fmul float %y2_load, %a2_read


 <State 16>: 7.26ns
ST_16: tmp_2 (49)  [5/5] 7.26ns  loc: biquad.cpp:39
:10  %tmp_2 = fsub float %tmp_s, %tmp_1


 <State 17>: 7.26ns
ST_17: tmp_2 (49)  [4/5] 7.26ns  loc: biquad.cpp:39
:10  %tmp_2 = fsub float %tmp_s, %tmp_1


 <State 18>: 7.26ns
ST_18: tmp_2 (49)  [3/5] 7.26ns  loc: biquad.cpp:39
:10  %tmp_2 = fsub float %tmp_s, %tmp_1


 <State 19>: 7.26ns
ST_19: tmp_2 (49)  [2/5] 7.26ns  loc: biquad.cpp:39
:10  %tmp_2 = fsub float %tmp_s, %tmp_1


 <State 20>: 7.26ns
ST_20: tmp_2 (49)  [1/5] 7.26ns  loc: biquad.cpp:39
:10  %tmp_2 = fsub float %tmp_s, %tmp_1


 <State 21>: 7.26ns
ST_21: output (52)  [5/5] 7.26ns  loc: biquad.cpp:39
:13  %output = fsub float %tmp_2, %tmp_3


 <State 22>: 7.26ns
ST_22: output (52)  [4/5] 7.26ns  loc: biquad.cpp:39
:13  %output = fsub float %tmp_2, %tmp_3


 <State 23>: 7.26ns
ST_23: output (52)  [3/5] 7.26ns  loc: biquad.cpp:39
:13  %output = fsub float %tmp_2, %tmp_3


 <State 24>: 7.26ns
ST_24: output (52)  [2/5] 7.26ns  loc: biquad.cpp:39
:13  %output = fsub float %tmp_2, %tmp_3


 <State 25>: 7.26ns
ST_25: output (52)  [1/5] 7.26ns  loc: biquad.cpp:39
:13  %output = fsub float %tmp_2, %tmp_3

ST_25: StgValue_101 (54)  [1/1] 0.00ns  loc: biquad.cpp:42
:15  store float %output, float* @y1, align 4

ST_25: StgValue_102 (57)  [2/2] 0.00ns  loc: biquad.cpp:46
:18  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %output)


 <State 26>: 0.00ns
ST_26: StgValue_103 (57)  [1/2] 0.00ns  loc: biquad.cpp:46
:18  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %output)

ST_26: StgValue_104 (58)  [1/1] 0.00ns  loc: biquad.cpp:47
:19  br label %._crit_edge

ST_26: StgValue_105 (60)  [1/1] 0.00ns  loc: biquad.cpp:47
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ user_writing_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ x2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ y1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ y2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_27         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_28         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_29         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_30         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_31         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_32         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_33         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_34         (specbitsmap  ) [ 000000000000000000000000000]
StgValue_35         (spectopmodule) [ 000000000000000000000000000]
user_writing_V_read (read         ) [ 011111111111111111111111111]
b2_read             (read         ) [ 001111000000000000000000000]
b1_read             (read         ) [ 001111000000000000000000000]
b0_read             (read         ) [ 001111000000000000000000000]
a2_read             (read         ) [ 001111111111111100000000000]
a1_read             (read         ) [ 001111111111111100000000000]
StgValue_42         (specinterface) [ 000000000000000000000000000]
StgValue_43         (specinterface) [ 000000000000000000000000000]
StgValue_44         (specinterface) [ 000000000000000000000000000]
StgValue_45         (specinterface) [ 000000000000000000000000000]
StgValue_46         (specinterface) [ 000000000000000000000000000]
StgValue_47         (specinterface) [ 000000000000000000000000000]
StgValue_48         (specinterface) [ 000000000000000000000000000]
StgValue_49         (specinterface) [ 000000000000000000000000000]
StgValue_50         (specinterface) [ 000000000000000000000000000]
StgValue_51         (br           ) [ 000000000000000000000000000]
tmp_4               (read         ) [ 000111000000000000000000000]
x1_load             (load         ) [ 000111000000000000000000000]
x2_load             (load         ) [ 000111000000000000000000000]
StgValue_59         (store        ) [ 000000000000000000000000000]
StgValue_60         (store        ) [ 000000000000000000000000000]
tmp_6               (fmul         ) [ 000000111110000000000000000]
tmp_7               (fmul         ) [ 000000111110000000000000000]
tmp_9               (fmul         ) [ 000000111111111100000000000]
tmp_8               (fadd         ) [ 000000000001111100000000000]
y1_load             (load         ) [ 000000000000011100000000000]
y2_load             (load         ) [ 000000000000011100000000000]
StgValue_81         (store        ) [ 000000000000000000000000000]
tmp_s               (fadd         ) [ 000000000000000011111000000]
tmp_1               (fmul         ) [ 000000000000000011111000000]
tmp_3               (fmul         ) [ 000000000000000011111111110]
tmp_2               (fsub         ) [ 000000000000000000000111110]
output              (fsub         ) [ 000000000000000000000000001]
StgValue_101        (store        ) [ 000000000000000000000000000]
StgValue_103        (write        ) [ 000000000000000000000000000]
StgValue_104        (br           ) [ 000000000000000000000000000]
StgValue_105        (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="user_writing_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_writing_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="y1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biquad_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="user_writing_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="user_writing_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_102/25 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_8/6 tmp_s/11 tmp_2/16 output/21 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/2 tmp_1/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/2 tmp_3/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_s tmp_2 output "/>
</bind>
</comp>

<comp id="140" class="1004" name="x1_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="x2_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x2_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_59_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_60_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="y1_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_load/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="y2_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y2_load/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_81_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_101_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/25 "/>
</bind>
</comp>

<comp id="184" class="1005" name="user_writing_V_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="25"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="user_writing_V_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="b2_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="b1_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="b0_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b0_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="a2_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="11"/>
<pin id="205" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="a2_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="a1_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="11"/>
<pin id="210" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="a1_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="x1_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_load "/>
</bind>
</comp>

<comp id="223" class="1005" name="x2_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_9_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="6"/>
<pin id="230" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="233" class="1005" name="y1_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y1_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="y2_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="105" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="114"><net_src comp="92" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="110" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="132"><net_src comp="115" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="137"><net_src comp="105" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="154"><net_src comp="140" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="92" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="105" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="56" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="196"><net_src comp="68" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="206"><net_src comp="80" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="211"><net_src comp="86" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="216"><net_src comp="92" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="221"><net_src comp="140" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="226"><net_src comp="145" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="231"><net_src comp="119" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="236"><net_src comp="162" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="241"><net_src comp="167" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {26 }
	Port: x1 | {2 }
	Port: x2 | {2 }
	Port: y1 | {25 }
	Port: y2 | {12 }
 - Input state : 
	Port: biquad : in_V | {1 }
	Port: biquad : a1 | {1 }
	Port: biquad : a2 | {1 }
	Port: biquad : b0 | {1 }
	Port: biquad : b1 | {1 }
	Port: biquad : b2 | {1 }
	Port: biquad : user_writing_V | {1 }
	Port: biquad : x1 | {2 }
	Port: biquad : x2 | {2 }
	Port: biquad : y1 | {12 }
	Port: biquad : y2 | {12 }
  - Chain level:
	State 1
	State 2
		tmp_7 : 1
		tmp_9 : 1
		StgValue_59 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_1 : 1
		tmp_3 : 1
		StgValue_81 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		StgValue_101 : 1
		StgValue_102 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_110           |    3    |   143   |   321   |
|   fmul   |           grp_fu_115           |    3    |   143   |   321   |
|          |           grp_fu_119           |    3    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_105           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|          | user_writing_V_read_read_fu_56 |    0    |    0    |    0    |
|          |       b2_read_read_fu_62       |    0    |    0    |    0    |
|          |       b1_read_read_fu_68       |    0    |    0    |    0    |
|   read   |       b0_read_read_fu_74       |    0    |    0    |    0    |
|          |       a2_read_read_fu_80       |    0    |    0    |    0    |
|          |       a1_read_read_fu_86       |    0    |    0    |    0    |
|          |         grp_read_fu_92         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_98        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    11   |   634   |   1353  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a1_read_reg_208      |   32   |
|      a2_read_reg_203      |   32   |
|      b0_read_reg_198      |   32   |
|      b1_read_reg_193      |   32   |
|      b2_read_reg_188      |   32   |
|          reg_123          |   32   |
|          reg_129          |   32   |
|          reg_134          |   32   |
|       tmp_4_reg_213       |   32   |
|       tmp_9_reg_228       |   32   |
|user_writing_V_read_reg_184|    1   |
|      x1_load_reg_218      |   32   |
|      x2_load_reg_223      |   32   |
|      y1_load_reg_233      |   32   |
|      y2_load_reg_238      |   32   |
+---------------------------+--------+
|           Total           |   449  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_105   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_105   |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_110   |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_110   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_115   |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_115   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_119   |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   672  ||  13.629 ||   102   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   634  |  1353  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   102  |
|  Register |    -   |    -   |   449  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   13   |  1083  |  1455  |
+-----------+--------+--------+--------+--------+
