* Z:\mnt\design.r\spice\examples\1439.asc
C1 N026 0 .01
C2 N027 0 100p
C3 N028 0 .01
M쬞1 IN N014 N012 N012 Si4410DY
M쬞2 IN N016 N012 N012 Si4410DY
M쬞3 N012 N020 0 0 Si4410DY
L1 N012 N018 10
D1 0 N012 1N5818
R1 N018 OUT2 .03
C4 N002 N012 .1
D2 N001 N002 1N5818
D3 N001 N011 1N5818
M쬞4 IN N013 N010 N010 Si4410DY
M쬞5 IN N015 N010 N010 Si4410DY
M쬞6 N010 N019 0 0 Si4410DY
L2 N010 N017 10
D4 0 N010 1N5818
R2 N017 OUT1 .03
C5 N011 N010 .1
C6 OUT1 0 220
C7 OUT2 0 220
R3 N025 0 10K
C8 N023 N025 1000p
C9 N025 0 470p
R4 N024 0 10K
C10 N022 N024 1000p
C11 N024 0 470p
C12 N018 OUT2 1000p
C13 N017 OUT1 1000p
Q7 N007 N005 IN 0 2N2907
R5 N007 0 10K
R6 IN N005 1K
V1 IN 0 20
XU1 N026 N017 OUT1 N001 N022 MP_01 N027 0 N008 N009 N021 N023 0 OUT2 OUT2 N018 N028 N005 N007 IN N002 N016 N012 N014 N003 N020 0 N001 N019 IN N013 N010 N015 N011 N004 N006 LTC1439
C14 N007 0 1
Rload1 OUT1 0 100
Rload2 OUT2 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1439.sub
.backanno
.end
