{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 21:31:10 2023 " "Info: Processing started: Thu Aug 17 21:31:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off examproblem1 -c examproblem1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off examproblem1 -c examproblem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examproblem1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file examproblem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 examproblem1 " "Info: Found entity 1: examproblem1" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "examproblem1 " "Info: Elaborating entity \"examproblem1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out GND " "Warning (13410): Pin \"out\" is stuck at GND" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "clk2 GND " "Warning (13410): Pin \"clk2\" is stuck at GND" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "Warning (15610): No output dependent on input pin \"En\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[0\] " "Warning (15610): No output dependent on input pin \"w1\[0\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[1\] " "Warning (15610): No output dependent on input pin \"w1\[1\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[2\] " "Warning (15610): No output dependent on input pin \"w1\[2\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w2\[0\] " "Warning (15610): No output dependent on input pin \"w2\[0\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w2\[1\] " "Warning (15610): No output dependent on input pin \"w2\[1\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w2\[2\] " "Warning (15610): No output dependent on input pin \"w2\[2\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w3\[0\] " "Warning (15610): No output dependent on input pin \"w3\[0\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w3\[1\] " "Warning (15610): No output dependent on input pin \"w3\[1\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w3\[2\] " "Warning (15610): No output dependent on input pin \"w3\[2\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w4\[0\] " "Warning (15610): No output dependent on input pin \"w4\[0\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w4\[1\] " "Warning (15610): No output dependent on input pin \"w4\[1\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w4\[2\] " "Warning (15610): No output dependent on input pin \"w4\[2\]\"" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 21:31:13 2023 " "Info: Processing ended: Thu Aug 17 21:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
