// Seed: 834910772
module module_0 (
    input wire id_0
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3
    , id_16,
    output wire id_4,
    input wire id_5,
    input wand id_6,
    input wor id_7,
    inout tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output uwire id_13,
    output supply0 id_14
);
  wire [-1 : -1] id_17;
  xor primCall (id_0, id_3, id_2, id_17, id_5, id_7, id_8, id_12, id_11, id_16, id_1);
  module_0 modCall_1 (id_6);
endmodule
