{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716662526686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716662526687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 20:42:06 2024 " "Processing started: Sat May 25 20:42:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716662526687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662526687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662526687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716662527004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716662527004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file I2C_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Controller-I2C_Controller_arch " "Found design unit 1: I2C_Controller-I2C_Controller_arch" {  } { { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535727 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_CMOS_Config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file I2C_CMOS_Config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CMOS_Config-I2C_CMOS_Config_arch " "Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535728 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CMOS_Config " "Found entity 1: I2C_CMOS_Config" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector-rtl " "Found design unit 1: digit_detector-rtl" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535729 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector " "Found entity 1: digit_detector" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector_control_unit-rtl " "Found design unit 1: digit_detector_control_unit-rtl" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535730 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector_control_unit " "Found entity 1: digit_detector_control_unit" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535730 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "digit_detector_datapath.vhd(121) " "VHDL warning at digit_detector_datapath.vhd(121): constant value overflow" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 121 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1716662535730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector_datapath-rtl " "Found design unit 1: digit_detector_datapath-rtl" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535731 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector_datapath " "Found entity 1: digit_detector_datapath" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/vga_interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535732 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/vga_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera_interface-rtl " "Found design unit 1: camera_interface-rtl" {  } { { "camera_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535734 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_image-SYN " "Found design unit 1: ram_image-SYN" {  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535735 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_image " "Found entity 1: ram_image" {  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_interface-rtl " "Found design unit 1: lcd_interface-rtl" {  } { { "lcd_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/lcd_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535737 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_interface " "Found entity 1: lcd_interface" {  } { { "lcd_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/lcd_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_perceptron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_perceptron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_perceptron-SYN " "Found design unit 1: ram_perceptron-SYN" {  } { { "ram_perceptron.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_perceptron " "Found entity 1: ram_perceptron" {  } { { "ram_perceptron.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digit_detector " "Elaborating entity \"digit_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716662535848 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..4\] digit_detector.vhd(31) " "Using initial value X (don't care) for net \"LEDG\[5..4\]\" at digit_detector.vhd(31)" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535850 "|digit_detector"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..2\] digit_detector.vhd(32) " "Using initial value X (don't care) for net \"LEDR\[17..2\]\" at digit_detector.vhd(32)" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535850 "|digit_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_detector_control_unit digit_detector_control_unit:G0 " "Elaborating entity \"digit_detector_control_unit\" for hierarchy \"digit_detector_control_unit:G0\"" {  } { { "digit_detector.vhd" "G0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_done digit_detector_control_unit.vhd(48) " "VHDL Process Statement warning at digit_detector_control_unit.vhd(48): signal \"config_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662535852 "|digit_detector|digit_detector_control_unit:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take_photo digit_detector_control_unit.vhd(56) " "VHDL Process Statement warning at digit_detector_control_unit.vhd(56): signal \"take_photo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662535852 "|digit_detector|digit_detector_control_unit:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_detection digit_detector_control_unit.vhd(64) " "VHDL Process Statement warning at digit_detector_control_unit.vhd(64): signal \"start_detection\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662535852 "|digit_detector|digit_detector_control_unit:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "detection_done digit_detector_control_unit.vhd(72) " "VHDL Process Statement warning at digit_detector_control_unit.vhd(72): signal \"detection_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662535852 "|digit_detector|digit_detector_control_unit:G0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_detector_datapath digit_detector_datapath:G1 " "Elaborating entity \"digit_detector_datapath\" for hierarchy \"digit_detector_datapath:G1\"" {  } { { "digit_detector.vhd" "G1" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_image digit_detector_datapath:G1\|ram_image:G0 " "Elaborating entity \"ram_image\" for hierarchy \"digit_detector_datapath:G1\|ram_image:G0\"" {  } { { "digit_detector_datapath.vhd" "G0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\"" {  } { { "ram_image.vhd" "altsyncram_component" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\"" {  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Instantiated megafunction \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662535935 ""}  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716662535935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5n3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5n3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5n3 " "Found entity 1: altsyncram_a5n3" {  } { { "db/altsyncram_a5n3.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662535990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662535990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5n3 digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated " "Elaborating entity \"altsyncram_a5n3\" for hierarchy \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662535991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662536030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_a5n3.tdf" "decode2" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662536073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"digit_detector_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_a5n3.tdf" "mux4" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_perceptron digit_detector_datapath:G1\|ram_perceptron:G1 " "Elaborating entity \"ram_perceptron\" for hierarchy \"digit_detector_datapath:G1\|ram_perceptron:G1\"" {  } { { "digit_detector_datapath.vhd" "G1" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\"" {  } { { "ram_perceptron.vhd" "altsyncram_component" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\"" {  } { { "ram_perceptron.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component " "Instantiated megafunction \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../perceptron_weights/0_1.mif " "Parameter \"init_file\" = \"../perceptron_weights/0_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662536105 ""}  } { { "ram_perceptron.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716662536105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95t3 " "Found entity 1: altsyncram_95t3" {  } { { "db/altsyncram_95t3.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662536167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95t3 digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated " "Elaborating entity \"altsyncram_95t3\" for hierarchy \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662536210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_95t3.tdf" "rden_decode" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662536251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_95t3.tdf" "mux2" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface digit_detector_datapath:G1\|vga_interface:G2 " "Elaborating entity \"vga_interface\" for hierarchy \"digit_detector_datapath:G1\|vga_interface:G2\"" {  } { { "digit_detector_datapath.vhd" "G2" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface digit_detector_datapath:G1\|camera_interface:G3 " "Elaborating entity \"camera_interface\" for hierarchy \"digit_detector_datapath:G1\|camera_interface:G3\"" {  } { { "digit_detector_datapath.vhd" "G3" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CMOS_Config digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0 " "Elaborating entity \"I2C_CMOS_Config\" for hierarchy \"digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\"" {  } { { "camera_interface.vhd" "G0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536266 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_done_tmp I2C_CMOS_Config.vhd(75) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(75): signal \"config_done_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662536267 "|digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exposition_padded I2C_CMOS_Config.vhd(81) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(81): signal \"exposition_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662536267 "|digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exposition_padded I2C_CMOS_Config.vhd(82) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(82): signal \"exposition_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716662536267 "|digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "config_done_tmp I2C_CMOS_Config.vhd(73) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(73): inferring latch(es) for signal or variable \"config_done_tmp\", which holds its previous value in one or more paths through the process" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716662536267 "|digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_done_tmp I2C_CMOS_Config.vhd(73) " "Inferred latch for \"config_done_tmp\" at I2C_CMOS_Config.vhd(73)" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662536267 "|digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|I2C_Controller:I2C_Controller_inst " "Elaborating entity \"I2C_Controller\" for hierarchy \"digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|I2C_Controller:I2C_Controller_inst\"" {  } { { "I2C_CMOS_Config.vhd" "I2C_Controller_inst" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_interface digit_detector_datapath:G1\|lcd_interface:G4 " "Elaborating entity \"lcd_interface\" for hierarchy \"digit_detector_datapath:G1\|lcd_interface:G4\"" {  } { { "digit_detector_datapath.vhd" "G4" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662536270 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "digit_detector_datapath:G1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"digit_detector_datapath:G1\|Mult0\"" {  } { { "digit_detector_datapath.vhd" "Mult0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662537386 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716662537386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_detector_datapath:G1\|lpm_mult:Mult0 " "Instantiated megafunction \"digit_detector_datapath:G1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716662537414 ""}  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716662537414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf" 397 9 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vgh " "Found entity 1: add_sub_vgh" {  } { { "db/add_sub_vgh.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/add_sub_vgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716662537496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662537496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030 digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032 digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digit_detector_datapath:G1\|lpm_mult:Mult0\|altshift:external_latency_ffs digit_detector_datapath:G1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"digit_detector_datapath:G1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662537504 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_HS " "Inserted always-enabled tri-state buffer between \"VGA_HS\" and its non-tri-state driver." {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716662537916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_VS " "Inserted always-enabled tri-state buffer between \"VGA_VS\" and its non-tri-state driver." {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716662537916 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1716662537916 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "VGA_HS " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"VGA_HS\" is moved to its source" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716662537918 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "VGA_VS " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"VGA_VS\" is moved to its source" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 18 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716662537918 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1716662537918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|config_done_tmp " "Latch digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|config_done_tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716662537919 ""}  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716662537919 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 28 -1 0 } } { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 35 -1 0 } } { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 16 -1 0 } } { "I2C_Controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716662537922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716662537922 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "VGA_HS~synth " "Node \"VGA_HS~synth\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662538122 ""} { "Warning" "WMLS_MLS_NODE_NAME" "VGA_VS~synth " "Node \"VGA_VS~synth\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662538122 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716662538122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LCD_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716662538122 "|digit_detector|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716662538122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716662538271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716662539599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716662540013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716662540013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662540182 "|digit_detector|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[0\] " "No output dependent on input pin \"CMOS_DATA\[0\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662540182 "|digit_detector|CMOS_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[1\] " "No output dependent on input pin \"CMOS_DATA\[1\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716662540182 "|digit_detector|CMOS_DATA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716662540182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "992 " "Implemented 992 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716662540182 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716662540182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716662540182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716662540182 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716662540182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716662540182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716662540199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 20:42:20 2024 " "Processing ended: Sat May 25 20:42:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716662540199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716662540199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716662540199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716662540199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716662541592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716662541593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 20:42:21 2024 " "Processing started: Sat May 25 20:42:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716662541593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716662541593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digit_detector -c digit_detector " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716662541593 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716662541690 ""}
{ "Info" "0" "" "Project  = digit_detector" {  } {  } 0 0 "Project  = digit_detector" 0 0 "Fitter" 0 0 1716662541691 ""}
{ "Info" "0" "" "Revision = digit_detector" {  } {  } 0 0 "Revision = digit_detector" 0 0 "Fitter" 0 0 1716662541691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716662541775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716662541776 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digit_detector EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"digit_detector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716662541798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716662541876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716662541876 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|ram_block1a111 " "Atom \"digit_detector_datapath:G1\|ram_perceptron:G1\|altsyncram:altsyncram_component\|altsyncram_95t3:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1716662541958 "|digit_detector|digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|ram_block1a111"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1716662541958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716662542274 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716662542279 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716662542417 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716662542417 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716662542423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716662542423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716662542423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716662542423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716662542423 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716662542423 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716662542427 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716662542728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716662543968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digit_detector.sdc " "Synopsys Design Constraints File file not found: 'digit_detector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716662543970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716662543970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716662543992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716662543993 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716662543993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716662544173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[3\] " "Destination node digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[3\]" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[1\] " "Destination node digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[1\]" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[2\] " "Destination node digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[2\]" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[4\] " "Destination node digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[4\]" {  } { { "I2C_CMOS_Config.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716662544173 ""}  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716662544173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_25  " "Automatically promoted node clock_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716662544174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_25~0 " "Destination node clock_25~0" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CMOS_MCLK~output " "Destination node CMOS_MCLK~output" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 6491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716662544174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716662544174 ""}  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716662544174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716662544588 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716662544592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716662544592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716662544598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716662544601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716662544604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716662544604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716662544606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716662544729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716662544731 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716662544731 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[0\] " "Node \"GPIO_J2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[10\] " "Node \"GPIO_J2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[11\] " "Node \"GPIO_J2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[12\] " "Node \"GPIO_J2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[13\] " "Node \"GPIO_J2\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[14\] " "Node \"GPIO_J2\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[15\] " "Node \"GPIO_J2\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[16\] " "Node \"GPIO_J2\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[17\] " "Node \"GPIO_J2\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[18\] " "Node \"GPIO_J2\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[19\] " "Node \"GPIO_J2\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[1\] " "Node \"GPIO_J2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[20\] " "Node \"GPIO_J2\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[21\] " "Node \"GPIO_J2\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[22\] " "Node \"GPIO_J2\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[23\] " "Node \"GPIO_J2\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[24\] " "Node \"GPIO_J2\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[25\] " "Node \"GPIO_J2\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[26\] " "Node \"GPIO_J2\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[27\] " "Node \"GPIO_J2\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[28\] " "Node \"GPIO_J2\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[29\] " "Node \"GPIO_J2\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[2\] " "Node \"GPIO_J2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[30\] " "Node \"GPIO_J2\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[31\] " "Node \"GPIO_J2\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[32\] " "Node \"GPIO_J2\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[33\] " "Node \"GPIO_J2\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[34\] " "Node \"GPIO_J2\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[35\] " "Node \"GPIO_J2\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[3\] " "Node \"GPIO_J2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[4\] " "Node \"GPIO_J2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[5\] " "Node \"GPIO_J2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[6\] " "Node \"GPIO_J2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[7\] " "Node \"GPIO_J2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[8\] " "Node \"GPIO_J2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J2\[9\] " "Node \"GPIO_J2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[0\] " "Node \"GPIO_J3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[10\] " "Node \"GPIO_J3\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[11\] " "Node \"GPIO_J3\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[12\] " "Node \"GPIO_J3\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[13\] " "Node \"GPIO_J3\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[14\] " "Node \"GPIO_J3\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[15\] " "Node \"GPIO_J3\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[16\] " "Node \"GPIO_J3\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[17\] " "Node \"GPIO_J3\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[18\] " "Node \"GPIO_J3\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[19\] " "Node \"GPIO_J3\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[1\] " "Node \"GPIO_J3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[20\] " "Node \"GPIO_J3\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[21\] " "Node \"GPIO_J3\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[22\] " "Node \"GPIO_J3\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[23\] " "Node \"GPIO_J3\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[24\] " "Node \"GPIO_J3\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[25\] " "Node \"GPIO_J3\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[26\] " "Node \"GPIO_J3\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[27\] " "Node \"GPIO_J3\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[28\] " "Node \"GPIO_J3\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[29\] " "Node \"GPIO_J3\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[2\] " "Node \"GPIO_J3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[30\] " "Node \"GPIO_J3\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[31\] " "Node \"GPIO_J3\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[32\] " "Node \"GPIO_J3\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[33\] " "Node \"GPIO_J3\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[34\] " "Node \"GPIO_J3\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[35\] " "Node \"GPIO_J3\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[3\] " "Node \"GPIO_J3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[4\] " "Node \"GPIO_J3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[5\] " "Node \"GPIO_J3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[6\] " "Node \"GPIO_J3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[7\] " "Node \"GPIO_J3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[8\] " "Node \"GPIO_J3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3\[9\] " "Node \"GPIO_J3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_J3\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_117 " "Node \"THDB_117\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_117" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_118 " "Node \"THDB_118\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_118" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_119 " "Node \"THDB_119\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_119" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_120 " "Node \"THDB_120\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_120" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_123 " "Node \"THDB_123\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_123" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_124 " "Node \"THDB_124\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_124" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_57 " "Node \"THDB_57\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_58 " "Node \"THDB_58\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_59 " "Node \"THDB_59\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THDB_60 " "Node \"THDB_60\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THDB_60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716662545132 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716662545132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716662545144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716662545156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716662547862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716662548273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716662548339 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716662569781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716662569781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716662570303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716662576899 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716662576899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716662590798 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716662590798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716662590801 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.91 " "Total time spent on timing analysis during the Fitter is 1.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716662591007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716662591065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716662591539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716662591541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716662591971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716662592961 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716662593626 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[0\] 3.3-V LVTTL AB22 " "Pin CMOS_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[0] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[0\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[1\] 3.3-V LVTTL AC15 " "Pin CMOS_DATA\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[1] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[1\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVTTL AE21 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_SDAT } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_HS 3.3-V LVTTL G13 " "Pin VGA_HS uses I/O standard 3.3-V LVTTL at G13" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_VS 3.3-V LVTTL C13 " "Pin VGA_VS uses I/O standard 3.3-V LVTTL at C13" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_FVAL 3.3-V LVTTL AF15 " "Pin CMOS_FVAL uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_FVAL } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_FVAL" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_LVAL 3.3-V LVTTL AD19 " "Pin CMOS_LVAL uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_LVAL } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_LVAL" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PIXCLK 3.3-V LVTTL AC19 " "Pin CMOS_PIXCLK uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_PIXCLK } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_PIXCLK" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[9\] 3.3-V LVTTL AE15 " "Pin CMOS_DATA\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[9] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[9\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[8\] 3.3-V LVTTL AD15 " "Pin CMOS_DATA\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[8] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[8\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[7\] 3.3-V LVTTL AE16 " "Pin CMOS_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[7] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[7\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[6\] 3.3-V LVTTL AD21 " "Pin CMOS_DATA\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[6] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[6\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[5\] 3.3-V LVTTL Y16 " "Pin CMOS_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[5] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[5\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[4\] 3.3-V LVTTL AC21 " "Pin CMOS_DATA\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[4] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[4\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[2\] 3.3-V LVTTL AB21 " "Pin CMOS_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[2] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[2\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DATA\[3\] 3.3-V LVTTL Y17 " "Pin CMOS_DATA\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { CMOS_DATA[3] } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CMOS_DATA\[3\]" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716662593642 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716662593642 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_HS a permanently enabled " "Pin VGA_HS has a permanently enabled output enable" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716662593643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_VS a permanently enabled " "Pin VGA_VS has a permanently enabled output enable" {  } { { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716662593643 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716662593643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/X/2A/P3/PHY473R/src/output_files/digit_detector.fit.smsg " "Generated suppressed messages file /home/gabriel/Documentos/X/2A/P3/PHY473R/src/output_files/digit_detector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716662593890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 428 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 428 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1473 " "Peak virtual memory: 1473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716662594723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 20:43:14 2024 " "Processing ended: Sat May 25 20:43:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716662594723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716662594723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716662594723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716662594723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716662596528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716662596529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 20:43:16 2024 " "Processing started: Sat May 25 20:43:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716662596529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716662596529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digit_detector -c digit_detector " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716662596529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716662596829 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716662599544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716662599643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716662599833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 20:43:19 2024 " "Processing ended: Sat May 25 20:43:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716662599833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716662599833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716662599833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716662599833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716662600623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716662601258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716662601259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 20:43:21 2024 " "Processing started: Sat May 25 20:43:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716662601259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716662601259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digit_detector -c digit_detector " "Command: quartus_sta digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716662601259 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716662601303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716662601510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716662601510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662601593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662601593 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716662602118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digit_detector.sdc " "Synopsys Design Constraints File file not found: 'digit_detector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716662602151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662602151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716662602160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_25 clock_25 " "create_clock -period 1.000 -name clock_25 clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716662602160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PIXCLK CMOS_PIXCLK " "create_clock -period 1.000 -name CMOS_PIXCLK CMOS_PIXCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716662602160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " "create_clock -period 1.000 -name digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716662602160 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662602160 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716662602171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662602171 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716662602173 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716662602201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716662602334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716662602334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.186 " "Worst-case setup slack is -10.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.186            -674.339 CLOCK_50  " "  -10.186            -674.339 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.635           -2050.968 clock_25  " "   -4.635           -2050.968 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809              -3.809 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -3.809              -3.809 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589             -31.748 CMOS_PIXCLK  " "   -1.589             -31.748 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662602334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.001               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clock_25  " "    0.405               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 CMOS_PIXCLK  " "    0.693               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662602348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662602349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662602350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -203.460 CLOCK_50  " "   -3.000            -203.460 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.685 CMOS_PIXCLK  " "   -3.000             -55.685 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -2291.976 clock_25  " "   -2.693           -2291.976 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.409               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662602352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662602352 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716662602500 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662602500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716662602504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716662602532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716662603035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662603170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716662603210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716662603210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.052 " "Worst-case setup slack is -9.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.052            -601.565 CLOCK_50  " "   -9.052            -601.565 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.178           -1823.978 clock_25  " "   -4.178           -1823.978 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378              -3.378 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -3.378              -3.378 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400             -26.035 CMOS_PIXCLK  " "   -1.400             -26.035 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.026               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 CLOCK_50  " "    0.352               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clock_25  " "    0.356               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 CMOS_PIXCLK  " "    0.632               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662603234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662603236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -203.460 CLOCK_50  " "   -3.000            -203.460 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.685 CMOS_PIXCLK  " "   -3.000             -55.685 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -2255.368 clock_25  " "   -2.649           -2255.368 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.380               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603239 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716662603389 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662603389 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716662603394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662603536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716662603548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716662603548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.684 " "Worst-case setup slack is -4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684            -261.727 CLOCK_50  " "   -4.684            -261.727 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892            -579.374 clock_25  " "   -1.892            -579.374 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499              -1.499 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -1.499              -1.499 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329              -1.733 CMOS_PIXCLK  " "   -0.329              -1.733 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.021 " "Worst-case hold slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -0.021              -0.021 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock_25  " "    0.183               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 CMOS_PIXCLK  " "    0.318               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662603572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716662603576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -203.986 CLOCK_50  " "   -3.000            -203.986 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.063 CMOS_PIXCLK  " "   -3.000             -70.063 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -872.000 clock_25  " "   -1.000            -872.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.458               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716662603580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716662603580 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716662603738 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716662603738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716662604140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716662604145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716662604272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 20:43:24 2024 " "Processing ended: Sat May 25 20:43:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716662604272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716662604272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716662604272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716662604272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 484 s " "Quartus Prime Full Compilation was successful. 0 errors, 484 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716662605045 ""}
