<stg><name>dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %data_3_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %data_2_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %data_1_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %data_0_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %r_V_2_cast = sext i32 %data_2_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_6_2 = mul i46 %r_V_2_cast, 14577

]]></Node>
<StgValue><ssdm name="r_V_6_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_3_cast = sext i32 %data_3_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:16  %r_V_6_3 = mul i46 %r_V_3_cast, -13394

]]></Node>
<StgValue><ssdm name="r_V_6_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %r_V_cast = sext i32 %data_0_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:7  %r_V_6 = mul i46 %r_V_cast, -11416

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %r_V_1_cast = sext i32 %data_1_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:10  %r_V_6_1 = mul i46 %r_V_1_cast, -6342

]]></Node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_6_2 = mul i46 %r_V_2_cast, 14577

]]></Node>
<StgValue><ssdm name="r_V_6_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:16  %r_V_6_3 = mul i46 %r_V_3_cast, -13394

]]></Node>
<StgValue><ssdm name="r_V_6_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:7  %r_V_6 = mul i46 %r_V_cast, -11416

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:10  %r_V_6_1 = mul i46 %r_V_1_cast, -6342

]]></Node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_6_2 = mul i46 %r_V_2_cast, 14577

]]></Node>
<StgValue><ssdm name="r_V_6_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_5_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:16  %r_V_6_3 = mul i46 %r_V_3_cast, -13394

]]></Node>
<StgValue><ssdm name="r_V_6_3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:17  %tmp_5_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:7  %r_V_6 = mul i46 %r_V_cast, -11416

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:10  %r_V_6_1 = mul i46 %r_V_1_cast, -6342

]]></Node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %tmp_5_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:20  %tmp2 = add i32 %tmp_5_3, 5341

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %tmp1 = add i32 %tmp2, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:19  %tmp = add i32 %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %res_V_write_assign = add i32 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="res_V_write_assign"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  ret i32 %res_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
