
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.052922                       # Number of seconds simulated
sim_ticks                                1052922256500                       # Number of ticks simulated
final_tick                               1052922256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35874                       # Simulator instruction rate (inst/s)
host_op_rate                                    52408                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75544897                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828416                       # Number of bytes of host memory used
host_seconds                                 13937.70                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        40367040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40431040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24291072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24291072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           630735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        379548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38338101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38398884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23070148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23070148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23070148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38338101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61469032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      631735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40375232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24289728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40431040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24291072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       234952                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25365                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1052889590500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  622188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       568862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.674248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.269240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.371127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       419511     73.75%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       104210     18.32%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18343      3.22%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5838      1.03%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10666      1.87%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          923      0.16%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1020      0.18%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          875      0.15%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7476      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       568862                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.701927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.585689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.426151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21893     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.326835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.297930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7358     33.59%     33.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1013      4.62%     38.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12583     57.45%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              919      4.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21904                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9442329750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21271011000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3154315000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14967.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33717.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   296775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1041142.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2115839880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1154476125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2435347200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1202286240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68771551680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         205363498230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         451608137250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           732651136605                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.828411                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 750062857000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35159280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  267697138000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2184756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1192079625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2485384200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1257048720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68771551680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         205450489350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         451531829250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           732873139665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            696.039256                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 749922389750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35159280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  267837605250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2105844513                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2105844513                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042531                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.158440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.765962                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3525905500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.158440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015469                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491166                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449700                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940866                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940866                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       589003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       589003                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044579                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044579                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40368879000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40368879000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31010687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31010687000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  71379566000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71379566000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  71379566000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71379566000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28049.682739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28049.682739                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52649.455096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52649.455096                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35193.640651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35193.640651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34911.620436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34911.620436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       236709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5412                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.737805                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       956847                       # number of writebacks
system.cpu.dcache.writebacks::total            956847                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044579                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38929687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38929687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30421684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30421684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1289695984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1289695984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  69351371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69351371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  70641066984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70641066984                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27049.682739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27049.682739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51649.455096                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51649.455096                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78716.795898                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78716.795898                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34193.640651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34193.640651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34550.421864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34550.421864                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           670.908812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   670.908812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.327592                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327592                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78061000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78061000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78061000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78061000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78061000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78061000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77983.016983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77983.016983                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77983.016983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77983.016983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77983.016983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77983.016983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77060000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77060000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76983.016983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76983.016983                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76983.016983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76983.016983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76983.016983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76983.016983                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    615261                       # number of replacements
system.l2.tags.tagsinuse                 15865.273677                       # Cycle average of tags in use
system.l2.tags.total_refs                     2867449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    631366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.541659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3965354000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5946.555852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         45.551334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9873.166491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.362949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.602610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16048                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982971                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33925609                       # Number of tag accesses
system.l2.tags.data_accesses                 33925609                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       956847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           956847                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             276371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                276371                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1137473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1137473                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1413844                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1413845                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1413844                       # number of overall hits
system.l2.overall_hits::total                 1413845                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           312632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              312632                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       318103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          318103                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              630735                       # number of demand (read+write) misses
system.l2.demand_misses::total                 631735                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             630735                       # number of overall misses
system.l2.overall_misses::total                631735                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26636283000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26636283000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75546500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75546500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26092511500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26092511500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52728794500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52804341000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75546500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52728794500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52804341000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       956847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       956847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045580                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045580                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.530782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.530782                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.218541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.218541                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.308491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.308829                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.308491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.308829                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85200.117071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85200.117071                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75546.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75546.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82025.354995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82025.354995                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75546.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83598.967078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83586.220488                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75546.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83598.967078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83586.220488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               379548                       # number of writebacks
system.l2.writebacks::total                    379548                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       312632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         312632                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       318103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       318103                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         630735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            631735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        630735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           631735                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23509963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23509963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65546500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65546500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22911481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22911481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65546500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46421444500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46486991000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65546500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46421444500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46486991000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.530782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.530782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.218541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.218541                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.308491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.308829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.308491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.308829                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75200.117071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75200.117071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65546.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65546.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72025.354995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72025.354995                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65546.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73598.967078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73586.220488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65546.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73598.967078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73586.220488                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             319103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379548                       # Transaction distribution
system.membus.trans_dist::CleanEvict           234952                       # Transaction distribution
system.membus.trans_dist::ReadExReq            312632                       # Transaction distribution
system.membus.trans_dist::ReadExResp           312632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1877970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1877970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1877970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64722112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64722112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64722112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1246235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1246235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1246235                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2772441500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3418659500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088156                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            779                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1456577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1336395                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1321396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6133735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192091264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192158208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          615261                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2660841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2660061     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    780      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2660841                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3000970000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
