// Seed: 1583319420
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout id_21;
  input id_20;
  inout id_19;
  inout id_18;
  inout id_17;
  output id_16;
  inout id_15;
  output id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  output id_10;
  inout id_9;
  input id_8;
  output id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_2 = 1;
  logic id_21 = id_17;
  type_28 id_22 (
      .id_0(id_15),
      .id_1(id_5 - (1'h0 || id_20))
  );
  type_29(
      1, (1), (1)
  );
  logic id_23, id_24;
  logic id_25;
  logic id_26;
  assign id_12 = 1;
endmodule
