<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: MICRO 1998</title><link href="http://dblp1.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp1.uni-trier.de/db/"><img alt="dblp computer science bibliography" src="http://dblp1.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp1.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp1.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro98">31. MICRO 1998: Dallas, Texas, USA</h1>
<p>Listing of the <a href="http://dblp1.uni-trier.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp1.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp1.uni-trier.de/db/ht/conf/micro/micro98">modern</a><br />Other mirrors: <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro98">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro98">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp1.uni-trier.de//db/conf/micro/index.html">back to MICRO</a></p>


<ul>
<li id="RixnerDKKLMO98"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Khailany:Brucek">Brucek Khailany</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/L=oacute=pez=Lagunas:Abelardo">Abelardo L&#243;pez-Lagunas</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Owens:John_D=">John D. Owens</a>:<br /><b>A Bandwidth-efficient Architecture for Media Processing.</b> 3-13<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742118"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/RixnerDKKLMO98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/RixnerDKKLMO98.xml">XML</a></small></small></li>
<li id="YangSL98"><a href="http://dblp1.uni-trier.de/pers/hc/y/Yang:Chia=Lin">Chia-Lin Yang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sano:Barton">Barton Sano</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>:<br /><b>Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications.</b> 14-24<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742765"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/YangSL98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/YangSL98.xml">XML</a></small></small></li>
<li id="LeeS98"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lee:Corinna_G=">Corinna G. Lee</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Stoodley:Mark_G=">Mark G. Stoodley</a>:<br /><b>Simple Vector Microprocessors for Multimedia Applications.</b> 25-36<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742766"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LeeS98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LeeS98.xml">XML</a></small></small></li>
<li id="BhargavaJER98"><a href="http://dblp1.uni-trier.de/pers/hc/b/Bhargava:Ravi">Ravi Bhargava</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Evans:Brian_L=">Brian L. Evans</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Radhakrishnan:Ramesh">Ramesh Radhakrishnan</a>:<br /><b>Evaluating MMX Technology Using DSP and Multimedia Applications.</b> 37-46<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742767"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/BhargavaJER98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/BhargavaJER98.xml">XML</a></small></small></li>
<li id="KimT98"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kim:Sangwook_P=">Sangwook P. Kim</a>, <a href="http://dblp1.uni-trier.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>:<br /><b>Analyzing the Working Set Characteristics of Branch Execution.</b> 49-58<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742768"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/KimT98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/KimT98.xml">XML</a></small></small></li>
<li id="FarcyTEJ98"><a href="http://dblp1.uni-trier.de/pers/hc/f/Farcy:Alexandre">Alexandre Farcy</a>, <a href="http://dblp1.uni-trier.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/Juan:Toni">Toni Juan</a>:<br /><b>Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes.</b> 59-68<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742769"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/FarcyTEJ98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/FarcyTEJ98.xml">XML</a></small></small></li>
<li id="EdenM98"><a href="http://dblp1.uni-trier.de/pers/hc/e/Eden:Avinoam_N=">Avinoam N. Eden</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>The YAGS Branch Prediction Scheme.</b> 69-77<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742770"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/EdenM98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/EdenM98.xml">XML</a></small></small></li>
<li id="VijaykumarS98"><a href="http://dblp1.uni-trier.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Task Selection for a Multiscalar Processor.</b> 81-92<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742771"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/VijaykumarS98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/VijaykumarS98.xml">XML</a></small></small></li>
<li id="ShimM98"><a href="http://dblp1.uni-trier.de/pers/hc/s/Shim:SangMin">SangMin Shim</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Moon:Soo=Mook">Soo-Mook Moon</a>:<br /><b>Split-path Enhanced Pipeline Scheduling for Loops with Control Flows.</b> 93-102<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742772"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ShimM98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ShimM98.xml">XML</a></small></small></li>
<li id="NystromE98"><a href="http://dblp1.uni-trier.de/pers/hc/n/Nystrom:Erik">Erik Nystrom</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>:<br /><b>Effective Cluster Assignment for Modulo Scheduling.</b> 103-114<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742773"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/NystromE98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/NystromE98.xml">XML</a></small></small></li>
<li id="YoungS98"><a href="http://dblp1.uni-trier.de/pers/hc/y/Young:Cliff">Cliff Young</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>Better Global Scheduling Using Path Profiles.</b> 115-123<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742774"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/YoungS98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/YoungS98.xml">XML</a></small></small></li>
<li id="ReinmanC98"><a href="http://dblp1.uni-trier.de/pers/hc/r/Reinman:Glenn">Glenn Reinman</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Predictive Techniques for Aggressive Load Speculation.</b> 127-137<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742775"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ReinmanC98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ReinmanC98.xml">XML</a></small></small></li>
<li id="ChengCH98"><a href="http://dblp1.uni-trier.de/pers/hc/c/Cheng:Ben=Chung">Ben-Chung Cheng</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Connors:Daniel_A=">Daniel A. Connors</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Compiler-Directed Early Load-Address Generation.</b> 138-147<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742776"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/ChengCH98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/ChengCH98.xml">XML</a></small></small></li>
<li id="SrinivasanL98"><a href="http://dblp1.uni-trier.de/pers/hc/s/Srinivasan:Srikanth_T=">Srikanth T. Srinivasan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>:<br /><b>Load Latency Tolerance in Dynamically Scheduled Processors.</b> 148-159<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742777"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SrinivasanL98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SrinivasanL98.xml">XML</a></small></small></li>
<li id="SchaelickeD98"><a href="http://dblp1.uni-trier.de/pers/hc/s/Schaelicke:Lambert">Lambert Schaelicke</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Davis:Al">Al Davis</a>:<br /><b>Improving I/O Performance with a Conditional Store Buffer.</b> 160-169<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742778"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SchaelickeD98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SchaelickeD98.xml">XML</a></small></small></li>
<li id="FriendlyPP98"><a href="http://dblp1.uni-trier.de/pers/hc/f/Friendly:Daniel_H=">Daniel H. Friendly</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors.</b> 173-181<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742779"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/FriendlyPP98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/FriendlyPP98.xml">XML</a></small></small></li>
<li id="LukM98"><a href="http://dblp1.uni-trier.de/pers/hc/l/Luk:Chi=Keung">Chi-Keung Luk</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors.</b> 182-194<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742780"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LukM98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LukM98.xml">XML</a></small></small></li>
<li id="AraujoCCP98"><a href="http://dblp1.uni-trier.de/pers/hc/a/Araujo:Guido">Guido Araujo</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Centoducatte:Paulo">Paulo Centoducatte</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Cartes:Mario">Mario Cartes</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Pannain:Ricardo">Ricardo Pannain</a>:<br /><b>Code Compression Based on Operand Factorization.</b> 194-201<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742781"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/AraujoCCP98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/AraujoCCP98.xml">XML</a></small></small></li>
<li id="SodaniS98"><a href="http://dblp1.uni-trier.de/pers/hc/s/Sodani:Avinash">Avinash Sodani</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Understanding the Differences Between Value Prediction and Instruction Reuse.</b> 205-215<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742782"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SodaniS98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SodaniS98.xml">XML</a></small></small></li>
<li id="JourdanRBSY98"><a href="http://dblp1.uni-trier.de/pers/hc/j/Jourdan:St=eacute=phan">St&#233;phan Jourdan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Ronen:Ronny">Ronny Ronen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Bekerman:Michael">Michael Bekerman</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Shomar:Bishara">Bishara Shomar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>:<br /><b>A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification.</b> 216-225<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742783"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/JourdanRBSY98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/JourdanRBSY98.xml">XML</a></small></small></li>
<li id="AkkaryD98"><a href="http://dblp1.uni-trier.de/pers/hc/a/Akkary:Haitham">Haitham Akkary</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Driscoll:Michael_A=">Michael A. Driscoll</a>:<br /><b>A Dynamic Multithreading Processor.</b> 226-236<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742784"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/AkkaryD98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/AkkaryD98.xml">XML</a></small></small></li>
<li id="LopezLVA98"><a href="http://dblp1.uni-trier.de/pers/hc/l/L=oacute=pez:David">David L&#243;pez</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp1.uni-trier.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>:<br /><b>Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures.</b> 237-246<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742785"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/LopezLVA98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/LopezLVA98.xml">XML</a></small></small></li>
<li id="DriesenH98"><a href="http://dblp1.uni-trier.de/pers/hc/d/Driesen:Karel">Karel Driesen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/H=ouml=lzle:Urs">Urs H&#246;lzle</a>:<br /><b>The Cascaded Predictor: Economical and Adaptive Branch Target Prediction.</b> 249-258<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742786"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/DriesenH98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/DriesenH98.xml">XML</a></small></small></li>
<li id="SkadronAMC98"><a href="http://dblp1.uni-trier.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Ahuja:Pritpal_S=">Pritpal S. Ahuja</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>:<br /><b>Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms.</b> 259-271<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742787"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/SkadronAMC98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/SkadronAMC98.xml">XML</a></small></small></li>
<li id="KalamatianosK98"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kalamatianos:John">John Kalamatianos</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>Predicting Indirect Branches via Data Compression.</b> 272-281<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742789"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/KalamatianosK98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/KalamatianosK98.xml">XML</a></small></small></li>
<li id="KandemirCRB98"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Choudhary:Alok_N=">Alok N. Choudhary</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Ramanujam:J=">J. Ramanujam</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Banerjee:Prithviraj">Prithviraj Banerjee</a>:<br /><b>Improving Locality Using Loop and Data Transformations in an Integrated Framework.</b> 285-297<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742790"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/KandemirCRB98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/KandemirCRB98.xml">XML</a></small></small></li>
<li id="KongW98"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kong:Timothy">Timothy Kong</a>, <a href="http://dblp1.uni-trier.de/pers/hc/w/Wilken:Kent_D=">Kent D. Wilken</a>:<br /><b>Precise Register Allocation for Irregular Architectures.</b> 297-307<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742791"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/KongW98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/KongW98.xml">XML</a></small></small></li>
<li id="OzerBC98"><a href="http://dblp1.uni-trier.de/pers/hc/=/=Ouml=zer:Emre">Emre &#214;zer</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Banerjia:Sanjeev">Sanjeev Banerjia</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>:<br /><b>Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures.</b> 308-315<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1998.742792"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/micro/OzerBC98.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/micro/OzerBC98.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp1.uni-trier.de/db/">Home</a> | <a href="http://dblp1.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp1.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp1.uni-trier.de/db/series/">Series</a> | <a href="http://dblp1.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp1.uni-trier.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:33 CET by the <a href="http://dblp1.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp1.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp1.uni-trier.de/db/copyright">legal information page</a></small></body></html>
