	component niosII_microprocessor is
		port (
			address_export : out   std_logic_vector(10 downto 0);                    -- export
			clk_clk        : in    std_logic                     := 'X';             -- clk
			data_export    : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			led_export     : out   std_logic_vector(7 downto 0);                     -- export
			outen_export   : out   std_logic;                                        -- export
			reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			wren_export    : out   std_logic                                         -- export
		);
	end component niosII_microprocessor;

