# Sobel Edge Detection on FPGA

**Tool:** Xilinx Vivado 2025.1 ML Edition  
**Device:** Artix-7 (xc7a35tftg256-1)  
**Language:** Verilog HDL  

## ðŸŽ¯ Project Overview
This project implements a Sobel Edge Detection algorithm on FPGA using Verilog.  
The design includes gradient computation modules for edge extraction in grayscale images.  
The project was fully simulated, synthesized, implemented, and bitstream generated successfully in Vivado.

## ðŸ§© Features
- Verilog-based design for real-time edge detection  
- RTL simulation and functional verification  
- Synthesis and implementation in Vivado  
- Bitstream generation (`sobel_top.bit`)

## ðŸ“‚ Folder Structure
â”œâ”€â”€ src/ # Verilog design files
â”œâ”€â”€ sim/ # Testbench and simulation results
â”œâ”€â”€ sobel_top.bit # Generated bitstream file
â”œâ”€â”€ Sobel_Edge_FPGA.xpr # Vivado project file
â””â”€â”€ README.md

---

## ðŸ‘¤ Author
**Bikash Ratan Sahoo**  
Electronics & Telecommunication Engineer  
ðŸ“§ [bikashsahooclg09@gmail.com](mailto:bikashsahooclg09@gmail.com)  
ðŸ”— [linkedin.com/in/bikashsahoo09](https://linkedin.com/in/bikashsahoo09)

