<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/impl/gwsynthesis/afm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 24 20:51:33 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>157</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>163</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>bank1_3v3_xtal_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>bank1_3v3_xtal_in</td>
<td>50.000(MHz)</td>
<td>98.860(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.885</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/current_tx_bit_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.715</td>
</tr>
<tr>
<td>2</td>
<td>10.194</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/tx_state_0_s2/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.406</td>
</tr>
<tr>
<td>3</td>
<td>10.358</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/tx_state_1_s1/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.599</td>
</tr>
<tr>
<td>4</td>
<td>10.747</td>
<td>uart_inst/delay_counter_6_s0/Q</td>
<td>uart_inst/delay_counter_23_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.853</td>
</tr>
<tr>
<td>5</td>
<td>11.308</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_19_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.292</td>
</tr>
<tr>
<td>6</td>
<td>11.497</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_0_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.460</td>
</tr>
<tr>
<td>7</td>
<td>11.497</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_1_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.460</td>
</tr>
<tr>
<td>8</td>
<td>11.497</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_2_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.460</td>
</tr>
<tr>
<td>9</td>
<td>11.497</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_3_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.460</td>
</tr>
<tr>
<td>10</td>
<td>11.622</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_2_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.978</td>
</tr>
<tr>
<td>11</td>
<td>11.638</td>
<td>uart_inst/delay_counter_6_s0/Q</td>
<td>uart_inst/delay_counter_25_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.962</td>
</tr>
<tr>
<td>12</td>
<td>11.667</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_11_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.933</td>
</tr>
<tr>
<td>13</td>
<td>11.667</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_13_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.933</td>
</tr>
<tr>
<td>14</td>
<td>11.716</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_15_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.884</td>
</tr>
<tr>
<td>15</td>
<td>11.716</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_16_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.884</td>
</tr>
<tr>
<td>16</td>
<td>11.716</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_20_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.884</td>
</tr>
<tr>
<td>17</td>
<td>11.730</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_14_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.870</td>
</tr>
<tr>
<td>18</td>
<td>11.772</td>
<td>uart_inst/delay_counter_6_s0/Q</td>
<td>uart_inst/delay_counter_24_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.828</td>
</tr>
<tr>
<td>19</td>
<td>11.781</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_17_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.819</td>
</tr>
<tr>
<td>20</td>
<td>11.855</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/char_index_3_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>21</td>
<td>12.106</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/tx_busy_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.494</td>
</tr>
<tr>
<td>22</td>
<td>12.139</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/led_4_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.817</td>
</tr>
<tr>
<td>23</td>
<td>12.156</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_7_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.444</td>
</tr>
<tr>
<td>24</td>
<td>12.298</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_6_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.302</td>
</tr>
<tr>
<td>25</td>
<td>12.580</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/tx_data_reg_0_s0/CE</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.377</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_inst/tx_bit_index_3_s1/Q</td>
<td>uart_inst/tx_bit_index_3_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_inst/led_4_s0/Q</td>
<td>uart_inst/led_4_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_inst/delay_counter_13_s0/Q</td>
<td>uart_inst/delay_counter_13_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uart_inst/delay_counter_15_s0/Q</td>
<td>uart_inst/delay_counter_15_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uart_inst/tx_clk_counter_2_s0/Q</td>
<td>uart_inst/tx_clk_counter_2_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>uart_inst/tx_clk_counter_6_s0/Q</td>
<td>uart_inst/tx_clk_counter_6_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>uart_inst/tx_bit_index_2_s1/Q</td>
<td>uart_inst/tx_bit_index_2_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>uart_inst/tx_state_1_s1/Q</td>
<td>uart_inst/tx_state_1_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>uart_inst/delay_counter_0_s0/Q</td>
<td>uart_inst/delay_counter_0_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>uart_inst/delay_counter_3_s0/Q</td>
<td>uart_inst/delay_counter_3_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>uart_inst/delay_counter_8_s0/Q</td>
<td>uart_inst/delay_counter_8_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>uart_inst/delay_counter_20_s0/Q</td>
<td>uart_inst/delay_counter_20_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>uart_inst/delay_counter_23_s0/Q</td>
<td>uart_inst/delay_counter_23_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>uart_inst/delay_counter_24_s0/Q</td>
<td>uart_inst/delay_counter_24_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>uart_inst/char_index_0_s0/Q</td>
<td>uart_inst/char_index_0_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>uart_inst/tx_clk_counter_3_s0/Q</td>
<td>uart_inst/tx_clk_counter_3_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uart_inst/tx_clk_counter_4_s0/Q</td>
<td>uart_inst/tx_clk_counter_4_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>uart_inst/tx_state_0_s2/Q</td>
<td>uart_inst/tx_state_0_s2/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>uart_inst/tx_bit_index_0_s1/Q</td>
<td>uart_inst/tx_bit_index_0_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>uart_inst/tx_bit_index_1_s1/Q</td>
<td>uart_inst/tx_bit_index_1_s1/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>uart_inst/delay_counter_7_s0/Q</td>
<td>uart_inst/delay_counter_7_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>uart_inst/delay_counter_11_s0/Q</td>
<td>uart_inst/delay_counter_11_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>uart_inst/tx_clk_counter_1_s0/Q</td>
<td>uart_inst/tx_clk_counter_1_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.893</td>
<td>uart_inst/delay_counter_2_s0/Q</td>
<td>uart_inst/delay_counter_2_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>0.893</td>
<td>uart_inst/delay_counter_16_s0/Q</td>
<td>uart_inst/delay_counter_16_s0/D</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>bank1_3v3_xtal_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_busy_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_clk_counter_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_clk_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_data_reg_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_data_reg_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/delay_counter_17_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/delay_counter_18_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.944</td>
<td>8.194</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>bank1_3v3_xtal_in</td>
<td>uart_inst/tx_clk_counter_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/current_tx_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.759</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>uart_inst/led_4_s4/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/led_4_s4/F</td>
</tr>
<tr>
<td>13.346</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/n303_s9/I2</td>
</tr>
<tr>
<td>14.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n303_s9/F</td>
</tr>
<tr>
<td>14.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">uart_inst/current_tx_bit_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/current_tx_bit_s1/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/current_tx_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 39.690%; route: 5.401, 55.592%; tC2Q: 0.458, 4.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.759</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>uart_inst/led_4_s4/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/led_4_s4/F</td>
</tr>
<tr>
<td>13.036</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/n302_s13/I1</td>
</tr>
<tr>
<td>14.135</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n302_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/tx_state_0_s2/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/tx_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 40.997%; route: 5.091, 54.130%; tC2Q: 0.458, 4.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.759</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>uart_inst/led_4_s4/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/led_4_s4/F</td>
</tr>
<tr>
<td>13.367</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_inst/n256_s1/I3</td>
</tr>
<tr>
<td>13.992</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n256_s1/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/tx_state_1_s1/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/tx_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.382, 35.234%; route: 5.758, 59.991%; tC2Q: 0.458, 4.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/delay_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_6_s0/Q</td>
</tr>
<tr>
<td>5.611</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>uart_inst/n96_s4/I2</td>
</tr>
<tr>
<td>6.710</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n96_s4/F</td>
</tr>
<tr>
<td>8.339</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uart_inst/n90_s3/I2</td>
</tr>
<tr>
<td>9.400</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n90_s3/F</td>
</tr>
<tr>
<td>9.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>uart_inst/n81_s3/I1</td>
</tr>
<tr>
<td>10.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n81_s3/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/n81_s2/I2</td>
</tr>
<tr>
<td>13.583</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n81_s2/F</td>
</tr>
<tr>
<td>13.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/delay_counter_23_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/delay_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 48.470%; route: 4.104, 46.353%; tC2Q: 0.458, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.923</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>uart_inst/n85_s2/I0</td>
</tr>
<tr>
<td>13.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n85_s2/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>uart_inst/delay_counter_19_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>uart_inst/delay_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 52.209%; route: 3.504, 42.264%; tC2Q: 0.458, 5.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>12.044</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_inst/char_index_3_s4/I1</td>
</tr>
<tr>
<td>12.846</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s4/F</td>
</tr>
<tr>
<td>13.190</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">uart_inst/char_index_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/char_index_0_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/char_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 47.661%; route: 3.969, 46.921%; tC2Q: 0.458, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>12.044</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_inst/char_index_3_s4/I1</td>
</tr>
<tr>
<td>12.846</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s4/F</td>
</tr>
<tr>
<td>13.190</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">uart_inst/char_index_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>uart_inst/char_index_1_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>uart_inst/char_index_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 47.661%; route: 3.969, 46.921%; tC2Q: 0.458, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>12.044</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_inst/char_index_3_s4/I1</td>
</tr>
<tr>
<td>12.846</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s4/F</td>
</tr>
<tr>
<td>13.190</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">uart_inst/char_index_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_inst/char_index_2_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_inst/char_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 47.661%; route: 3.969, 46.921%; tC2Q: 0.458, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>12.044</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_inst/char_index_3_s4/I1</td>
</tr>
<tr>
<td>12.846</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s4/F</td>
</tr>
<tr>
<td>13.190</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">uart_inst/char_index_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uart_inst/char_index_3_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uart_inst/char_index_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 47.661%; route: 3.969, 46.921%; tC2Q: 0.458, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.428</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>uart_inst/n13_s0/I1</td>
</tr>
<tr>
<td>11.250</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s0/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_inst/n136_s3/I3</td>
</tr>
<tr>
<td>12.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n136_s3/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">uart_inst/char_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_inst/char_index_2_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_inst/char_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 44.860%; route: 3.941, 49.395%; tC2Q: 0.458, 5.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/delay_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_6_s0/Q</td>
</tr>
<tr>
<td>5.611</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>uart_inst/n96_s4/I2</td>
</tr>
<tr>
<td>6.710</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n96_s4/F</td>
</tr>
<tr>
<td>8.339</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uart_inst/n90_s3/I2</td>
</tr>
<tr>
<td>9.400</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n90_s3/F</td>
</tr>
<tr>
<td>9.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>uart_inst/n81_s3/I1</td>
</tr>
<tr>
<td>10.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n81_s3/F</td>
</tr>
<tr>
<td>12.066</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_inst/n79_s4/I2</td>
</tr>
<tr>
<td>12.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n79_s4/F</td>
</tr>
<tr>
<td>12.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_inst/delay_counter_25_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_inst/delay_counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 48.792%; route: 3.619, 45.452%; tC2Q: 0.458, 5.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.564</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/n93_s2/I2</td>
</tr>
<tr>
<td>12.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n93_s2/F</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/delay_counter_11_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/delay_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 54.569%; route: 3.146, 39.653%; tC2Q: 0.458, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.564</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/n91_s2/I2</td>
</tr>
<tr>
<td>12.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n91_s2/F</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/delay_counter_13_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/delay_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 54.569%; route: 3.146, 39.653%; tC2Q: 0.458, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.582</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/n89_s2/I2</td>
</tr>
<tr>
<td>12.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n89_s2/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/delay_counter_15_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.058%; route: 3.164, 40.128%; tC2Q: 0.458, 5.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.582</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/n88_s2/I0</td>
</tr>
<tr>
<td>12.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n88_s2/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.058%; route: 3.164, 40.128%; tC2Q: 0.458, 5.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.582</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/n84_s2/I2</td>
</tr>
<tr>
<td>12.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n84_s2/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/delay_counter_20_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/delay_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.058%; route: 3.164, 40.128%; tC2Q: 0.458, 5.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.568</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>uart_inst/n90_s2/I0</td>
</tr>
<tr>
<td>12.600</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n90_s2/F</td>
</tr>
<tr>
<td>12.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>uart_inst/delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>uart_inst/delay_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.152%; route: 3.150, 40.024%; tC2Q: 0.458, 5.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/delay_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_6_s0/Q</td>
</tr>
<tr>
<td>5.611</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>uart_inst/n96_s4/I2</td>
</tr>
<tr>
<td>6.710</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n96_s4/F</td>
</tr>
<tr>
<td>8.339</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uart_inst/n90_s3/I2</td>
</tr>
<tr>
<td>9.400</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n90_s3/F</td>
</tr>
<tr>
<td>9.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>uart_inst/n81_s3/I1</td>
</tr>
<tr>
<td>10.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n81_s3/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/n80_s2/I1</td>
</tr>
<tr>
<td>12.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n80_s2/F</td>
</tr>
<tr>
<td>12.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/delay_counter_24_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/delay_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.081, 52.136%; route: 3.288, 42.009%; tC2Q: 0.458, 5.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.923</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>uart_inst/n87_s2/I2</td>
</tr>
<tr>
<td>12.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n87_s2/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>uart_inst/delay_counter_17_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>uart_inst/delay_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 49.318%; route: 3.504, 44.820%; tC2Q: 0.458, 5.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.428</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>uart_inst/n13_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s0/F</td>
</tr>
<tr>
<td>11.653</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uart_inst/n135_s1/I3</td>
</tr>
<tr>
<td>12.475</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n135_s1/F</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">uart_inst/char_index_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uart_inst/char_index_3_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uart_inst/char_index_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 48.483%; route: 3.532, 45.600%; tC2Q: 0.458, 5.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_busy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.428</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>uart_inst/n13_s0/I1</td>
</tr>
<tr>
<td>11.250</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s0/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_busy_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>uart_inst/tx_busy_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>uart_inst/tx_busy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.407%; route: 4.082, 54.476%; tC2Q: 0.458, 6.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.759</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>uart_inst/led_4_s4/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/led_4_s4/F</td>
</tr>
<tr>
<td>12.547</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/led_4_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 35.255%; route: 4.603, 58.882%; tC2Q: 0.458, 5.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.075</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/n97_s2/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n97_s2/F</td>
</tr>
<tr>
<td>12.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/delay_counter_7_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/delay_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 58.155%; route: 2.657, 35.688%; tC2Q: 0.458, 6.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>uart_inst/n86_s3/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n86_s3/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_inst/char_index_3_s7/I2</td>
</tr>
<tr>
<td>8.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s7/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_inst/char_index_3_s5/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/char_index_3_s5/F</td>
</tr>
<tr>
<td>11.406</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/n98_s2/I0</td>
</tr>
<tr>
<td>12.032</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">uart_inst/n98_s2/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/delay_counter_6_s0/CLK</td>
</tr>
<tr>
<td>24.330</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>uart_inst/delay_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 52.809%; route: 2.987, 40.914%; tC2Q: 0.458, 6.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>5.541</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>uart_inst/n13_s8/I2</td>
</tr>
<tr>
<td>6.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s8/F</td>
</tr>
<tr>
<td>7.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_inst/n13_s2/I2</td>
</tr>
<tr>
<td>8.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n13_s2/F</td>
</tr>
<tr>
<td>10.759</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>uart_inst/led_4_s4/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/led_4_s4/F</td>
</tr>
<tr>
<td>12.106</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_data_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>24.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>uart_inst/tx_data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>24.687</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>uart_inst/tx_data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 37.362%; route: 4.162, 56.425%; tC2Q: 0.458, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_bit_index_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_bit_index_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/tx_bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_3_s1/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/n308_s12/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n308_s12/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/tx_bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/tx_bit_index_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/led_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/led_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_4_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/n155_s2/I0</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n155_s2/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/led_4_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_inst/led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/delay_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_13_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/n91_s2/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n91_s2/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/delay_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>uart_inst/delay_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/delay_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_15_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/n89_s2/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n89_s2/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/delay_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>uart_inst/tx_clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>uart_inst/n298_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n298_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>uart_inst/tx_clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>uart_inst/tx_clk_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>uart_inst/tx_clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>uart_inst/n294_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n294_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>uart_inst/tx_clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>uart_inst/tx_clk_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>uart_inst/tx_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_2_s1/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>uart_inst/n309_s11/I1</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n309_s11/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>uart_inst/tx_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>uart_inst/tx_bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/tx_state_1_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_1_s1/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/n301_s6/I1</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n301_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/tx_state_1_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/tx_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>uart_inst/delay_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>uart_inst/n104_s4/I0</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n104_s4/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>uart_inst/delay_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>uart_inst/delay_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>uart_inst/delay_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_3_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>uart_inst/n101_s4/I0</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n101_s4/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>uart_inst/delay_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>uart_inst/delay_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>uart_inst/delay_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>uart_inst/n96_s5/I0</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n96_s5/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>uart_inst/delay_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>uart_inst/delay_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/delay_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_20_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/n84_s2/I3</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n84_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/delay_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>uart_inst/delay_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/delay_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_23_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/n81_s2/I1</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n81_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/delay_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>uart_inst/delay_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/delay_counter_24_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_24_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/n80_s2/I3</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n80_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/delay_counter_24_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_inst/delay_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/char_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/char_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/char_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">uart_inst/char_index_0_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/n138_s2/I0</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n138_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">uart_inst/char_index_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/char_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/char_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_clk_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_clk_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_inst/tx_clk_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_3_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_inst/n297_s5/I1</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n297_s5/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_inst/tx_clk_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_inst/tx_clk_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_clk_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_clk_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>uart_inst/tx_clk_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>uart_inst/n296_s8/I2</td>
</tr>
<tr>
<td>3.862</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n296_s8/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>uart_inst/tx_clk_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>uart_inst/tx_clk_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/tx_state_0_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_0_s2/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/n302_s13/I2</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n302_s13/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/tx_state_0_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/tx_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_bit_index_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_bit_index_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_inst/tx_bit_index_0_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_0_s1/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_inst/n311_s8/I3</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n311_s8/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_inst/tx_bit_index_0_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_inst/tx_bit_index_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_inst/tx_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_1_s1/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_inst/n310_s11/I2</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n310_s11/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_bit_index_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_inst/tx_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_inst/tx_bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/delay_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/n97_s2/I3</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n97_s2/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/delay_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>uart_inst/delay_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/delay_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_11_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/n93_s2/I3</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n93_s2/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/delay_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>uart_inst/delay_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/tx_clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>uart_inst/tx_clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_1_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>uart_inst/n299_s5/I2</td>
</tr>
<tr>
<td>3.864</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n299_s5/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">uart_inst/tx_clk_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>uart_inst/tx_clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>uart_inst/tx_clk_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>uart_inst/delay_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>uart_inst/n102_s2/I2</td>
</tr>
<tr>
<td>4.046</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n102_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>uart_inst/delay_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>uart_inst/delay_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bank1_3v3_xtal_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/n88_s2/I1</td>
</tr>
<tr>
<td>4.046</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n88_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/delay_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_busy_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_busy_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_busy_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_clk_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_clk_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_clk_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_clk_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_clk_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_clk_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_data_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_data_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_data_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/delay_counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/delay_counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/delay_counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/delay_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/delay_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_data_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_data_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_data_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/delay_counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/delay_counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/delay_counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/delay_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/delay_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/delay_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/tx_clk_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>14.959</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/tx_clk_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>bank1_3v3_xtal_in_ibuf/O</td>
</tr>
<tr>
<td>23.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/tx_clk_counter_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>55</td>
<td>bank1_3v3_xtal_in_d</td>
<td>9.885</td>
<td>2.645</td>
</tr>
<tr>
<td>27</td>
<td>uart_inst/delay_counter_25_9</td>
<td>13.838</td>
<td>3.114</td>
</tr>
<tr>
<td>16</td>
<td>uart_inst/tx_state[1]</td>
<td>13.459</td>
<td>2.132</td>
</tr>
<tr>
<td>15</td>
<td>uart_inst/char_index_3_9</td>
<td>11.308</td>
<td>1.798</td>
</tr>
<tr>
<td>14</td>
<td>uart_inst/tx_state[0]</td>
<td>13.189</td>
<td>1.793</td>
</tr>
<tr>
<td>12</td>
<td>uart_inst/led_4_7</td>
<td>9.885</td>
<td>1.982</td>
</tr>
<tr>
<td>12</td>
<td>uart_inst/char_index[0]</td>
<td>15.768</td>
<td>0.841</td>
</tr>
<tr>
<td>11</td>
<td>uart_inst/tx_bit_index[0]</td>
<td>13.106</td>
<td>1.176</td>
</tr>
<tr>
<td>11</td>
<td>uart_inst/char_index[1]</td>
<td>11.413</td>
<td>0.841</td>
</tr>
<tr>
<td>10</td>
<td>uart_inst/char_index[2]</td>
<td>10.940</td>
<td>0.841</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
