--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6893 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.921ns.
--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_2/sumador_6 (SLICE_X18Y28.G1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_4 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.429 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_4 to Inst_control_hc_sr04_2/sumador_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.YQ       Tcko                  0.596   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_4
    SLICE_X7Y21.G1       net (fanout=5)        1.310   Inst_control_hc_sr04_2/contador<4>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X18Y28.G1      net (fanout=9)        0.799   Inst_control_hc_sr04_2/N11
    SLICE_X18Y28.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<7>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<2>1
                                                       Inst_control_hc_sr04_2/sumador_6
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (3.238ns logic, 4.605ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_7 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.429 - 0.517)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_7 to Inst_control_hc_sr04_2/sumador_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<7>
                                                       Inst_control_hc_sr04_2/contador_7
    SLICE_X7Y21.G2       net (fanout=7)        0.958   Inst_control_hc_sr04_2/contador<7>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X18Y28.G1      net (fanout=9)        0.799   Inst_control_hc_sr04_2/N11
    SLICE_X18Y28.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<7>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<2>1
                                                       Inst_control_hc_sr04_2/sumador_6
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (3.163ns logic, 4.253ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_5 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.429 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_5 to Inst_control_hc_sr04_2/sumador_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_5
    SLICE_X7Y21.G3       net (fanout=6)        0.836   Inst_control_hc_sr04_2/contador<5>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X18Y28.G1      net (fanout=9)        0.799   Inst_control_hc_sr04_2/N11
    SLICE_X18Y28.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<7>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<2>1
                                                       Inst_control_hc_sr04_2/sumador_6
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (3.163ns logic, 4.131ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_2/sumador_8 (SLICE_X20Y30.G2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_4 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_4 to Inst_control_hc_sr04_2/sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.YQ       Tcko                  0.596   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_4
    SLICE_X7Y21.G1       net (fanout=5)        1.310   Inst_control_hc_sr04_2/contador<4>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y30.G2      net (fanout=9)        0.749   Inst_control_hc_sr04_2/N11
    SLICE_X20Y30.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<8>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>2
                                                       Inst_control_hc_sr04_2/sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (3.238ns logic, 4.555ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_7 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.366ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.449 - 0.517)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_7 to Inst_control_hc_sr04_2/sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<7>
                                                       Inst_control_hc_sr04_2/contador_7
    SLICE_X7Y21.G2       net (fanout=7)        0.958   Inst_control_hc_sr04_2/contador<7>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y30.G2      net (fanout=9)        0.749   Inst_control_hc_sr04_2/N11
    SLICE_X20Y30.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<8>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>2
                                                       Inst_control_hc_sr04_2/sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (3.163ns logic, 4.203ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_5 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_5 to Inst_control_hc_sr04_2/sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_5
    SLICE_X7Y21.G3       net (fanout=6)        0.836   Inst_control_hc_sr04_2/contador<5>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y30.G2      net (fanout=9)        0.749   Inst_control_hc_sr04_2/N11
    SLICE_X20Y30.CLK     Tgck                  0.671   Inst_control_hc_sr04_2/sumador<8>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>2
                                                       Inst_control_hc_sr04_2/sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (3.163ns logic, 4.081ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_2/sumador_1 (SLICE_X20Y27.F1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_4 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.756ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.444 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_4 to Inst_control_hc_sr04_2/sumador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.YQ       Tcko                  0.596   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_4
    SLICE_X7Y21.G1       net (fanout=5)        1.310   Inst_control_hc_sr04_2/contador<4>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y27.F1      net (fanout=9)        0.727   Inst_control_hc_sr04_2/N11
    SLICE_X20Y27.CLK     Tfck                  0.656   Inst_control_hc_sr04_2/sumador<1>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<7>1
                                                       Inst_control_hc_sr04_2/sumador_1
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (3.223ns logic, 4.533ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_7 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.329ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.444 - 0.517)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_7 to Inst_control_hc_sr04_2/sumador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<7>
                                                       Inst_control_hc_sr04_2/contador_7
    SLICE_X7Y21.G2       net (fanout=7)        0.958   Inst_control_hc_sr04_2/contador<7>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y27.F1      net (fanout=9)        0.727   Inst_control_hc_sr04_2/N11
    SLICE_X20Y27.CLK     Tfck                  0.656   Inst_control_hc_sr04_2/sumador<1>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<7>1
                                                       Inst_control_hc_sr04_2/sumador_1
    -------------------------------------------------  ---------------------------
    Total                                      7.329ns (3.148ns logic, 4.181ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04_2/contador_5 (FF)
  Destination:          Inst_control_hc_sr04_2/sumador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.207ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.444 - 0.507)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04_2/contador_5 to Inst_control_hc_sr04_2/sumador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.XQ       Tcko                  0.521   Inst_control_hc_sr04_2/contador<5>
                                                       Inst_control_hc_sr04_2/contador_5
    SLICE_X7Y21.G3       net (fanout=6)        0.836   Inst_control_hc_sr04_2/contador<5>
    SLICE_X7Y21.COUT     Topcyg                1.009   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X7Y23.XB       Tcinxb                0.216   Inst_control_hc_sr04_2/estado_FSM_FFd1-In24
                                                       Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.G4      net (fanout=13)       2.496   Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   Inst_control_hc_sr04_2/sumador<0>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<0>11
    SLICE_X20Y27.F1      net (fanout=9)        0.727   Inst_control_hc_sr04_2/N11
    SLICE_X20Y27.CLK     Tfck                  0.656   Inst_control_hc_sr04_2/sumador<1>
                                                       Inst_control_hc_sr04_2/sumador_mux0001<7>1
                                                       Inst_control_hc_sr04_2/sumador_1
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (3.148ns logic, 4.059ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_1/DATA_7 (SLICE_X18Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04_1/distancia_7 (FF)
  Destination:          Inst_control_hc_sr04_1/DATA_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.078 - 0.066)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04_1/distancia_7 to Inst_control_hc_sr04_1/DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y5.XQ       Tcko                  0.396   Inst_control_hc_sr04_1/distancia<7>
                                                       Inst_control_hc_sr04_1/distancia_7
    SLICE_X18Y5.BX       net (fanout=2)        0.301   Inst_control_hc_sr04_1/distancia<7>
    SLICE_X18Y5.CLK      Tckdi       (-Th)    -0.102   Inst_control_hc_sr04_1/DATA<7>
                                                       Inst_control_hc_sr04_1/DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.498ns logic, 0.301ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_1/DATA_1 (SLICE_X18Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04_1/distancia_1 (FF)
  Destination:          Inst_control_hc_sr04_1/DATA_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.327 - 0.248)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04_1/distancia_1 to Inst_control_hc_sr04_1/DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.XQ       Tcko                  0.417   Inst_control_hc_sr04_1/distancia<1>
                                                       Inst_control_hc_sr04_1/distancia_1
    SLICE_X18Y8.BX       net (fanout=7)        0.372   Inst_control_hc_sr04_1/distancia<1>
    SLICE_X18Y8.CLK      Tckdi       (-Th)    -0.102   Inst_control_hc_sr04_1/DATA<1>
                                                       Inst_control_hc_sr04_1/DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.519ns logic, 0.372ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04_1/DATA_4 (SLICE_X18Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04_1/distancia_4 (FF)
  Destination:          Inst_control_hc_sr04_1/DATA_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.337 - 0.248)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04_1/distancia_4 to Inst_control_hc_sr04_1/DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.XQ       Tcko                  0.396   Inst_control_hc_sr04_1/distancia<4>
                                                       Inst_control_hc_sr04_1/distancia_4
    SLICE_X18Y7.BY       net (fanout=6)        0.402   Inst_control_hc_sr04_1/distancia<4>
    SLICE_X18Y7.CLK      Tckdi       (-Th)    -0.137   Inst_control_hc_sr04_1/DATA<5>
                                                       Inst_control_hc_sr04_1/DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.533ns logic, 0.402ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_control_hc_sr04_2/estado_FSM_FFd2/CLK
  Logical resource: Inst_control_hc_sr04_2/estado_FSM_FFd2/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_control_hc_sr04_2/estado_FSM_FFd2/CLK
  Logical resource: Inst_control_hc_sr04_2/estado_FSM_FFd2/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_control_hc_sr04_2/contador<11>/CLK
  Logical resource: Inst_control_hc_sr04_2/contador_11/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.921|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6893 paths, 0 nets, and 1159 connections

Design statistics:
   Minimum period:   7.921ns{1}   (Maximum frequency: 126.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 22 21:58:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



