#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 10 19:01:10 2019
# Process ID: 18180
# Current directory: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2
# Command line: vivado.exe -log thirtytwo_bit_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source thirtytwo_bit_adder.tcl
# Log file: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2/thirtytwo_bit_adder.vds
# Journal file: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source thirtytwo_bit_adder.tcl -notrace
Command: synth_design -top thirtytwo_bit_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 363.117 ; gain = 100.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'thirtytwo_bit_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA0' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA1' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA2' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:50]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA3' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:51]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA4' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:52]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA5' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:53]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA6' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:54]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA7' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:55]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA8' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA9' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:57]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA10' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:58]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA11' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA12' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:60]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA13' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA14' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA15' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA16' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:64]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA17' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:65]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA18' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:66]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA19' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA20' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA21' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:69]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA22' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:70]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA23' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:71]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA24' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:72]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA25' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:73]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA26' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:74]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA27' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA28' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:76]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA29' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:77]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA30' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:78]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA31' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'thirtytwo_bit_adder' (2#1) [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 419.055 ; gain = 156.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 419.055 ; gain = 156.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 419.055 ; gain = 156.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 744.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 744.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 744.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    16|
|2     |LUT5 |    32|
|3     |IBUF |    65|
|4     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   146|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 744.016 ; gain = 156.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 744.016 ; gain = 481.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 29 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 752.148 ; gain = 497.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2/thirtytwo_bit_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thirtytwo_bit_adder_utilization_synth.rpt -pb thirtytwo_bit_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 19:02:11 2019...
