
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {/home/nick/Documents/Physics/Lab 6/Experiment2/pa.fromNetlist.tcl}
# create_project -name Experiment2 -dir "/home/nick/Documents/Physics/Lab 6/Experiment2/planAhead_run_2" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/nick/Documents/Physics/Lab 6/Experiment2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Lab6_Ex2.ucf" [current_fileset -constrset]
Adding file '/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf' to fileset 'constrs_1'
# add_files [list {Lab6_Ex2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Lab6_Ex2.ngc ...
WARNING:NetListWriters:298 - No output is written to Lab6_Ex2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Lab6_Ex2.edif ...
ngc2edif: Total memory usage is 104496 kilobytes

Parsing EDIF File [./planAhead_run_2/Experiment2.data/cache/Lab6_Ex2_ngc_a3217adb.edif]
Finished Parsing EDIF File [./planAhead_run_2/Experiment2.data/cache/Lab6_Ex2_ngc_a3217adb.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Ain[0]' at site P11, Terminal Ain[0] cannot be placed on P11 (IPAD60) because the pad is already occupied by terminal hexD[0] [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf:29]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Ain[1]' at site L3, Terminal Ain[1] cannot be placed on L3 (PAD83) because the pad is already occupied by terminal hexD[1] [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf:30]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Ain[2]' at site K3, Terminal Ain[2] cannot be placed on K3 (IPAD86) because the pad is already occupied by terminal hexD[2] [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf:31]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Ain[3]' at site B4, Terminal Ain[3] cannot be placed on B4 (IPAD3) because the pad is already occupied by terminal hexD[3] [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf:32]
Finished Parsing UCF File [/home/nick/Documents/Physics/Lab 6/Experiment2/Lab6_Ex2.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5cf6e988
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.832 ; gain = 135.289
