;  Generated by PSoC Designer 5.4.2946
;
; MR address and mask equates
MR_Data_ADDR:	equ	0h
MR_DriveMode_0_ADDR:	equ	100h
MR_DriveMode_1_ADDR:	equ	101h
MR_DriveMode_2_ADDR:	equ	3h
MR_GlobalSelect_ADDR:	equ	2h
MR_IntCtrl_0_ADDR:	equ	102h
MR_IntCtrl_1_ADDR:	equ	103h
MR_IntEn_ADDR:	equ	1h
MR_MASK:	equ	2h
MR_MUXBusCtrl_ADDR:	equ	1d8h
; Sensor_RST address and mask equates
Sensor_RST_Data_ADDR:	equ	0h
Sensor_RST_DriveMode_0_ADDR:	equ	100h
Sensor_RST_DriveMode_1_ADDR:	equ	101h
Sensor_RST_DriveMode_2_ADDR:	equ	3h
Sensor_RST_GlobalSelect_ADDR:	equ	2h
Sensor_RST_IntCtrl_0_ADDR:	equ	102h
Sensor_RST_IntCtrl_1_ADDR:	equ	103h
Sensor_RST_IntEn_ADDR:	equ	1h
Sensor_RST_MASK:	equ	4h
Sensor_RST_MUXBusCtrl_ADDR:	equ	1d8h
; DS address and mask equates
DS_Data_ADDR:	equ	0h
DS_DriveMode_0_ADDR:	equ	100h
DS_DriveMode_1_ADDR:	equ	101h
DS_DriveMode_2_ADDR:	equ	3h
DS_GlobalSelect_ADDR:	equ	2h
DS_IntCtrl_0_ADDR:	equ	102h
DS_IntCtrl_1_ADDR:	equ	103h
DS_IntEn_ADDR:	equ	1h
DS_MASK:	equ	8h
DS_MUXBusCtrl_ADDR:	equ	1d8h
; SHCP address and mask equates
SHCP_Data_ADDR:	equ	0h
SHCP_DriveMode_0_ADDR:	equ	100h
SHCP_DriveMode_1_ADDR:	equ	101h
SHCP_DriveMode_2_ADDR:	equ	3h
SHCP_GlobalSelect_ADDR:	equ	2h
SHCP_IntCtrl_0_ADDR:	equ	102h
SHCP_IntCtrl_1_ADDR:	equ	103h
SHCP_IntEn_ADDR:	equ	1h
SHCP_MASK:	equ	20h
SHCP_MUXBusCtrl_ADDR:	equ	1d8h
; Sensor_SET address and mask equates
Sensor_SET_Data_ADDR:	equ	0h
Sensor_SET_DriveMode_0_ADDR:	equ	100h
Sensor_SET_DriveMode_1_ADDR:	equ	101h
Sensor_SET_DriveMode_2_ADDR:	equ	3h
Sensor_SET_GlobalSelect_ADDR:	equ	2h
Sensor_SET_IntCtrl_0_ADDR:	equ	102h
Sensor_SET_IntCtrl_1_ADDR:	equ	103h
Sensor_SET_IntEn_ADDR:	equ	1h
Sensor_SET_MASK:	equ	40h
Sensor_SET_MUXBusCtrl_ADDR:	equ	1d8h
; STCP address and mask equates
STCP_Data_ADDR:	equ	0h
STCP_DriveMode_0_ADDR:	equ	100h
STCP_DriveMode_1_ADDR:	equ	101h
STCP_DriveMode_2_ADDR:	equ	3h
STCP_GlobalSelect_ADDR:	equ	2h
STCP_IntCtrl_0_ADDR:	equ	102h
STCP_IntCtrl_1_ADDR:	equ	103h
STCP_IntEn_ADDR:	equ	1h
STCP_MASK:	equ	80h
STCP_MUXBusCtrl_ADDR:	equ	1d8h
; SDA address and mask equates
SDA_Data_ADDR:	equ	4h
SDA_DriveMode_0_ADDR:	equ	104h
SDA_DriveMode_1_ADDR:	equ	105h
SDA_DriveMode_2_ADDR:	equ	7h
SDA_GlobalSelect_ADDR:	equ	6h
SDA_IntCtrl_0_ADDR:	equ	106h
SDA_IntCtrl_1_ADDR:	equ	107h
SDA_IntEn_ADDR:	equ	5h
SDA_MASK:	equ	20h
SDA_MUXBusCtrl_ADDR:	equ	1d9h
; SCL address and mask equates
SCL_Data_ADDR:	equ	4h
SCL_DriveMode_0_ADDR:	equ	104h
SCL_DriveMode_1_ADDR:	equ	105h
SCL_DriveMode_2_ADDR:	equ	7h
SCL_GlobalSelect_ADDR:	equ	6h
SCL_IntCtrl_0_ADDR:	equ	106h
SCL_IntCtrl_1_ADDR:	equ	107h
SCL_IntEn_ADDR:	equ	5h
SCL_MASK:	equ	80h
SCL_MUXBusCtrl_ADDR:	equ	1d9h
