$date
	Wed Mar 23 18:57:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_3_8_tb $end
$scope module decoder_1 $end
$var wire 1 ! E $end
$var wire 3 " In [2:0] $end
$var wire 8 # Out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10
b1 #
1!
#20
b10 #
b1 "
#30
b100 #
b10 "
#40
b1000 #
b11 "
#50
b10000 #
b100 "
#60
b100000 #
b101 "
#70
b1000000 #
b110 "
#80
b10000000 #
b111 "
#90
