Design Name,spi_slave
Output Directory,outdir_spi_slave
Netlist Directory,verilog
Early Library Path,/home/ayush/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Late Library Path,/home/ayush/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Constraints File,spi_slave_design_constraints.csv
