
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sun Mar 19 21:08:47 2023
Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat fullchip
#% Begin load design ... (date=03/19 21:09:29, mem=485.9M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 19 20:40:40 2023'.
% Begin Load MMMC data ... (date=03/19 21:09:30, mem=488.3M)
% End Load MMMC data ... (date=03/19 21:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=488.5M, current mem=488.5M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar 19 21:09:30 2023
viaInitial ends at Sun Mar 19 21:09:30 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=27.0M, fe_cpu=0.40min, fe_real=0.77min, fe_mem=742.1M) ***
% Begin Load netlist data ... (date=03/19 21:09:33, mem=513.0M)
*** Begin netlist parsing (mem=742.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 754.137M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=754.1M) ***
% End Load netlist data ... (date=03/19 21:09:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=534.7M, current mem=534.7M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26417 stdCell insts.

*** Memory Usage v#1 (Current mem = 826.062M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:25.3, real=0:00:47.0, peak res=774.5M, current mem=774.5M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=793.8M, current mem=793.8M)
Current (total cpu=0:00:25.5, real=0:00:47.0, peak res=793.8M, current mem=793.8M)
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/19 21:09:34, mem=816.6M)
% End Load MMMC data post ... (date=03/19 21:09:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.6M, current mem=816.6M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.fp.gz (mem = 1056.3M).
% Begin Load floorplan data ... (date=03/19 21:09:34, mem=816.6M)
*info: reset 27641 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 947600 947200)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:40:36 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=818.1M, current mem=818.1M)
Set (core_instance) in guide (7200 7200 859200 820800)
There are 238 nets with weight being set
There are 286 nets with bottomPreferredRoutingLayer being set
There are 238 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/19 21:09:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=820.4M, current mem=820.4M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/19 21:09:35, mem=820.7M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/19 21:09:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=825.9M, current mem=825.9M)
Loading place ...
% Begin Load placement data ... (date=03/19 21:09:35, mem=825.9M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:40:37 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1063.3M) ***
Total net length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 6.605e+03)
% End Load placement data ... (date=03/19 21:09:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=831.3M, current mem=830.6M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1060.3M) ***
% Begin Load routing data ... (date=03/19 21:09:35, mem=831.0M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:40:37 2023 Format: 19.1) ...
*** Total 27527 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1097.3M) ***
% End Load routing data ... (date=03/19 21:09:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=869.2M, current mem=868.2M)
Loading Drc markers ...
... 4 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 4 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.prop
*** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1103.3M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/19 21:09:37, mem=906.4M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/19 21:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.6M, current mem=906.6M)
% Begin load AAE data ... (date=03/19 21:09:37, mem=906.6M)
AAE DB initialization (MEM=1158.25 CPU=0:00:00.3 REAL=0:00:00.0) 
% End load AAE data ... (date=03/19 21:09:38, total cpu=0:00:00.7, real=0:00:01.0, peak res=914.4M, current mem=914.4M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 6512 sinks and 0 clock gates.
    Extraction for clk complete.
  Extracting original clock gating for clk done.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/19 21:09:38, total cpu=0:00:08.2, real=0:00:09.0, peak res=931.3M, current mem=928.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1637 warning(s), 0 error(s)

<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 946.8M, totSessionCpu=0:00:30 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Estimated cell power/ground rail width = 0.365 um
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1282.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1298.4M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1298.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1298.4M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1298.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1298.4M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1305.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1305.4M)
Starting SI iteration 2
clk(1000MHz) 
Starting Levelizing
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT)
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 10%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 20%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 30%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 40%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 50%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 60%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 70%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 80%
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT): 90%

Finished Levelizing
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT)

Starting Activity Propagation
2023-Mar-19 21:10:00 (2023-Mar-20 04:10:00 GMT)
2023-Mar-19 21:10:01 (2023-Mar-20 04:10:01 GMT): 10%
2023-Mar-19 21:10:01 (2023-Mar-20 04:10:01 GMT): 20%

Finished Activity Propagation
2023-Mar-19 21:10:01 (2023-Mar-20 04:10:01 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1073.6M, totSessionCpu=0:00:50 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1354.3M, init mem=1365.3M)
*info: Placed = 26417          (Fixed = 103)
*info: Unplaced = 0           
Placement Density:60.96%(125569/205977)
Placement Density (including fixed std cells):60.96%(125569/205977)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1369.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26417

Instance distribution across the VT partitions:

 LVT : inst = 10927 (41.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10927 (41.4%)

 HVT : inst = 15490 (58.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15490 (58.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/fullchip_31082_l41HSH.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1347.3M)
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 1425.0M)
Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 1434.0M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1439.0M)
Extracted 40.0005% (CPU Time= 0:00:01.2  MEM= 1444.0M)
Extracted 50.0008% (CPU Time= 0:00:01.4  MEM= 1449.0M)
Extracted 60.0006% (CPU Time= 0:00:01.5  MEM= 1453.0M)
Extracted 70.0005% (CPU Time= 0:00:01.9  MEM= 1461.0M)
Extracted 80.0007% (CPU Time= 0:00:02.3  MEM= 1463.0M)
Extracted 90.0005% (CPU Time= 0:00:03.1  MEM= 1467.0M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 1468.0M)
Number of Extracted Resistors     : 465389
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 739008
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1428.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:04.0  MEM: 1427.984M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1427.98)
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1536.36 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1509.28 CPU=0:00:08.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1509.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1509.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1482.39)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1488.55 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1488.55 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:01:13 mem=1488.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1488.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1488.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1488.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1503.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1503.8M
**optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 1242.3M, totSessionCpu=0:01:14 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 237 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Top of Stack
    Range                        (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.017    0.025    false
    M2-M3    VIA23_1cut          1.500    0.015    0.023    false
    M3-M4    VIA34_1cut          1.500    0.015    0.023    false
    M4-M5    VIA45_1cut          1.500    0.015    0.023    false
    M5-M6    VIA56_1cut          1.500    0.014    0.021    false
    M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
    --------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 238, tested: 238, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.9 real=0:00:03.9)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 1515.32M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 238 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:21.1/0:01:48.0 (0.8), mem = 1515.3M
(I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00| 0:00:00.0|  1683.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 48 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1683.2M) ***

(I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
*** DrvOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:01:28.7/0:01:55.6 (0.8), mem = 1664.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 1371.1M, totSessionCpu=0:01:29 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1631.13M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1631.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1631.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1641.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1641.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.12min mem=1631.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1641.1M
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1368.0M, totSessionCpu=0:01:30 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 1349.5M, totSessionCpu=0:01:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1621.60M, totSessionCpu=0:01:31).
**optDesign ... cpu = 0:01:01, real = 0:01:00, mem = 1350.5M, totSessionCpu=0:01:31 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=1621.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1621.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1629.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1629.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1629.6M
**optDesign ... cpu = 0:01:02, real = 0:01:01, mem = 1348.6M, totSessionCpu=0:01:33 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:33 mem=1619.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1624.8MB
Summary Report:
Instances move: 0 (out of 26350 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1624.8MB
*** Finished refinePlace (0:01:34 mem=1624.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 19 21:10:49 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27641)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 21:10:52 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27639 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/fullchip.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1386.13 (MB), peak = 1387.52 (MB)
#Merging special wires: starts on Sun Mar 19 21:10:54 2023 with memory = 1386.62 (MB), peak = 1387.52 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 19 21:10:54 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 48.06 (MB)
#Total memory = 1386.75 (MB)
#Peak memory = 1387.52 (MB)
#
#
#Start global routing on Sun Mar 19 21:10:54 2023
#
#
#Start global routing initialization on Sun Mar 19 21:10:54 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 48.33 (MB)
#Total memory = 1386.89 (MB)
#Peak memory = 1387.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.41 (MB), peak = 1391.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.82 (MB)
#Total memory = 1389.72 (MB)
#Peak memory = 1391.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1395.39 (MB), peak = 1395.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 8.71 (MB)
#Total memory = 1395.61 (MB)
#Peak memory = 1395.62 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:10
#Increased memory = -5.32 (MB)
#Total memory = 1364.23 (MB)
#Peak memory = 1407.12 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 21:11:00 2023
#
**optDesign ... cpu = 0:01:14, real = 0:01:13, mem = 1363.1M, totSessionCpu=0:01:44 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/fullchip_31082_l41HSH.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1654.9M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1728.6M)
Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1728.6M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1728.6M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1728.6M)
Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1728.6M)
Extracted 60.0006% (CPU Time= 0:00:01.7  MEM= 1728.6M)
Extracted 70.0005% (CPU Time= 0:00:02.0  MEM= 1735.6M)
Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 1737.6M)
Extracted 90.0005% (CPU Time= 0:00:03.3  MEM= 1741.6M)
Extracted 100% (CPU Time= 0:00:03.8  MEM= 1743.6M)
Number of Extracted Resistors     : 465389
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 739008
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1719.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:05.0  MEM: 1719.559M)
**optDesign ... cpu = 0:01:20, real = 0:01:18, mem = 1307.9M, totSessionCpu=0:01:50 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1655.44)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1714.73 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1714.73 CPU=0:00:08.7 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1714.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1714.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1683.85)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1690 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1690 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=0:02:07 mem=1690.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1690.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1690.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1690.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1705.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1705.3M
**optDesign ... cpu = 0:01:38, real = 0:01:36, mem = 1426.7M, totSessionCpu=0:02:08 **
**optDesign ... cpu = 0:01:38, real = 0:01:36, mem = 1426.7M, totSessionCpu=0:02:08 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:39, real = 0:01:38, mem = 1410.5M, totSessionCpu=0:02:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1673.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1673.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1683.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1676.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1674.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1674.3M
**optDesign ... cpu = 0:01:42, real = 0:01:41, mem = 1407.2M, totSessionCpu=0:02:12 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign beforeOutput.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/19 21:11:48, mem=1327.8M)
% Begin Save ccopt configuration ... (date=03/19 21:11:48, mem=1330.8M)
% End Save ccopt configuration ... (date=03/19 21:11:48, total cpu=0:00:00.3, real=0:00:00.0, peak res=1332.2M, current mem=1332.2M)
% Begin Save netlist data ... (date=03/19 21:11:48, mem=1332.2M)
Writing Binary DB to beforeOutput.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/19 21:11:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1332.6M, current mem=1332.6M)
Saving congestion map file beforeOutput.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/19 21:11:49, mem=1333.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/19 21:11:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1333.6M, current mem=1333.6M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/scheduling_file.cts in beforeOutput.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/19 21:11:49, mem=1341.0M)
% End Save clock tree data ... (date=03/19 21:11:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.0M, current mem=1341.0M)
Saving preference file beforeOutput.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/19 21:11:50, mem=1341.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/19 21:11:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1341.6M, current mem=1341.6M)
Saving PG file beforeOutput.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1608.1M) ***
Saving Drc markers ...
... 4 markers are saved ...
... 0 geometry drc markers are saved ...
... 4 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/19 21:11:50, mem=1341.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/19 21:11:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.6M, current mem=1341.6M)
% Begin Save routing data ... (date=03/19 21:11:50, mem=1341.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1608.1M) ***
% End Save routing data ... (date=03/19 21:11:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=1341.8M, current mem=1341.8M)
Saving property file beforeOutput.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1611.1M) ***
#Saving pin access data to file beforeOutput.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/19 21:11:52, mem=1342.2M)
% End Save power constraints data ... (date=03/19 21:11:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.3M, current mem=1342.3M)
Cmin Cmax
Generated self-contained design beforeOutput.enc.dat
#% End save design ... (date=03/19 21:11:53, total cpu=0:00:03.6, real=0:00:05.0, peak res=1345.1M, current mem=1345.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> streamOut ./outputGenerated//fullchip.gds2
** NOTE: Created directory path './outputGenerated/' for file './outputGenerated//fullchip.gds2'.
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          26417

Ports/Pins                           195
    metal layer M2                   112
    metal layer M3                    83

Nets                              283718
    metal layer M1                  7598
    metal layer M2                165206
    metal layer M3                 86994
    metal layer M4                 22586
    metal layer M5                   474
    metal layer M6                   300
    metal layer M7                   380
    metal layer M8                   180

    Via Instances                 181055

Special Nets                         771
    metal layer M1                   763
    metal layer M2                     4
    metal layer M4                     4

    Via Instances                   2056

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               27722
    metal layer M1                  1685
    metal layer M2                 19443
    metal layer M3                  6101
    metal layer M4                   472
    metal layer M5                     5
    metal layer M6                     6
    metal layer M7                     9
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract ./outputGenerated//fullchip.lef
<CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
Writing DEF file './outputGenerated//fullchip.def', current time is Sun Mar 19 21:12:51 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './outputGenerated//fullchip.def' is written, current time is Sun Mar 19 21:12:52 2023 ...
<CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/.mmmcHxRPPL/modes/CON/CON.sdc' ...
Current (total cpu=0:02:34, real=0:04:07, peak res=1475.6M, current mem=1175.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1185.9M, current mem=1185.9M)
Current (total cpu=0:02:34, real=0:04:07, peak res=1475.6M, current mem=1185.9M)
Reading latency file '/tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/.mmmcHxRPPL/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
AAE DB initialization (MEM=1604.95 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1626.55)
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1709.52 CPU=0:00:07.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1682.44 CPU=0:00:08.5 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1682.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1682.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1644.44)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1650.59 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1650.59 CPU=0:00:02.5 REAL=0:00:02.0)
TAMODEL Cpu User Time =   20.2 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view WC_VIEW ${output_dir}/${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1661.46)
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1701.68 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1701.68 CPU=0:00:07.7 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1701.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1701.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1653.68)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1659.83 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1659.83 CPU=0:00:02.4 REAL=0:00:03.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/.mmmc0Stete/modes/CON/CON.sdc' ...
Current (total cpu=0:03:25, real=0:04:59, peak res=1475.6M, current mem=1189.4M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1200.2M, current mem=1200.2M)
Current (total cpu=0:03:25, real=0:04:59, peak res=1475.6M, current mem=1200.2M)
Reading latency file '/tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/.mmmc0Stete/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${output_dir}/${design}_BC.lib
AAE DB initialization (MEM=1598 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31082_ieng6-ece-20.ucsd.edu_s1ding_Ht0qRV/fullchip_31082_l41HSH.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1592.0M)
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 1665.7M)
Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 1665.7M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1665.7M)
Extracted 40.0005% (CPU Time= 0:00:01.1  MEM= 1665.7M)
Extracted 50.0008% (CPU Time= 0:00:01.3  MEM= 1665.7M)
Extracted 60.0006% (CPU Time= 0:00:01.4  MEM= 1665.7M)
Extracted 70.0005% (CPU Time= 0:00:01.7  MEM= 1665.7M)
Extracted 80.0007% (CPU Time= 0:00:02.0  MEM= 1669.7M)
Extracted 90.0005% (CPU Time= 0:00:02.7  MEM= 1669.7M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 1669.7M)
Number of Extracted Resistors     : 465389
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 738980
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1649.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 1649.703M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1649.7)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1732.68 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1705.6 CPU=0:00:08.1 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1705.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1705.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1660.6)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1666.75 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1666.75 CPU=0:00:01.4 REAL=0:00:02.0)
TAMODEL Cpu User Time =   19.5 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view BC_VIEW ${output_dir}/${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1677.62)
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1717.83 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1717.83 CPU=0:00:07.3 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1717.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1717.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1669.83)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1675.98 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1675.98 CPU=0:00:01.3 REAL=0:00:01.0)

*** Memory Usage v#1 (Current mem = 1608.773M, initial mem = 283.785M) ***
*** Message Summary: 1662 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:04:43, real=0:08:08, mem=1608.8M) ---
