#
# Script for PAC5223, a Cortex-M0 chip
#

#
# PAC5223 only supports SWD transports.
#
source [find target/swj-dp.tcl]

set _CHIPNAME pac5223
set _ENDIAN little

# TODO: What do we need to configure the work area size to be?
# Work-area is a space in RAM used for flash programming
# By default use 2kB
set _WORKAREASIZE 0x800

set _CPUTAPID 0x410cc200

swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME

$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

# TODO: How should we configure resets?
# SRST (wired to RESET_N) resets debug circuitry
# srst_pulls_trst is not configured here to avoid an error raised in reset halt
reset_config srst_gates_jtag

adapter_khz 100

# TODO: What are the 0 1 1 values?
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME pac5223 0x00000000 0 1 1 $_TARGETNAME
