#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec  7 15:56:14 2017
# Process ID: 19195
# Current directory: /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/Vivado/2017.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/Vivado/2017.1/scripts/init.tcl'
361 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_4_0' generated file not found '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_5_0' generated file not found '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_6_0' generated file not found '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_7_0' generated file not found '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_0/design_1_axi_gpio_in1_0_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_0/design_1_axi_gpio_in1_0_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_0/design_1_axi_gpio_in1_0.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_0/design_1_axi_gpio_in1_0.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_1/design_1_axi_gpio_in1_1_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_1/design_1_axi_gpio_in1_1_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_1/design_1_axi_gpio_in1_1.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_1/design_1_axi_gpio_in1_1.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_3/design_1_axi_gpio_in1_3_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_3/design_1_axi_gpio_in1_3_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_3/design_1_axi_gpio_in1_3.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_3/design_1_axi_gpio_in1_3.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_2/design_1_axi_gpio_in1_2_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_2/design_1_axi_gpio_in1_2_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_2/design_1_axi_gpio_in1_2.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_2/design_1_axi_gpio_in1_2.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_4/design_1_axi_gpio_in1_4_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_4/design_1_axi_gpio_in1_4_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_4/design_1_axi_gpio_in1_4.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_4/design_1_axi_gpio_in1_4.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_5/design_1_axi_gpio_in1_5_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_5/design_1_axi_gpio_in1_5_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_5/design_1_axi_gpio_in1_5.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_5/design_1_axi_gpio_in1_5.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_6/design_1_axi_gpio_in1_6_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in8/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_6/design_1_axi_gpio_in1_6_board.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in8/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_6/design_1_axi_gpio_in1_6.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in8/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_in1_6/design_1_axi_gpio_in1_6.xdc] for cell 'design_1_i/GPIO_In/axi_gpio_in8/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_5/design_1_axi_gpio_1_5_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_5/design_1_axi_gpio_1_5_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_5/design_1_axi_gpio_1_5.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_5/design_1_axi_gpio_1_5.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_6/design_1_axi_gpio_1_6_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_6/design_1_axi_gpio_1_6_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_6/design_1_axi_gpio_1_6.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_6/design_1_axi_gpio_1_6.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_7/design_1_axi_gpio_1_7_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_7/design_1_axi_gpio_1_7_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_7/design_1_axi_gpio_1_7.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_7/design_1_axi_gpio_1_7.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_8/design_1_axi_gpio_1_8_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out8/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_8/design_1_axi_gpio_1_8_board.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out8/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_8/design_1_axi_gpio_1_8.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out8/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_8/design_1_axi_gpio_1_8.xdc] for cell 'design_1_i/GPIO_Out/axi_gpio_out8/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.449 ; gain = 511.508 ; free physical = 476 ; free virtual = 9474
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_9/design_1_axi_gpio_1_9_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_9/design_1_axi_gpio_1_9_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_9/design_1_axi_gpio_1_9.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_9/design_1_axi_gpio_1_9.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_2/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_2/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_3/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_3/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_4/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_4/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_5/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_5/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_6/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_6/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_7/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/GPIO_PMOD_JC/axi_gpio_7/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2063.496 ; gain = 873.559 ; free physical = 547 ; free virtual = 9508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2095.465 ; gain = 31.969 ; free physical = 537 ; free virtual = 9499
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1721889ee

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 541 ; free virtual = 9503
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 82 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 1126162eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 537 ; free virtual = 9499
INFO: [Opt 31-389] Phase Constant propagation created 301 cells and removed 1439 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d5210d3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 539 ; free virtual = 9501
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1041 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d5210d3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 538 ; free virtual = 9500
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d5210d3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 538 ; free virtual = 9500
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 539 ; free virtual = 9501
Ending Logic Optimization Task | Checksum: 1d5210d3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.465 ; gain = 0.000 ; free physical = 539 ; free virtual = 9501

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 1f4eddb97

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 509 ; free virtual = 9471
Ending Power Optimization Task | Checksum: 1f4eddb97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.770 ; gain = 199.305 ; free physical = 517 ; free virtual = 9479
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2298.770 ; gain = 235.273 ; free physical = 517 ; free virtual = 9479
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 516 ; free virtual = 9481
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 507 ; free virtual = 9473
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbda4fb1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 507 ; free virtual = 9473
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 513 ; free virtual = 9479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8bdca3c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 505 ; free virtual = 9470

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 155d4af69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 492 ; free virtual = 9458

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 155d4af69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 492 ; free virtual = 9458
Phase 1 Placer Initialization | Checksum: 155d4af69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 492 ; free virtual = 9458

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12fa07696

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 480 ; free virtual = 9446

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12fa07696

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 480 ; free virtual = 9446

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb6d6044

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 477 ; free virtual = 9443

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1490991f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 477 ; free virtual = 9442

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1361b5b28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 477 ; free virtual = 9442

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 177f8913a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 477 ; free virtual = 9443

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ec9eaac4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9438

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1389cf544

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9438

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1389cf544

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9438
Phase 3 Detail Placement | Checksum: 1389cf544

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 472 ; free virtual = 9438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 100d97c83

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 100d97c83

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9439
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.624. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 195f5aaf4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9439
Phase 4.1 Post Commit Optimization | Checksum: 195f5aaf4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 473 ; free virtual = 9439

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 195f5aaf4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 474 ; free virtual = 9439

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 195f5aaf4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 474 ; free virtual = 9440

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e8d56d94

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 474 ; free virtual = 9440
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8d56d94

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 474 ; free virtual = 9440
Ending Placer Task | Checksum: 11f6bc751

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 485 ; free virtual = 9451
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 485 ; free virtual = 9451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 472 ; free virtual = 9449
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 474 ; free virtual = 9444
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 483 ; free virtual = 9453
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 481 ; free virtual = 9451
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b563d1d0 ConstDB: 0 ShapeSum: 6a07f581 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 61717b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 340 ; free virtual = 9310

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 61717b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 341 ; free virtual = 9311

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 61717b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 326 ; free virtual = 9296

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 61717b98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 326 ; free virtual = 9296
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23978ecaf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 310 ; free virtual = 9280
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=-0.328 | THS=-93.747|

Phase 2 Router Initialization | Checksum: 157fb1851

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1eaeae0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 311 ; free virtual = 9281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 790
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13afb1109

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d5c09124

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
Phase 4 Rip-up And Reroute | Checksum: 1d5c09124

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1578b8a7a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1578b8a7a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1578b8a7a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
Phase 5 Delay and Skew Optimization | Checksum: 1578b8a7a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10087e046

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.101  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19ae7577b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
Phase 6 Post Hold Fix | Checksum: 19ae7577b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63369 %
  Global Horizontal Routing Utilization  = 1.9378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b9a32b1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9a32b1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 308 ; free virtual = 9278

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23915d1ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 308 ; free virtual = 9278

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.101  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23915d1ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 309 ; free virtual = 9279
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.770 ; gain = 0.000 ; free physical = 329 ; free virtual = 9299

Routing Is Done.
64 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2322.664 ; gain = 23.895 ; free physical = 329 ; free virtual = 9299
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2330.562 ; gain = 0.000 ; free physical = 310 ; free virtual = 9294
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tux/projects/HoloLensRUB/LinuxSys/LinuxSys.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
71 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 15:57:45 2017...
