<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p775" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_775{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2_775{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_775{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_775{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_775{left:96px;bottom:655px;letter-spacing:0.11px;}
#t6_775{left:147px;bottom:655px;letter-spacing:0.17px;word-spacing:-0.02px;}
#t7_775{left:96px;bottom:620px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t8_775{left:96px;bottom:598px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t9_775{left:96px;bottom:577px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ta_775{left:96px;bottom:556px;letter-spacing:0.12px;word-spacing:-1.1px;}
#tb_775{left:551px;bottom:556px;letter-spacing:0.14px;word-spacing:-1.09px;}
#tc_775{left:96px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.41px;}
#td_775{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_775{left:96px;bottom:478px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tf_775{left:96px;bottom:456px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tg_775{left:96px;bottom:435px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_775{left:96px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_775{left:96px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tj_775{left:96px;bottom:348px;}
#tk_775{left:124px;bottom:348px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tl_775{left:124px;bottom:326px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_775{left:124px;bottom:305px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tn_775{left:96px;bottom:277px;}
#to_775{left:124px;bottom:277px;letter-spacing:0.13px;word-spacing:-0.98px;}
#tp_775{left:457px;bottom:277px;}
#tq_775{left:462px;bottom:277px;letter-spacing:-0.17px;word-spacing:-0.72px;}
#tr_775{left:659px;bottom:277px;}
#ts_775{left:664px;bottom:277px;letter-spacing:-0.06px;word-spacing:-0.72px;}
#tt_775{left:124px;bottom:256px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tu_775{left:96px;bottom:228px;}
#tv_775{left:124px;bottom:228px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tw_775{left:270px;bottom:228px;}
#tx_775{left:276px;bottom:228px;letter-spacing:0.07px;word-spacing:-0.4px;}
#ty_775{left:124px;bottom:207px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tz_775{left:124px;bottom:180px;}
#t10_775{left:151px;bottom:180px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t11_775{left:433px;bottom:180px;}
#t12_775{left:438px;bottom:180px;letter-spacing:-0.03px;word-spacing:-0.29px;}
#t13_775{left:124px;bottom:152px;}
#t14_775{left:151px;bottom:152px;letter-spacing:0.12px;word-spacing:-1.17px;}
#t15_775{left:396px;bottom:152px;}
#t16_775{left:402px;bottom:152px;letter-spacing:0.06px;word-spacing:-1.13px;}
#t17_775{left:151px;bottom:131px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t18_775{left:269px;bottom:131px;}
#t19_775{left:274px;bottom:131px;letter-spacing:0.05px;word-spacing:-0.37px;}
#t1a_775{left:151px;bottom:109px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t1b_775{left:104px;bottom:1020px;letter-spacing:-0.19px;word-spacing:1.21px;}
#t1c_775{left:165px;bottom:1020px;}
#t1d_775{left:171px;bottom:1020px;letter-spacing:0.12px;}
#t1e_775{left:205px;bottom:1020px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t1f_775{left:167px;bottom:991px;letter-spacing:0.29px;}
#t1g_775{left:193px;bottom:991px;}
#t1h_775{left:197px;bottom:991px;letter-spacing:-0.21px;}
#t1i_775{left:539px;bottom:979px;letter-spacing:0.06px;word-spacing:0.1px;}
#t1j_775{left:111px;bottom:967px;letter-spacing:0.18px;}
#t1k_775{left:157px;bottom:967px;letter-spacing:0.17px;}
#t1l_775{left:214px;bottom:967px;letter-spacing:0.26px;}
#t1m_775{left:260px;bottom:967px;letter-spacing:0.1px;}
#t1n_775{left:122px;bottom:933px;}
#t1o_775{left:166px;bottom:933px;}
#t1p_775{left:221px;bottom:933px;}
#t1q_775{left:281px;bottom:933px;}
#t1r_775{left:330px;bottom:942px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1s_775{left:330px;bottom:924px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1t_775{left:122px;bottom:890px;}
#t1u_775{left:170px;bottom:890px;}
#t1v_775{left:221px;bottom:890px;}
#t1w_775{left:281px;bottom:890px;}
#t1x_775{left:330px;bottom:900px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1y_775{left:330px;bottom:881px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1z_775{left:122px;bottom:839px;}
#t20_775{left:170px;bottom:839px;}
#t21_775{left:221px;bottom:839px;}
#t22_775{left:281px;bottom:839px;}
#t23_775{left:330px;bottom:857px;letter-spacing:0.1px;word-spacing:-0.21px;}
#t24_775{left:330px;bottom:839px;letter-spacing:0.1px;word-spacing:0.01px;}
#t25_775{left:330px;bottom:820px;letter-spacing:0.09px;word-spacing:0.05px;}
#t26_775{left:122px;bottom:768px;}
#t27_775{left:170px;bottom:768px;}
#t28_775{left:221px;bottom:768px;}
#t29_775{left:285px;bottom:768px;}
#t2a_775{left:330px;bottom:796px;letter-spacing:0.08px;word-spacing:-0.17px;}
#t2b_775{left:330px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.61px;}
#t2c_775{left:330px;bottom:759px;letter-spacing:0.1px;}
#t2d_775{left:330px;bottom:741px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t2e_775{left:122px;bottom:707px;}
#t2f_775{left:170px;bottom:707px;}
#t2g_775{left:221px;bottom:707px;}
#t2h_775{left:285px;bottom:707px;}
#t2i_775{left:330px;bottom:716px;letter-spacing:0.09px;word-spacing:0.03px;}
#t2j_775{left:330px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2k_775{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_775{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_775{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_775{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_775{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_775{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_775{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_775{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_775{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_775{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_775{font-size:15px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.sb_775{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sc_775{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts775" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg775Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg775" style="-webkit-user-select: none;"><object width="935" height="1210" data="775/775.svg" type="image/svg+xml" id="pdf775" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_775" class="t s1_775">Machine Check Architecture </span><span id="t2_775" class="t s2_775">320 </span>
<span id="t3_775" class="t s3_775">24593—Rev. 3.41—June 2023 </span><span id="t4_775" class="t s3_775">AMD64 Technology </span>
<span id="t5_775" class="t s4_775">9.5.2 </span><span id="t6_775" class="t s4_775">Handling Machine Check Exceptions </span>
<span id="t7_775" class="t s5_775">The processor uses the interrupt control-transfer mechanism to invoke an exception handler after a </span>
<span id="t8_775" class="t s5_775">machine-check exception occurs. This requires system software to initialize the interrupt-descriptor </span>
<span id="t9_775" class="t s5_775">table (IDT) with either an interrupt gate or a trap gate that references the interrupt handler. See </span>
<span id="ta_775" class="t s5_775">“Legacy Protected-Mode Interrupt Control Transfers” on page </span><span id="tb_775" class="t s5_775">269 and “Long-Mode Interrupt Control </span>
<span id="tc_775" class="t s5_775">Transfers” on page 280 for more information on interrupt control transfers. </span>
<span id="td_775" class="t s5_775">At a minimum, the machine-check exception handler must be capable of logging errors for later </span>
<span id="te_775" class="t s5_775">examination. This can be a sufficient implementation for some handlers. More thorough exception- </span>
<span id="tf_775" class="t s5_775">handler implementations can analyze the error to determine if it is unrecoverable, and whether it can </span>
<span id="tg_775" class="t s5_775">be recovered in software. </span>
<span id="th_775" class="t s5_775">Machine-check exception handlers that attempt recovery must be thorough in their analysis and their </span>
<span id="ti_775" class="t s5_775">corrective actions. The following guidelines should be used when writing such a handler: </span>
<span id="tj_775" class="t s6_775">• </span><span id="tk_775" class="t s5_775">The status registers in all the enabled error-reporting register banks must be examined to identify </span>
<span id="tl_775" class="t s5_775">the cause of the machine-check exception. Read the COUNT field from MCG_CAP to determine </span>
<span id="tm_775" class="t s5_775">the number of status registers supported by the processor. </span>
<span id="tn_775" class="t s6_775">• </span><span id="to_775" class="t s5_775">Check the valid bit in each status register (MC</span><span id="tp_775" class="t s7_775">i</span><span id="tq_775" class="t s5_775">_STATUS[VAL]). The MC</span><span id="tr_775" class="t s7_775">i</span><span id="ts_775" class="t s5_775">_STATUS register does </span>
<span id="tt_775" class="t s5_775">not need to be examined when its valid bit is clear. </span>
<span id="tu_775" class="t s6_775">• </span><span id="tv_775" class="t s5_775">Check the valid MC</span><span id="tw_775" class="t s7_775">i</span><span id="tx_775" class="t s5_775">_STATUS registers to see if error recovery is possible. Error recovery is not </span>
<span id="ty_775" class="t s5_775">possible when: </span>
<span id="tz_775" class="t s5_775">- </span><span id="t10_775" class="t s5_775">The processor-context corrupt bit (MC</span><span id="t11_775" class="t s7_775">i</span><span id="t12_775" class="t s5_775">_STATUS[PCC]) is set to 1. </span>
<span id="t13_775" class="t s5_775">- </span><span id="t14_775" class="t s5_775">The error-overflow status bit (MC</span><span id="t15_775" class="t s7_775">i</span><span id="t16_775" class="t s5_775">_STATUS[OVER]) is set and the processor does not support </span>
<span id="t17_775" class="t s5_775">recoverable MC</span><span id="t18_775" class="t s7_775">i</span><span id="t19_775" class="t s5_775">_STATUS overflow (as indicated by feature bit CPUID </span>
<span id="t1a_775" class="t s5_775">Fn8000_0007_EBX[McaOverflowRecov] = 0). </span>
<span id="t1b_775" class="t s4_775">Table 9</span><span id="t1c_775" class="t s8_775">-</span><span id="t1d_775" class="t s4_775">4. </span><span id="t1e_775" class="t s4_775">Error Scope </span>
<span id="t1f_775" class="t s9_775">MC</span><span id="t1g_775" class="t sa_775">i</span><span id="t1h_775" class="t s9_775">_STATUS </span>
<span id="t1i_775" class="t s9_775">Error Scope </span>
<span id="t1j_775" class="t s9_775">PCC </span><span id="t1k_775" class="t s9_775">TCC </span><span id="t1l_775" class="t s9_775">UC </span><span id="t1m_775" class="t s9_775">Deferred </span>
<span id="t1n_775" class="t sb_775">1 </span><span id="t1o_775" class="t sb_775">— </span><span id="t1p_775" class="t sb_775">1 </span><span id="t1q_775" class="t sb_775">— </span>
<span id="t1r_775" class="t sb_775">System fatal error. Error has corrupted the processor core architectural state. </span>
<span id="t1s_775" class="t sb_775">System processing must be terminated. </span>
<span id="t1t_775" class="t sb_775">0 </span><span id="t1u_775" class="t sb_775">0 </span><span id="t1v_775" class="t sb_775">1 </span><span id="t1w_775" class="t sb_775">— </span>
<span id="t1x_775" class="t sb_775">Recoverable error. If software can correct the error, the interrupted program can </span>
<span id="t1y_775" class="t sb_775">be resumed. </span>
<span id="t1z_775" class="t sb_775">0 </span><span id="t20_775" class="t sb_775">1 </span><span id="t21_775" class="t sb_775">1 </span><span id="t22_775" class="t sb_775">— </span>
<span id="t23_775" class="t sb_775">Containable error. The interrupted instruction stream cannot be resumed. System- </span>
<span id="t24_775" class="t sb_775">level recovery may be possible if software can localize the error and terminate </span>
<span id="t25_775" class="t sb_775">any affected software processes. </span>
<span id="t26_775" class="t sb_775">0 </span><span id="t27_775" class="t sb_775">0 </span><span id="t28_775" class="t sb_775">0 </span><span id="t29_775" class="t sb_775">1 </span>
<span id="t2a_775" class="t sb_775">Deferred error. Immediate software action is not required. A latent error has been </span>
<span id="t2b_775" class="t sb_775">discovered, but not yet consumed. Error handling software may attempt to correct </span>
<span id="t2c_775" class="t sb_775">this data error, or prevent access by processes which map the data, or make the </span>
<span id="t2d_775" class="t sb_775">physical resource containing the data inaccessible. </span>
<span id="t2e_775" class="t sb_775">0 </span><span id="t2f_775" class="t sb_775">0 </span><span id="t2g_775" class="t sb_775">0 </span><span id="t2h_775" class="t sb_775">0 </span>
<span id="t2i_775" class="t sb_775">Hardware corrected error. No software action is required. Error information </span>
<span id="t2j_775" class="t sb_775">should be saved for analysis. </span>
<span id="t2k_775" class="t sc_775">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
