# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba" \
"../../../../src/transmitter.v.v" \

sv xil_defaultlib  --include "../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba" \
"../../../../UART_proj.srcs/sim_1/new/Testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
