INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rafcal0v/steel-core/tests/steel_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steel_core_tb
