###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         3844   # Number of WRITE/WRITEP commands
num_reads_done                 =       284170   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       241623   # Number of read row buffer hits
num_read_cmds                  =       284173   # Number of READ/READP commands
num_writes_done                =         3850   # Number of read requests issued
num_write_row_hits             =         2295   # Number of write row buffer hits
num_act_cmds                   =        44169   # Number of ACT commands
num_pre_cmds                   =        44145   # Number of PRE commands
num_ondemand_pres              =        26831   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8884284   # Cyles of rank active rank.0
rank_active_cycles.1           =      8438267   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1115716   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1561733   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       256845   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2553   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          565   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          645   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1389   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2478   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5440   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          974   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           74   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           82   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16980   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           44   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           75   # Write cmd latency (cycles)
write_latency[140-159]         =           85   # Write cmd latency (cycles)
write_latency[160-179]         =           92   # Write cmd latency (cycles)
write_latency[180-199]         =           80   # Write cmd latency (cycles)
write_latency[200-]            =         3389   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       166432   # Read request latency (cycles)
read_latency[40-59]            =        46979   # Read request latency (cycles)
read_latency[60-79]            =        29174   # Read request latency (cycles)
read_latency[80-99]            =         6849   # Read request latency (cycles)
read_latency[100-119]          =         5820   # Read request latency (cycles)
read_latency[120-139]          =         4542   # Read request latency (cycles)
read_latency[140-159]          =         2362   # Read request latency (cycles)
read_latency[160-179]          =         1990   # Read request latency (cycles)
read_latency[180-199]          =         1673   # Read request latency (cycles)
read_latency[200-]             =        18349   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.91892e+07   # Write energy
read_energy                    =  1.14579e+09   # Read energy
act_energy                     =  1.20846e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.35544e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.49632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54379e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26548e+09   # Active standby energy rank.1
average_read_latency           =      66.9324   # Average read request latency (cycles)
average_interarrival           =      34.7192   # Average request interarrival latency (cycles)
total_energy                   =  1.40849e+10   # Total energy (pJ)
average_power                  =      1408.49   # Average power (mW)
average_bandwidth              =      2.45777   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14267   # Number of WRITE/WRITEP commands
num_reads_done                 =       356547   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       291359   # Number of read row buffer hits
num_read_cmds                  =       356552   # Number of READ/READP commands
num_writes_done                =        14269   # Number of read requests issued
num_write_row_hits             =         7869   # Number of write row buffer hits
num_act_cmds                   =        71770   # Number of ACT commands
num_pre_cmds                   =        71747   # Number of PRE commands
num_ondemand_pres              =        52030   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8630490   # Cyles of rank active rank.0
rank_active_cycles.1           =      8626094   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1369510   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1373906   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       340917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          488   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          649   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1419   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2615   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5468   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          744   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           72   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           97   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16909   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           28   # Write cmd latency (cycles)
write_latency[80-99]           =           80   # Write cmd latency (cycles)
write_latency[100-119]         =          105   # Write cmd latency (cycles)
write_latency[120-139]         =          209   # Write cmd latency (cycles)
write_latency[140-159]         =          266   # Write cmd latency (cycles)
write_latency[160-179]         =          306   # Write cmd latency (cycles)
write_latency[180-199]         =          362   # Write cmd latency (cycles)
write_latency[200-]            =        12903   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       170070   # Read request latency (cycles)
read_latency[40-59]            =        58268   # Read request latency (cycles)
read_latency[60-79]            =        45785   # Read request latency (cycles)
read_latency[80-99]            =        14981   # Read request latency (cycles)
read_latency[100-119]          =        11789   # Read request latency (cycles)
read_latency[120-139]          =         9492   # Read request latency (cycles)
read_latency[140-159]          =         5227   # Read request latency (cycles)
read_latency[160-179]          =         4070   # Read request latency (cycles)
read_latency[180-199]          =         3309   # Read request latency (cycles)
read_latency[200-]             =        33556   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.12209e+07   # Write energy
read_energy                    =  1.43762e+09   # Read energy
act_energy                     =  1.96363e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.57365e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.59475e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.38543e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.38268e+09   # Active standby energy rank.1
average_read_latency           =      89.3883   # Average read request latency (cycles)
average_interarrival           =      26.9669   # Average request interarrival latency (cycles)
total_energy                   =  1.44948e+10   # Total energy (pJ)
average_power                  =      1449.48   # Average power (mW)
average_bandwidth              =       3.1643   # Average bandwidth
