

================================================================
== Vitis HLS Report for 'kvadd_Pipeline_7'
================================================================
* Date:           Mon Apr 17 18:44:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       49|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       68|     -|
|Register             |        -|      -|     1040|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1040|      117|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_30_fu_122_p2                |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |empty_34_fu_132_p2                |      icmp|   0|  0|   9|           4|           1|
    |exitcond2011_fu_116_p2            |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          34|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_31_phi_fu_93_p4   |  14|          3|  512|       1536|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   13|         26|
    |loop_index3_fu_62                  |   9|          2|   13|         26|
    |m02_axi_blk_n_R                    |   9|          2|    1|          2|
    |shiftreg35_fu_58                   |   9|          2|  480|        960|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15| 1021|       2554|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |    1|   0|    1|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |    1|   0|    1|          0|
    |empty_34_reg_209                        |    1|   0|    1|          0|
    |empty_34_reg_209_pp0_iter1_reg          |    1|   0|    1|          0|
    |exitcond2011_reg_205                    |    1|   0|    1|          0|
    |exitcond2011_reg_205_pp0_iter1_reg      |    1|   0|    1|          0|
    |loop_index3_fu_62                       |   13|   0|   13|          0|
    |loop_index3_load_reg_200                |   13|   0|   13|          0|
    |loop_index3_load_reg_200_pp0_iter1_reg  |   13|   0|   13|          0|
    |m02_axi_addr_read_reg_213               |  512|   0|  512|          0|
    |shiftreg35_fu_58                        |  480|   0|  480|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 1040|   0| 1040|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|      kvadd_Pipeline_7|  return value|
|m_axi_m02_axi_AWVALID          |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWREADY          |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWADDR           |  out|   64|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWID             |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWLEN            |  out|   32|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWSIZE           |  out|    3|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWBURST          |  out|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWLOCK           |  out|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWCACHE          |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWPROT           |  out|    3|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWQOS            |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWREGION         |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_AWUSER           |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WVALID           |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WREADY           |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WDATA            |  out|  512|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WSTRB            |  out|   64|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WLAST            |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WID              |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_WUSER            |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARVALID          |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARREADY          |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARADDR           |  out|   64|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARID             |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARLEN            |  out|   32|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARSIZE           |  out|    3|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARBURST          |  out|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARLOCK           |  out|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARCACHE          |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARPROT           |  out|    3|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARQOS            |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARREGION         |  out|    4|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_ARUSER           |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RVALID           |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RREADY           |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RDATA            |   in|  512|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RLAST            |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RID              |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RFIFONUM         |   in|    9|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RUSER            |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_RRESP            |   in|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_BVALID           |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_BREADY           |  out|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_BRESP            |   in|    2|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_BID              |   in|    1|       m_axi|               m02_axi|       pointer|
|m_axi_m02_axi_BUSER            |   in|    1|       m_axi|               m02_axi|       pointer|
|sext_ln95                      |   in|   58|     ap_none|             sext_ln95|        scalar|
|m02_axi_input_buffer_address0  |  out|   13|   ap_memory|  m02_axi_input_buffer|         array|
|m02_axi_input_buffer_ce0       |  out|    1|   ap_memory|  m02_axi_input_buffer|         array|
|m02_axi_input_buffer_we0       |  out|    1|   ap_memory|  m02_axi_input_buffer|         array|
|m02_axi_input_buffer_d0        |  out|   32|   ap_memory|  m02_axi_input_buffer|         array|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg35 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln95_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln95"   --->   Operation 8 'read' 'sext_ln95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln95_cast = sext i58 %sext_ln95_read"   --->   Operation 9 'sext' 'sext_ln95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m02_axi, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_7, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg35"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index3_load = load i13 %loop_index3"   --->   Operation 14 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond2011 = icmp_eq  i13 %loop_index3_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond2011' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_30 = add i13 %loop_index3_load, i13 1"   --->   Operation 16 'add' 'empty_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2011, void %load-store-loop2.split, void %for.inc38.preheader.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = trunc i13 %loop_index3_load"   --->   Operation 18 'trunc' 'empty_33' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%empty_34 = icmp_eq  i4 %empty_33, i4 0"   --->   Operation 19 'icmp' 'empty_34' <Predicate = (!exitcond2011)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_30, i13 %loop_index3"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond2011)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m02_axi"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m02_axi_addr = getelementptr i512 %m02_axi, i64 %sext_ln95_cast" [../kvadd_cmodel.cpp:95]   --->   Operation 22 'getelementptr' 'm02_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%m02_axi_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %m02_axi_addr" [../kvadd_cmodel.cpp:95]   --->   Operation 25 'read' 'm02_axi_addr_read' <Predicate = (!exitcond2011 & empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (exitcond2011)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg35_load = load i480 %shiftreg35"   --->   Operation 26 'load' 'shiftreg35_load' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg35_cast = zext i480 %shiftreg35_load"   --->   Operation 27 'zext' 'shiftreg35_cast' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%loop_index3_cast10 = zext i13 %loop_index3_load"   --->   Operation 28 'zext' 'loop_index3_cast10' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_34, void %load-store-loop2.split._crit_edge, void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!exitcond2011)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop2.split._crit_edge"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond2011 & empty_34)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_31 = phi i512 %m02_axi_addr_read, void, i512 %shiftreg35_cast, void %load-store-loop2.split" [../kvadd_cmodel.cpp:95]   --->   Operation 31 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_32 = trunc i512 %empty_31" [../kvadd_cmodel.cpp:95]   --->   Operation 32 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_31, i32 32, i32 511" [../kvadd_cmodel.cpp:95]   --->   Operation 33 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer_addr = getelementptr i32 %m02_axi_input_buffer, i64 0, i64 %loop_index3_cast10"   --->   Operation 34 'getelementptr' 'm02_axi_input_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.24ns)   --->   "%store_ln95 = store i32 %empty_32, i13 %m02_axi_input_buffer_addr" [../kvadd_cmodel.cpp:95]   --->   Operation 35 'store' 'store_ln95' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln95 = store i480 %p_cast5, i480 %shiftreg35" [../kvadd_cmodel.cpp:95]   --->   Operation 36 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m02_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m02_axi_input_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg35                (alloca           ) [ 0111]
loop_index3               (alloca           ) [ 0100]
sext_ln95_read            (read             ) [ 0000]
sext_ln95_cast            (sext             ) [ 0110]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
loop_index3_load          (load             ) [ 0111]
exitcond2011              (icmp             ) [ 0111]
empty_30                  (add              ) [ 0000]
br_ln0                    (br               ) [ 0000]
empty_33                  (trunc            ) [ 0000]
empty_34                  (icmp             ) [ 0111]
store_ln0                 (store            ) [ 0000]
specbitsmap_ln0           (specbitsmap      ) [ 0000]
m02_axi_addr              (getelementptr    ) [ 0000]
specpipeline_ln0          (specpipeline     ) [ 0000]
empty                     (speclooptripcount) [ 0000]
m02_axi_addr_read         (read             ) [ 0101]
shiftreg35_load           (load             ) [ 0000]
shiftreg35_cast           (zext             ) [ 0000]
loop_index3_cast10        (zext             ) [ 0000]
br_ln0                    (br               ) [ 0000]
br_ln0                    (br               ) [ 0000]
empty_31                  (phi              ) [ 0101]
empty_32                  (trunc            ) [ 0000]
p_cast5                   (partselect       ) [ 0000]
m02_axi_input_buffer_addr (getelementptr    ) [ 0000]
store_ln95                (store            ) [ 0000]
store_ln95                (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m02_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m02_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln95">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m02_axi_input_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m02_axi_input_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="shiftreg35_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg35/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="loop_index3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln95_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="58" slack="0"/>
<pin id="68" dir="0" index="1" bw="58" slack="0"/>
<pin id="69" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln95_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m02_axi_addr_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="512" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m02_axi_addr_read/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="m02_axi_input_buffer_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_input_buffer_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln95_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="90" class="1005" name="empty_31_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="92" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="empty_31_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="512" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="480" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln95_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="58" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="13" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="480" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="loop_index3_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond2011_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="13" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2011/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_30_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_33_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_34_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="m02_axi_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shiftreg35_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="480" slack="2"/>
<pin id="151" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg35_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shiftreg35_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="480" slack="0"/>
<pin id="154" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg35_cast/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="loop_index3_cast10_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="2"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast10/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_32_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="512" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_cast5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="480" slack="0"/>
<pin id="168" dir="0" index="1" bw="512" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="10" slack="0"/>
<pin id="171" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln95_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="480" slack="0"/>
<pin id="178" dir="0" index="1" bw="480" slack="2"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="shiftreg35_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="480" slack="0"/>
<pin id="183" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg35 "/>
</bind>
</comp>

<comp id="188" class="1005" name="loop_index3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sext_ln95_cast_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln95_cast "/>
</bind>
</comp>

<comp id="200" class="1005" name="loop_index3_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="2"/>
<pin id="202" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="loop_index3_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="exitcond2011_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2011 "/>
</bind>
</comp>

<comp id="209" class="1005" name="empty_34_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="213" class="1005" name="m02_axi_addr_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="512" slack="1"/>
<pin id="215" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="m02_axi_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="102"><net_src comp="66" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="122" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="164"><net_src comp="93" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="93" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="58" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="62" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="198"><net_src comp="99" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="203"><net_src comp="113" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="208"><net_src comp="116" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="132" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="72" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m02_axi | {}
	Port: m02_axi_input_buffer | {3 }
 - Input state : 
	Port: kvadd_Pipeline_7 : m02_axi | {2 }
	Port: kvadd_Pipeline_7 : sext_ln95 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index3_load : 1
		exitcond2011 : 2
		empty_30 : 2
		br_ln0 : 3
		empty_33 : 2
		empty_34 : 3
		store_ln0 : 3
	State 2
		m02_axi_addr_read : 1
	State 3
		shiftreg35_cast : 1
		empty_31 : 2
		empty_32 : 3
		p_cast5 : 3
		m02_axi_input_buffer_addr : 1
		store_ln95 : 4
		store_ln95 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |      exitcond2011_fu_116     |    0    |    12   |
|          |        empty_34_fu_132       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |        empty_30_fu_122       |    0    |    20   |
|----------|------------------------------|---------|---------|
|   read   |   sext_ln95_read_read_fu_66  |    0    |    0    |
|          | m02_axi_addr_read_read_fu_72 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln95_cast_fu_99     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |        empty_33_fu_128       |    0    |    0    |
|          |        empty_32_fu_161       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |    shiftreg35_cast_fu_152    |    0    |    0    |
|          |   loop_index3_cast10_fu_157  |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        p_cast5_fu_166        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    41   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_31_reg_90     |   512  |
|     empty_34_reg_209    |    1   |
|   exitcond2011_reg_205  |    1   |
| loop_index3_load_reg_200|   13   |
|   loop_index3_reg_188   |   13   |
|m02_axi_addr_read_reg_213|   512  |
|  sext_ln95_cast_reg_195 |   64   |
|    shiftreg35_reg_181   |   480  |
+-------------------------+--------+
|          Total          |  1596  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1596  |    -   |
+-----------+--------+--------+
|   Total   |  1596  |   41   |
+-----------+--------+--------+
