Info Session started: Sat Nov 11 20:08:27 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vi
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:08:27 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00002404 0x00002404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a20
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80003220
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a20 size 2048 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a20
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80003220
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Adding CSR fcsr
Adding CSR fflags
Adding CSR frm
Adding CSR mstatus
Adding CSR sstatus
Adding CSR vcsr
Adding CSR vl
Adding CSR vlenb
Adding CSR vstart
Adding CSR vtype
Adding CSR vxrm
Adding CSR vxsat
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/frm
Adding CSR field fcsr/fflags
Adding CSR field fcsr/vxsat
Adding CSR field fcsr/vxsat
Adding CSR field sstatus/spie
Adding CSR field sstatus/sie
Adding CSR field sstatus/ube
Adding CSR field sstatus/fs
Adding CSR field sstatus/vs
Adding CSR field sstatus/vs
Adding CSR field sstatus/mxr
Adding CSR field sstatus/sd
Adding CSR field sstatus/sum
Adding CSR field sstatus/xs
Adding CSR field sstatus/spp
Adding CSR field vxrm/vxrm
Adding CSR field frm/frm
Adding CSR field vtype/vlmul
Adding CSR field vtype/vill
Adding CSR field vtype/vsew
Adding CSR field vtype/vma
Adding CSR field vtype/vta
Adding CSR field fflags/fflags
Adding CSR field mstatus/vs
Adding CSR field mstatus/vs
Adding CSR field enum fcsr/fflags/DZ
Adding CSR field enum fcsr/fflags/NV
Adding CSR field enum fcsr/fflags/NX
Adding CSR field enum fcsr/fflags/OF
Adding CSR field enum fcsr/fflags/UF
Adding CSR field enum fcsr/frm/illegal
Adding CSR field enum fcsr/frm/rdn
Adding CSR field enum fcsr/frm/rmm
Adding CSR field enum fcsr/frm/rne
Adding CSR field enum fcsr/frm/rtz
Adding CSR field enum fcsr/frm/rup
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fflags/fflags/DZ
Adding CSR field enum fflags/fflags/NV
Adding CSR field enum fflags/fflags/NX
Adding CSR field enum fflags/fflags/OF
Adding CSR field enum fflags/fflags/UF
Adding CSR field enum frm/frm/illegal
Adding CSR field enum frm/frm/rdn
Adding CSR field enum frm/frm/rmm
Adding CSR field enum frm/frm/rne
Adding CSR field enum frm/frm/rtz
Adding CSR field enum frm/frm/rup
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/off
Adding CSR field enum mstatus/vs/off
Adding CSR field enum sstatus/fs/_initial
Adding CSR field enum sstatus/fs/clean
Adding CSR field enum sstatus/fs/dirty
Adding CSR field enum sstatus/fs/off
Adding CSR field enum sstatus/mxr/one
Adding CSR field enum sstatus/mxr/zero
Adding CSR field enum sstatus/sd/one
Adding CSR field enum sstatus/sd/zero
Adding CSR field enum sstatus/sie/one
Adding CSR field enum sstatus/sie/zero
Adding CSR field enum sstatus/spie/one
Adding CSR field enum sstatus/spie/zero
Adding CSR field enum sstatus/spp/one
Adding CSR field enum sstatus/spp/zero
Adding CSR field enum sstatus/sum/one
Adding CSR field enum sstatus/sum/zero
Adding CSR field enum sstatus/ube/one
Adding CSR field enum sstatus/ube/zero
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/xs/nonedcso
Adding CSR field enum sstatus/xs/nonedsc
Adding CSR field enum sstatus/xs/off
Adding CSR field enum sstatus/xs/somed
Adding CSR field enum vtype/vill/one
Adding CSR field enum vtype/vill/zero
Adding CSR field enum vtype/vlmul/1-32
Adding CSR field enum vtype/vlmul/1/2-32
Adding CSR field enum vtype/vlmul/1/4-32
Adding CSR field enum vtype/vlmul/1/8-32
Adding CSR field enum vtype/vlmul/2-16
Adding CSR field enum vtype/vlmul/4-8
Adding CSR field enum vtype/vlmul/8-4
Adding CSR field enum vtype/vma/one
Adding CSR field enum vtype/vma/zero
Adding CSR field enum vtype/vsew/_1024
Adding CSR field enum vtype/vsew/_128
Adding CSR field enum vtype/vsew/_16
Adding CSR field enum vtype/vsew/_256
Adding CSR field enum vtype/vsew/_32
Adding CSR field enum vtype/vsew/_512
Adding CSR field enum vtype/vsew/_64
Adding CSR field enum vtype/vsew/_8
Adding CSR field enum vtype/vta/one
Adding CSR field enum vtype/vta/zero
Adding CSR field enum vxrm/vxrm/rdn
Adding CSR field enum vxrm/vxrm/rne
Adding CSR field enum vxrm/vxrm/rnu
Adding CSR field enum vxrm/vxrm/rod
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a20 bytes 1 0x3d
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VMACC-VX-SEW8_LMUL2.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vi
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/137 :   0.73%
Info   Coverage points hit   : 66/12404 :   0.53%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
429ede3d
20219a51
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
c756ad3a
ac838c58
61f2ecf9
0692dadf
3263c847
27ba422e
191562bf
f6000590
34b80fd4
6ea76ec8
34267acd
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
8aec7a04
26d1ee68
cf57b2a0
1ea1e8d8
dda54112
3eb86c03
06375020
fa371be5
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
19939ad3
e200a3d1
34b8f360
3a8f53f4
6c267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
87dd4492
9c11f6e6
b2d3f15d
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
d07a48e9
d0e66b2f
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
18948825
37bf4046
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
098141a8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
5b086794
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f4b4f272
3df0186a
6d68e9bf
47ef96da
91384975
0e45b33e
3f321644
681ff775
9e7e7c31
16493426
7d81a404
d8481fe7
3bb58197
6c7be3b0
93b066f4
0cc9d6c8
479d968f
8d38cd04
9b458042
3f4c9644
426b8dfb
9ee9092c
f6323d26
7d81e156
4b48003d
3bb58197
f22b64b0
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
756616c8
1cb72381
22549627
d61b467e
69e51ea8
beaee193
d1ab8111
78dbe558
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
9f79d640
479b13a4
169df9e8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
ef88694a
9df15620
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
e92f677f
97057956
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
527e19e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
c3682eae
4ed89614
348e0982
4d6096d5
d74f68f0
660a2ebf
dfcadfa0
1aaaf430
a4f51691
5abcd84d
640770aa
357e08fb
81451a0b
49e223e3
d8ee5e6c
982bc336
67f4f5b9
8afbd21b
8fc0c6cf
7965b122
5c16366e
2e35ec42
88a7d7bc
828fc010
c2e8709e
17120a10
b19d11cd
de0c3bbc
bd3d65a2
cdb804d6
b64b71ea
86604880
dfcfcde1
3be0d450
6915b6c0
7a71f9fe
8487985d
0833a0fb
4c451a0b
fde223d8
dbeee16c
d32bc336
65e3c702
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
95a74545
8b4ecba8
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
bd3d65a2
cdb804d6
5168aaea
d015d78a
700a8d4e
63b91dcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
d015d78a
eaaa8d4e
63b990cd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
995ccbf8
31a201a7
dc447722
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
995ccbf8
31a201a7
dc447722
7cbaceb7
0d2e0a7a
022f6618
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.06 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.11 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:08:27 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:08:28 2023

