{"vcs1":{"timestamp_begin":1680531992.915486223, "rt":1.01, "ut":0.27, "st":0.16}}
{"vcselab":{"timestamp_begin":1680531993.961282435, "rt":1.04, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1680531995.019305977, "rt":0.23, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680531992.632954549}
{"VCS_COMP_START_TIME": 1680531992.632954549}
{"VCS_COMP_END_TIME": 1680531995.971294986}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339796}}
{"stitch_vcselab": {"peak_mem": 239004}}
