# do t1a_fs_pwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/maruthi/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code {/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:27:29 on Oct 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code" /home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v 
# -- Compiling module t1a_fs_pwm_bdf
# 
# Top level modules:
# 	t1a_fs_pwm_bdf
# End time: 02:27:29 on Oct 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code {/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code/pwm_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:27:29 on Oct 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code" /home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1a/t1a_fs_pwm/code/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 02:27:29 on Oct 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
