INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_lmb_bram_0/sim/RISC_V_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_0/sim/bd_33e2_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_2/sim/bd_33e2_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_3/sim/bd_33e2_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_4/sim/bd_33e2_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_5/sim/bd_33e2_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_6/sim/bd_33e2_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_7/sim/bd_33e2_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_aroutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_7/sim/bd_33e2_aroutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_7/sim/bd_33e2_aroutsw_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_8/sim/bd_33e2_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_routsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_8/sim/bd_33e2_routsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_8/sim/bd_33e2_routsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_8/sim/bd_33e2_routsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_8/sim/bd_33e2_routsw_0.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_9/sim/bd_33e2_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_awoutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_9/sim/bd_33e2_awoutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_9/sim/bd_33e2_awoutsw_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_10/sim/bd_33e2_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_woutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_10/sim/bd_33e2_woutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_10/sim/bd_33e2_woutsw_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_11/sim/bd_33e2_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_boutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_11/sim/bd_33e2_boutsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_11/sim/bd_33e2_boutsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_11/sim/bd_33e2_boutsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_11/sim/bd_33e2_boutsw_0.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_12/sim/bd_33e2_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_13/sim/bd_33e2_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_14/sim/bd_33e2_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_15/sim/bd_33e2_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_16/sim/bd_33e2_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_17/sim/bd_33e2_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_18/sim/bd_33e2_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_19/sim/bd_33e2_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_20/sim/bd_33e2_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_21/sim/bd_33e2_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_22/sim/bd_33e2_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_23/sim/bd_33e2_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_24/sim/bd_33e2_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_25/sim/bd_33e2_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_26/sim/bd_33e2_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_27/sim/bd_33e2_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_28/sim/bd_33e2_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_29/sim/bd_33e2_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_30/sim/bd_33e2_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_31/sim/bd_33e2_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_32/sim/bd_33e2_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_33/sim/bd_33e2_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_34/sim/bd_33e2_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_35/sim/bd_33e2_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_36/sim/bd_33e2_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_37/sim/bd_33e2_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_38/sim/bd_33e2_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_39/sim/bd_33e2_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_40/sim/bd_33e2_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_41/sim/bd_33e2_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_42/sim/bd_33e2_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_43/sim/bd_33e2_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_44/sim/bd_33e2_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_45/sim/bd_33e2_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_46/sim/bd_33e2_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2_m02e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/sim/bd_33e2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_33e2
INFO: [VRFC 10-311] analyzing module clk_map_imp_HKY8IM
INFO: [VRFC 10-311] analyzing module i_nodes_imp_1YO4ZU8
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1JH8IF9
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_164323T
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1LY6LJ9
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_2ZPJ4V
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_1STP8SL
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_WX9ZNO
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_J3S5ZA
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_MKX7Q4
INFO: [VRFC 10-311] analyzing module switchboards_imp_G96YBS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_axi_smc_0/sim/RISC_V_axi_smc_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.ip_user_files/bd/RISC_V/ip/RISC_V_reset_inv_0_0/sim/RISC_V_reset_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_reset_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
