// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLPLIC(
  input         clock,
                reset,
                auto_int_in_0,
                auto_in_a_valid,
  input  [2:0]  auto_in_a_bits_opcode,
                auto_in_a_bits_param,
  input  [1:0]  auto_in_a_bits_size,
  input  [11:0] auto_in_a_bits_source,
  input  [27:0] auto_in_a_bits_address,
  input  [7:0]  auto_in_a_bits_mask,
  input  [63:0] auto_in_a_bits_data,
  input         auto_in_a_bits_corrupt,
                auto_in_d_ready,
  output        auto_int_out_21_0,
                auto_int_out_20_0,
                auto_int_out_19_0,
                auto_int_out_18_0,
                auto_int_out_17_0,
                auto_int_out_16_0,
                auto_int_out_15_0,
                auto_int_out_14_0,
                auto_int_out_13_0,
                auto_int_out_12_0,
                auto_int_out_11_0,
                auto_int_out_10_0,
                auto_int_out_9_0,
                auto_int_out_8_0,
                auto_int_out_7_0,
                auto_int_out_6_0,
                auto_int_out_5_0,
                auto_int_out_4_0,
                auto_int_out_3_0,
                auto_int_out_2_0,
                auto_int_out_1_0,
                auto_int_out_0_0,
                auto_in_a_ready,
                auto_in_d_valid,
  output [2:0]  auto_in_d_bits_opcode,
  output [1:0]  auto_in_d_bits_size,
  output [11:0] auto_in_d_bits_source,
  output [63:0] auto_in_d_bits_data
);

  wire        out_woready_27;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_102;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_56;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_79;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_24;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_82;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_90;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_39;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_5;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_76;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_21;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_36;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_2;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_69;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_87;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_95;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_51;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_12;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_18;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_33;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_15;	// @[RegisterRouter.scala:83:24]
  wire        out_woready_30;	// @[RegisterRouter.scala:83:24]
  wire        _out_rofireMux_T_1;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1696;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1664;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1632;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1600;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1568;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1536;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1504;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1472;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1440;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1408;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1376;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1344;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1312;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1280;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1248;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1216;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1184;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1152;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1120;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1088;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1056;	// @[RegisterRouter.scala:83:24]
  wire        out_backSel_1024;	// @[RegisterRouter.scala:83:24]
  wire        completer_20;	// @[Plic.scala:295:35]
  wire        completerDev;	// @[RegisterRouter.scala:83:24, package.scala:155:13]
  wire        completer_6;	// @[Plic.scala:295:35]
  wire        completer_15;	// @[Plic.scala:295:35]
  wire        completer_7;	// @[Plic.scala:295:35]
  wire        completer_16;	// @[Plic.scala:295:35]
  wire        completer_18;	// @[Plic.scala:295:35]
  wire        completer_12;	// @[Plic.scala:295:35]
  wire        completer_8;	// @[Plic.scala:295:35]
  wire        completer_19;	// @[Plic.scala:295:35]
  wire        completer_5;	// @[Plic.scala:295:35]
  wire        completer_14;	// @[Plic.scala:295:35]
  wire        completer_10;	// @[Plic.scala:295:35]
  wire        completer_2;	// @[Plic.scala:295:35]
  wire        completer_0;	// @[Plic.scala:295:35]
  wire        completer_21;	// @[Plic.scala:295:35]
  wire        completer_17;	// @[Plic.scala:295:35]
  wire        completer_11;	// @[Plic.scala:295:35]
  wire        completer_3;	// @[Plic.scala:295:35]
  wire        completer_1;	// @[Plic.scala:295:35]
  wire        completer_4;	// @[Plic.scala:295:35]
  wire        completer_13;	// @[Plic.scala:295:35]
  wire        completer_9;	// @[Plic.scala:295:35]
  wire        _out_back_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _out_back_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire        _out_back_io_deq_bits_read;	// @[Decoupled.scala:375:21]
  wire [22:0] _out_back_io_deq_bits_index;	// @[Decoupled.scala:375:21]
  wire [63:0] _out_back_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire [7:0]  _out_back_io_deq_bits_mask;	// @[Decoupled.scala:375:21]
  wire [11:0] _out_back_io_deq_bits_extra_tlrr_extra_source;	// @[Decoupled.scala:375:21]
  wire [1:0]  _out_back_io_deq_bits_extra_tlrr_extra_size;	// @[Decoupled.scala:375:21]
  wire        _fanin_21_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_21_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_20_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_20_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_19_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_19_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_18_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_18_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_17_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_17_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_16_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_16_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_15_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_15_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_14_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_14_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_13_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_13_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_12_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_12_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_11_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_11_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_10_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_10_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_9_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_9_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_8_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_8_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_7_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_7_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_6_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_6_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_5_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_5_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_4_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_4_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_3_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_3_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_2_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_2_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_1_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_1_io_max;	// @[Plic.scala:184:25]
  wire        _fanin_io_dev;	// @[Plic.scala:184:25]
  wire        _fanin_io_max;	// @[Plic.scala:184:25]
  wire        _gateways_gateway_io_plic_valid;	// @[Plic.scala:156:27]
  reg         priority_0;	// @[Plic.scala:163:31]
  reg         threshold_0;	// @[Plic.scala:166:31]
  reg         threshold_1;	// @[Plic.scala:166:31]
  reg         threshold_2;	// @[Plic.scala:166:31]
  reg         threshold_3;	// @[Plic.scala:166:31]
  reg         threshold_4;	// @[Plic.scala:166:31]
  reg         threshold_5;	// @[Plic.scala:166:31]
  reg         threshold_6;	// @[Plic.scala:166:31]
  reg         threshold_7;	// @[Plic.scala:166:31]
  reg         threshold_8;	// @[Plic.scala:166:31]
  reg         threshold_9;	// @[Plic.scala:166:31]
  reg         threshold_10;	// @[Plic.scala:166:31]
  reg         threshold_11;	// @[Plic.scala:166:31]
  reg         threshold_12;	// @[Plic.scala:166:31]
  reg         threshold_13;	// @[Plic.scala:166:31]
  reg         threshold_14;	// @[Plic.scala:166:31]
  reg         threshold_15;	// @[Plic.scala:166:31]
  reg         threshold_16;	// @[Plic.scala:166:31]
  reg         threshold_17;	// @[Plic.scala:166:31]
  reg         threshold_18;	// @[Plic.scala:166:31]
  reg         threshold_19;	// @[Plic.scala:166:31]
  reg         threshold_20;	// @[Plic.scala:166:31]
  reg         threshold_21;	// @[Plic.scala:166:31]
  reg         pending_0;	// @[Plic.scala:168:26]
  reg         enables_0_0;	// @[Plic.scala:174:26]
  reg         enables_1_0;	// @[Plic.scala:174:26]
  reg         enables_2_0;	// @[Plic.scala:174:26]
  reg         enables_3_0;	// @[Plic.scala:174:26]
  reg         enables_4_0;	// @[Plic.scala:174:26]
  reg         enables_5_0;	// @[Plic.scala:174:26]
  reg         enables_6_0;	// @[Plic.scala:174:26]
  reg         enables_7_0;	// @[Plic.scala:174:26]
  reg         enables_8_0;	// @[Plic.scala:174:26]
  reg         enables_9_0;	// @[Plic.scala:174:26]
  reg         enables_10_0;	// @[Plic.scala:174:26]
  reg         enables_11_0;	// @[Plic.scala:174:26]
  reg         enables_12_0;	// @[Plic.scala:174:26]
  reg         enables_13_0;	// @[Plic.scala:174:26]
  reg         enables_14_0;	// @[Plic.scala:174:26]
  reg         enables_15_0;	// @[Plic.scala:174:26]
  reg         enables_16_0;	// @[Plic.scala:174:26]
  reg         enables_17_0;	// @[Plic.scala:174:26]
  reg         enables_18_0;	// @[Plic.scala:174:26]
  reg         enables_19_0;	// @[Plic.scala:174:26]
  reg         enables_20_0;	// @[Plic.scala:174:26]
  reg         enables_21_0;	// @[Plic.scala:174:26]
  reg         maxDevs_0;	// @[Plic.scala:181:22]
  reg         maxDevs_1;	// @[Plic.scala:181:22]
  reg         maxDevs_2;	// @[Plic.scala:181:22]
  reg         maxDevs_3;	// @[Plic.scala:181:22]
  reg         maxDevs_4;	// @[Plic.scala:181:22]
  reg         maxDevs_5;	// @[Plic.scala:181:22]
  reg         maxDevs_6;	// @[Plic.scala:181:22]
  reg         maxDevs_7;	// @[Plic.scala:181:22]
  reg         maxDevs_8;	// @[Plic.scala:181:22]
  reg         maxDevs_9;	// @[Plic.scala:181:22]
  reg         maxDevs_10;	// @[Plic.scala:181:22]
  reg         maxDevs_11;	// @[Plic.scala:181:22]
  reg         maxDevs_12;	// @[Plic.scala:181:22]
  reg         maxDevs_13;	// @[Plic.scala:181:22]
  reg         maxDevs_14;	// @[Plic.scala:181:22]
  reg         maxDevs_15;	// @[Plic.scala:181:22]
  reg         maxDevs_16;	// @[Plic.scala:181:22]
  reg         maxDevs_17;	// @[Plic.scala:181:22]
  reg         maxDevs_18;	// @[Plic.scala:181:22]
  reg         maxDevs_19;	// @[Plic.scala:181:22]
  reg         maxDevs_20;	// @[Plic.scala:181:22]
  reg         maxDevs_21;	// @[Plic.scala:181:22]
  reg         x1_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_1_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_2_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_3_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_4_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_5_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_6_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_7_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_8_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_9_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_10_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_11_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_12_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_13_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_14_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_15_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_16_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_17_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_18_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_19_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_20_0_REG;	// @[Plic.scala:188:45]
  reg         bundleOut_21_0_REG;	// @[Plic.scala:188:45]
  wire [1:0]  _GEN = {1'h0, completerDev};	// @[OneHot.scala:64:12, Plic.scala:163:31, RegisterRouter.scala:83:24, package.scala:155:13]
  wire        _out_T_91 = {_out_back_io_deq_bits_index[22:19], _out_back_io_deq_bits_index[17:14], _out_back_io_deq_bits_index[3:0]} == 12'h0;	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  wire [31:0] _out_womask_T_102 = {{8{_out_back_io_deq_bits_mask[7]}}, {8{_out_back_io_deq_bits_mask[6]}}, {8{_out_back_io_deq_bits_mask[5]}}, {8{_out_back_io_deq_bits_mask[4]}}};	// @[Bitwise.scala:28:17, :77:12, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  wire        claimer_9 = _out_rofireMux_T_1 & out_backSel_1312 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_9_T = {enables_9_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_9 = out_woready_2 & (&_out_womask_T_102) & _out_completer_9_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_13 = _out_rofireMux_T_1 & out_backSel_1440 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_13_T = {enables_13_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_13 = out_woready_5 & (&_out_womask_T_102) & _out_completer_13_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_4 = _out_rofireMux_T_1 & out_backSel_1152 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_4_T = {enables_4_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_4 = out_woready_12 & (&_out_womask_T_102) & _out_completer_4_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_1 = _out_rofireMux_T_1 & out_backSel_1056 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_1_T = {enables_1_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_1 = out_woready_15 & (&_out_womask_T_102) & _out_completer_1_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_3 = _out_rofireMux_T_1 & out_backSel_1120 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_3_T = {enables_3_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_3 = out_woready_18 & (&_out_womask_T_102) & _out_completer_3_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_11 = _out_rofireMux_T_1 & out_backSel_1376 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_11_T = {enables_11_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_11 = out_woready_21 & (&_out_womask_T_102) & _out_completer_11_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_17 = _out_rofireMux_T_1 & out_backSel_1568 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_17_T = {enables_17_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_17 = out_woready_24 & (&_out_womask_T_102) & _out_completer_17_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_21 = _out_rofireMux_T_1 & out_backSel_1696 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_21_T = {enables_21_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_21 = out_woready_27 & (&_out_womask_T_102) & _out_completer_21_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_0 = _out_rofireMux_T_1 & out_backSel_1024 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_0_T = {enables_0_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_0 = out_woready_30 & (&_out_womask_T_102) & _out_completer_0_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_2 = _out_rofireMux_T_1 & out_backSel_1088 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_2_T = {enables_2_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_2 = out_woready_33 & (&_out_womask_T_102) & _out_completer_2_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_10 = _out_rofireMux_T_1 & out_backSel_1344 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_10_T = {enables_10_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_10 = out_woready_36 & (&_out_womask_T_102) & _out_completer_10_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_14 = _out_rofireMux_T_1 & out_backSel_1472 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_14_T = {enables_14_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_14 = out_woready_39 & (&_out_womask_T_102) & _out_completer_14_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_5 = _out_rofireMux_T_1 & out_backSel_1184 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_5_T = {enables_5_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_5 = out_woready_51 & (&_out_womask_T_102) & _out_completer_5_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_19 = _out_rofireMux_T_1 & out_backSel_1632 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_19_T = {enables_19_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_19 = out_woready_56 & (&_out_womask_T_102) & _out_completer_19_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_8 = _out_rofireMux_T_1 & out_backSel_1280 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_8_T = {enables_8_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_8 = out_woready_69 & (&_out_womask_T_102) & _out_completer_8_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_12 = _out_rofireMux_T_1 & out_backSel_1408 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_12_T = {enables_12_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_12 = out_woready_76 & (&_out_womask_T_102) & _out_completer_12_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_18 = _out_rofireMux_T_1 & out_backSel_1600 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_18_T = {enables_18_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_18 = out_woready_79 & (&_out_womask_T_102) & _out_completer_18_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_16 = _out_rofireMux_T_1 & out_backSel_1536 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_16_T = {enables_16_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_16 = out_woready_82 & (&_out_womask_T_102) & _out_completer_16_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_7 = _out_rofireMux_T_1 & out_backSel_1248 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_7_T = {enables_7_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_7 = out_woready_87 & (&_out_womask_T_102) & _out_completer_7_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_15 = _out_rofireMux_T_1 & out_backSel_1504 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_15_T = {enables_15_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_15 = out_woready_90 & (&_out_womask_T_102) & _out_completer_15_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_6 = _out_rofireMux_T_1 & out_backSel_1216 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  wire [1:0]  _out_completer_6_T = {enables_6_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_6 = out_woready_95 & (&_out_womask_T_102) & _out_completer_6_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire        claimer_20 = _out_rofireMux_T_1 & out_backSel_1664 & _out_T_91 & (|_out_womask_T_102);	// @[RegisterRouter.scala:83:24]
  assign completerDev = _out_back_io_deq_bits_data[32];	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24, package.scala:155:13]
  wire [1:0]  _out_completer_20_T = {enables_20_0, 1'h0} >> _GEN;	// @[Cat.scala:33:92, OneHot.scala:64:12, Plic.scala:163:31, :174:26, :295:51]
  assign completer_20 = out_woready_102 & (&_out_womask_T_102) & _out_completer_20_T[0];	// @[Plic.scala:295:{35,51}, RegisterRouter.scala:83:24]
  wire [10:0] out_oindex = {_out_back_io_deq_bits_index[18], _out_back_io_deq_bits_index[13:4]};	// @[Cat.scala:33:92, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  wire [10:0] _GEN_0 = {_out_back_io_deq_bits_index[18], _out_back_io_deq_bits_index[13:4]};	// @[Cat.scala:33:92, Decoupled.scala:375:21, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1024 = _GEN_0 == 11'h400;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1056 = _GEN_0 == 11'h420;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1088 = _GEN_0 == 11'h440;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1120 = _GEN_0 == 11'h460;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1152 = _GEN_0 == 11'h480;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1184 = _GEN_0 == 11'h4A0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1216 = _GEN_0 == 11'h4C0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1248 = _GEN_0 == 11'h4E0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1280 = _GEN_0 == 11'h500;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1312 = _GEN_0 == 11'h520;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1344 = _GEN_0 == 11'h540;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1376 = _GEN_0 == 11'h560;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1408 = _GEN_0 == 11'h580;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1440 = _GEN_0 == 11'h5A0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1472 = _GEN_0 == 11'h5C0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1504 = _GEN_0 == 11'h5E0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1536 = _GEN_0 == 11'h600;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1568 = _GEN_0 == 11'h620;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1600 = _GEN_0 == 11'h640;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1632 = _GEN_0 == 11'h660;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1664 = _GEN_0 == 11'h680;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  assign out_backSel_1696 = _GEN_0 == 11'h6A0;	// @[MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
  wire        _out_wofireMux_T = _out_back_io_deq_valid & auto_in_d_ready;	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  assign _out_rofireMux_T_1 = _out_wofireMux_T & _out_back_io_deq_bits_read;	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  wire        _out_wofireMux_T_2 = _out_wofireMux_T & ~_out_back_io_deq_bits_read;	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24]
  assign out_woready_30 = _out_wofireMux_T_2 & out_backSel_1024 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_15 = _out_wofireMux_T_2 & out_backSel_1056 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_33 = _out_wofireMux_T_2 & out_backSel_1088 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_18 = _out_wofireMux_T_2 & out_backSel_1120 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_12 = _out_wofireMux_T_2 & out_backSel_1152 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_51 = _out_wofireMux_T_2 & out_backSel_1184 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_95 = _out_wofireMux_T_2 & out_backSel_1216 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_87 = _out_wofireMux_T_2 & out_backSel_1248 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_69 = _out_wofireMux_T_2 & out_backSel_1280 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_2 = _out_wofireMux_T_2 & out_backSel_1312 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_36 = _out_wofireMux_T_2 & out_backSel_1344 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_21 = _out_wofireMux_T_2 & out_backSel_1376 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_76 = _out_wofireMux_T_2 & out_backSel_1408 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_5 = _out_wofireMux_T_2 & out_backSel_1440 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_39 = _out_wofireMux_T_2 & out_backSel_1472 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_90 = _out_wofireMux_T_2 & out_backSel_1504 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_82 = _out_wofireMux_T_2 & out_backSel_1536 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_24 = _out_wofireMux_T_2 & out_backSel_1568 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_79 = _out_wofireMux_T_2 & out_backSel_1600 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_56 = _out_wofireMux_T_2 & out_backSel_1632 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_102 = _out_wofireMux_T_2 & out_backSel_1664 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  assign out_woready_27 = _out_wofireMux_T_2 & out_backSel_1696 & _out_T_91;	// @[RegisterRouter.scala:83:24]
  wire        _out_out_bits_data_T_46 = out_oindex == 11'h0;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22]
  wire [2:0]  bundleIn_0_d_bits_opcode = {2'h0, _out_back_io_deq_bits_read};	// @[Decoupled.scala:375:21, RegisterRouter.scala:83:24, :98:19]
  wire        claimedDevs_1 = claimer_0 & maxDevs_0 | claimer_1 & maxDevs_1 | claimer_2 & maxDevs_2 | claimer_3 & maxDevs_3 | claimer_4 & maxDevs_4 | claimer_5 & maxDevs_5 | claimer_6 & maxDevs_6 | claimer_7 & maxDevs_7 | claimer_8 & maxDevs_8 | claimer_9 & maxDevs_9 | claimer_10 & maxDevs_10 | claimer_11 & maxDevs_11 | claimer_12 & maxDevs_12 | claimer_13 & maxDevs_13 | claimer_14 & maxDevs_14 | claimer_15 & maxDevs_15 | claimer_16 & maxDevs_16 | claimer_17 & maxDevs_17 | claimer_18 & maxDevs_18 | claimer_19 & maxDevs_19 | claimer_20 & maxDevs_20 | claimer_21 & maxDevs_21;	// @[Plic.scala:181:22, :246:{49,92}, RegisterRouter.scala:83:24]
  always @(posedge clock) begin
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h0 & _out_T_91 & _out_back_io_deq_bits_mask[4])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      priority_0 <= _out_back_io_deq_bits_data[32];	// @[Decoupled.scala:375:21, Plic.scala:163:31, RegisterRouter.scala:83:24]
    if (out_woready_30 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_0 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_15 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_1 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_33 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_2 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_18 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_3 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_12 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_4 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_51 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_5 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_95 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_6 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_87 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_7 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_69 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_8 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_2 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_9 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_36 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_10 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_21 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_11 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_76 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_12 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_5 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_13 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_39 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_14 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_90 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_15 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_82 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_16 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_24 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_17 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_79 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_18 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_56 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_19 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_102 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_20 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (out_woready_27 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, RegisterRouter.scala:83:24]
      threshold_21 <= _out_back_io_deq_bits_data[0];	// @[Decoupled.scala:375:21, Plic.scala:166:31, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h40 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_0_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h41 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_1_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h42 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_2_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h43 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_3_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h44 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_4_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h45 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_5_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h46 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_6_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h47 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_7_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h48 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_8_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h49 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_9_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4A & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_10_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4B & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_11_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4C & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_12_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4D & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_13_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4E & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_14_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h4F & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_15_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h50 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_16_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h51 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_17_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h52 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_18_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h53 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_19_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h54 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_20_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    if (_out_wofireMux_T_2 & _GEN_0 == 11'h55 & _out_T_91 & _out_back_io_deq_bits_mask[0])	// @[Bitwise.scala:28:17, Decoupled.scala:375:21, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:83:24]
      enables_21_0 <= _out_back_io_deq_bits_data[1];	// @[Decoupled.scala:375:21, Plic.scala:174:26, RegisterRouter.scala:83:24]
    maxDevs_0 <= _fanin_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_1 <= _fanin_1_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_2 <= _fanin_2_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_3 <= _fanin_3_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_4 <= _fanin_4_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_5 <= _fanin_5_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_6 <= _fanin_6_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_7 <= _fanin_7_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_8 <= _fanin_8_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_9 <= _fanin_9_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_10 <= _fanin_10_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_11 <= _fanin_11_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_12 <= _fanin_12_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_13 <= _fanin_13_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_14 <= _fanin_14_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_15 <= _fanin_15_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_16 <= _fanin_16_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_17 <= _fanin_17_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_18 <= _fanin_18_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_19 <= _fanin_19_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_20 <= _fanin_20_io_dev;	// @[Plic.scala:181:22, :184:25]
    maxDevs_21 <= _fanin_21_io_dev;	// @[Plic.scala:181:22, :184:25]
    x1_0_REG <= _fanin_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_1_0_REG <= _fanin_1_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_2_0_REG <= _fanin_2_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_3_0_REG <= _fanin_3_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_4_0_REG <= _fanin_4_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_5_0_REG <= _fanin_5_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_6_0_REG <= _fanin_6_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_7_0_REG <= _fanin_7_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_8_0_REG <= _fanin_8_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_9_0_REG <= _fanin_9_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_10_0_REG <= _fanin_10_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_11_0_REG <= _fanin_11_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_12_0_REG <= _fanin_12_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_13_0_REG <= _fanin_13_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_14_0_REG <= _fanin_14_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_15_0_REG <= _fanin_15_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_16_0_REG <= _fanin_16_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_17_0_REG <= _fanin_17_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_18_0_REG <= _fanin_18_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_19_0_REG <= _fanin_19_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_20_0_REG <= _fanin_20_io_max;	// @[Plic.scala:184:25, :188:45]
    bundleOut_21_0_REG <= _fanin_21_io_max;	// @[Plic.scala:184:25, :188:45]
    if (reset)
      pending_0 <= 1'h0;	// @[Plic.scala:163:31, :168:26]
    else if (claimedDevs_1 | _gateways_gateway_io_plic_valid)	// @[Plic.scala:156:27, :246:92, :251:15]
      pending_0 <= ~claimedDevs_1;	// @[Plic.scala:168:26, :246:92, :251:34]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Plic.scala:245:11]
      if (~reset & (|({claimer_21, claimer_20, claimer_19, claimer_18, claimer_17, claimer_16, claimer_15, claimer_14, claimer_13, claimer_12, claimer_11, claimer_10, claimer_9, claimer_8, claimer_7, claimer_6, claimer_5, claimer_4, claimer_3, claimer_2, claimer_1, claimer_0} & {claimer_21, claimer_20, claimer_19, claimer_18, claimer_17, claimer_16, claimer_15, claimer_14, claimer_13, claimer_12, claimer_11, claimer_10, claimer_9, claimer_8, claimer_7, claimer_6, claimer_5, claimer_4, claimer_3, claimer_2, claimer_1, claimer_0} - 22'h1))) begin	// @[Plic.scala:245:{11,21,28,46,54}, RegisterRouter.scala:83:24]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:245:11]
          $error("Assertion failed\n    at Plic.scala:245 assert((claimer.asUInt & (claimer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// @[Plic.scala:245:11]
        if (`STOP_COND_)	// @[Plic.scala:245:11]
          $fatal;	// @[Plic.scala:245:11]
      end
      if (~reset & (|({completer_21, completer_20, completer_19, completer_18, completer_17, completer_16, completer_15, completer_14, completer_13, completer_12, completer_11, completer_10, completer_9, completer_8, completer_7, completer_6, completer_5, completer_4, completer_3, completer_2, completer_1, completer_0} & {completer_21, completer_20, completer_19, completer_18, completer_17, completer_16, completer_15, completer_14, completer_13, completer_12, completer_11, completer_10, completer_9, completer_8, completer_7, completer_6, completer_5, completer_4, completer_3, completer_2, completer_1, completer_0} - 22'h1))) begin	// @[Plic.scala:262:{11,23,30,50,58}, :295:35]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:262:11]
          $error("Assertion failed\n    at Plic.scala:262 assert((completer.asUInt & (completer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// @[Plic.scala:262:11]
        if (`STOP_COND_)	// @[Plic.scala:262:11]
          $fatal;	// @[Plic.scala:262:11]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
      if (~reset & completerDev != _out_back_io_deq_bits_data[32]) begin	// @[Decoupled.scala:375:21, Plic.scala:292:{19,33}, RegisterRouter.scala:83:24, package.scala:155:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Plic.scala:292:19]
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:292 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// @[Plic.scala:292:19]
        if (`STOP_COND_)	// @[Plic.scala:292:19]
          $fatal;	// @[Plic.scala:292:19]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        priority_0 = _RANDOM_0[0];	// @[Plic.scala:163:31]
        threshold_0 = _RANDOM_0[1];	// @[Plic.scala:163:31, :166:31]
        threshold_1 = _RANDOM_0[2];	// @[Plic.scala:163:31, :166:31]
        threshold_2 = _RANDOM_0[3];	// @[Plic.scala:163:31, :166:31]
        threshold_3 = _RANDOM_0[4];	// @[Plic.scala:163:31, :166:31]
        threshold_4 = _RANDOM_0[5];	// @[Plic.scala:163:31, :166:31]
        threshold_5 = _RANDOM_0[6];	// @[Plic.scala:163:31, :166:31]
        threshold_6 = _RANDOM_0[7];	// @[Plic.scala:163:31, :166:31]
        threshold_7 = _RANDOM_0[8];	// @[Plic.scala:163:31, :166:31]
        threshold_8 = _RANDOM_0[9];	// @[Plic.scala:163:31, :166:31]
        threshold_9 = _RANDOM_0[10];	// @[Plic.scala:163:31, :166:31]
        threshold_10 = _RANDOM_0[11];	// @[Plic.scala:163:31, :166:31]
        threshold_11 = _RANDOM_0[12];	// @[Plic.scala:163:31, :166:31]
        threshold_12 = _RANDOM_0[13];	// @[Plic.scala:163:31, :166:31]
        threshold_13 = _RANDOM_0[14];	// @[Plic.scala:163:31, :166:31]
        threshold_14 = _RANDOM_0[15];	// @[Plic.scala:163:31, :166:31]
        threshold_15 = _RANDOM_0[16];	// @[Plic.scala:163:31, :166:31]
        threshold_16 = _RANDOM_0[17];	// @[Plic.scala:163:31, :166:31]
        threshold_17 = _RANDOM_0[18];	// @[Plic.scala:163:31, :166:31]
        threshold_18 = _RANDOM_0[19];	// @[Plic.scala:163:31, :166:31]
        threshold_19 = _RANDOM_0[20];	// @[Plic.scala:163:31, :166:31]
        threshold_20 = _RANDOM_0[21];	// @[Plic.scala:163:31, :166:31]
        threshold_21 = _RANDOM_0[22];	// @[Plic.scala:163:31, :166:31]
        pending_0 = _RANDOM_0[23];	// @[Plic.scala:163:31, :168:26]
        enables_0_0 = _RANDOM_0[24];	// @[Plic.scala:163:31, :174:26]
        enables_1_0 = _RANDOM_0[25];	// @[Plic.scala:163:31, :174:26]
        enables_2_0 = _RANDOM_0[26];	// @[Plic.scala:163:31, :174:26]
        enables_3_0 = _RANDOM_0[27];	// @[Plic.scala:163:31, :174:26]
        enables_4_0 = _RANDOM_0[28];	// @[Plic.scala:163:31, :174:26]
        enables_5_0 = _RANDOM_0[29];	// @[Plic.scala:163:31, :174:26]
        enables_6_0 = _RANDOM_0[30];	// @[Plic.scala:163:31, :174:26]
        enables_7_0 = _RANDOM_0[31];	// @[Plic.scala:163:31, :174:26]
        enables_8_0 = _RANDOM_1[0];	// @[Plic.scala:174:26]
        enables_9_0 = _RANDOM_1[1];	// @[Plic.scala:174:26]
        enables_10_0 = _RANDOM_1[2];	// @[Plic.scala:174:26]
        enables_11_0 = _RANDOM_1[3];	// @[Plic.scala:174:26]
        enables_12_0 = _RANDOM_1[4];	// @[Plic.scala:174:26]
        enables_13_0 = _RANDOM_1[5];	// @[Plic.scala:174:26]
        enables_14_0 = _RANDOM_1[6];	// @[Plic.scala:174:26]
        enables_15_0 = _RANDOM_1[7];	// @[Plic.scala:174:26]
        enables_16_0 = _RANDOM_1[8];	// @[Plic.scala:174:26]
        enables_17_0 = _RANDOM_1[9];	// @[Plic.scala:174:26]
        enables_18_0 = _RANDOM_1[10];	// @[Plic.scala:174:26]
        enables_19_0 = _RANDOM_1[11];	// @[Plic.scala:174:26]
        enables_20_0 = _RANDOM_1[12];	// @[Plic.scala:174:26]
        enables_21_0 = _RANDOM_1[13];	// @[Plic.scala:174:26]
        maxDevs_0 = _RANDOM_1[14];	// @[Plic.scala:174:26, :181:22]
        maxDevs_1 = _RANDOM_1[15];	// @[Plic.scala:174:26, :181:22]
        maxDevs_2 = _RANDOM_1[16];	// @[Plic.scala:174:26, :181:22]
        maxDevs_3 = _RANDOM_1[17];	// @[Plic.scala:174:26, :181:22]
        maxDevs_4 = _RANDOM_1[18];	// @[Plic.scala:174:26, :181:22]
        maxDevs_5 = _RANDOM_1[19];	// @[Plic.scala:174:26, :181:22]
        maxDevs_6 = _RANDOM_1[20];	// @[Plic.scala:174:26, :181:22]
        maxDevs_7 = _RANDOM_1[21];	// @[Plic.scala:174:26, :181:22]
        maxDevs_8 = _RANDOM_1[22];	// @[Plic.scala:174:26, :181:22]
        maxDevs_9 = _RANDOM_1[23];	// @[Plic.scala:174:26, :181:22]
        maxDevs_10 = _RANDOM_1[24];	// @[Plic.scala:174:26, :181:22]
        maxDevs_11 = _RANDOM_1[25];	// @[Plic.scala:174:26, :181:22]
        maxDevs_12 = _RANDOM_1[26];	// @[Plic.scala:174:26, :181:22]
        maxDevs_13 = _RANDOM_1[27];	// @[Plic.scala:174:26, :181:22]
        maxDevs_14 = _RANDOM_1[28];	// @[Plic.scala:174:26, :181:22]
        maxDevs_15 = _RANDOM_1[29];	// @[Plic.scala:174:26, :181:22]
        maxDevs_16 = _RANDOM_1[30];	// @[Plic.scala:174:26, :181:22]
        maxDevs_17 = _RANDOM_1[31];	// @[Plic.scala:174:26, :181:22]
        maxDevs_18 = _RANDOM_2[0];	// @[Plic.scala:181:22]
        maxDevs_19 = _RANDOM_2[1];	// @[Plic.scala:181:22]
        maxDevs_20 = _RANDOM_2[2];	// @[Plic.scala:181:22]
        maxDevs_21 = _RANDOM_2[3];	// @[Plic.scala:181:22]
        x1_0_REG = _RANDOM_2[4];	// @[Plic.scala:181:22, :188:45]
        bundleOut_1_0_REG = _RANDOM_2[5];	// @[Plic.scala:181:22, :188:45]
        bundleOut_2_0_REG = _RANDOM_2[6];	// @[Plic.scala:181:22, :188:45]
        bundleOut_3_0_REG = _RANDOM_2[7];	// @[Plic.scala:181:22, :188:45]
        bundleOut_4_0_REG = _RANDOM_2[8];	// @[Plic.scala:181:22, :188:45]
        bundleOut_5_0_REG = _RANDOM_2[9];	// @[Plic.scala:181:22, :188:45]
        bundleOut_6_0_REG = _RANDOM_2[10];	// @[Plic.scala:181:22, :188:45]
        bundleOut_7_0_REG = _RANDOM_2[11];	// @[Plic.scala:181:22, :188:45]
        bundleOut_8_0_REG = _RANDOM_2[12];	// @[Plic.scala:181:22, :188:45]
        bundleOut_9_0_REG = _RANDOM_2[13];	// @[Plic.scala:181:22, :188:45]
        bundleOut_10_0_REG = _RANDOM_2[14];	// @[Plic.scala:181:22, :188:45]
        bundleOut_11_0_REG = _RANDOM_2[15];	// @[Plic.scala:181:22, :188:45]
        bundleOut_12_0_REG = _RANDOM_2[16];	// @[Plic.scala:181:22, :188:45]
        bundleOut_13_0_REG = _RANDOM_2[17];	// @[Plic.scala:181:22, :188:45]
        bundleOut_14_0_REG = _RANDOM_2[18];	// @[Plic.scala:181:22, :188:45]
        bundleOut_15_0_REG = _RANDOM_2[19];	// @[Plic.scala:181:22, :188:45]
        bundleOut_16_0_REG = _RANDOM_2[20];	// @[Plic.scala:181:22, :188:45]
        bundleOut_17_0_REG = _RANDOM_2[21];	// @[Plic.scala:181:22, :188:45]
        bundleOut_18_0_REG = _RANDOM_2[22];	// @[Plic.scala:181:22, :188:45]
        bundleOut_19_0_REG = _RANDOM_2[23];	// @[Plic.scala:181:22, :188:45]
        bundleOut_20_0_REG = _RANDOM_2[24];	// @[Plic.scala:181:22, :188:45]
        bundleOut_21_0_REG = _RANDOM_2[25];	// @[Plic.scala:181:22, :188:45]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TLMonitor_94 monitor (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_out_back_io_enq_ready),	// @[Decoupled.scala:375:21]
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_out_back_io_deq_valid),	// @[Decoupled.scala:375:21]
    .io_in_d_bits_opcode  (bundleIn_0_d_bits_opcode),	// @[RegisterRouter.scala:98:19]
    .io_in_d_bits_size    (_out_back_io_deq_bits_extra_tlrr_extra_size),	// @[Decoupled.scala:375:21]
    .io_in_d_bits_source  (_out_back_io_deq_bits_extra_tlrr_extra_source)	// @[Decoupled.scala:375:21]
  );
  LevelGateway gateways_gateway (	// @[Plic.scala:156:27]
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (auto_int_in_0),
    .io_plic_ready    (~pending_0),	// @[Plic.scala:168:26, :250:18]
    .io_plic_complete ((completer_0 | completer_1 | completer_2 | completer_3 | completer_4 | completer_5 | completer_6 | completer_7 | completer_8 | completer_9 | completer_10 | completer_11 | completer_12 | completer_13 | completer_14 | completer_15 | completer_16 | completer_17 | completer_18 | completer_19 | completer_20 | completer_21) & completerDev),	// @[Plic.scala:264:{28,48}, :295:35, RegisterRouter.scala:83:24, package.scala:155:13]
    .io_plic_valid    (_gateways_gateway_io_plic_valid)
  );
  PLICFanIn fanin (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_0_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_io_dev),
    .io_max    (_fanin_io_max)
  );
  PLICFanIn fanin_1 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_1_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_1_io_dev),
    .io_max    (_fanin_1_io_max)
  );
  PLICFanIn fanin_2 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_2_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_2_io_dev),
    .io_max    (_fanin_2_io_max)
  );
  PLICFanIn fanin_3 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_3_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_3_io_dev),
    .io_max    (_fanin_3_io_max)
  );
  PLICFanIn fanin_4 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_4_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_4_io_dev),
    .io_max    (_fanin_4_io_max)
  );
  PLICFanIn fanin_5 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_5_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_5_io_dev),
    .io_max    (_fanin_5_io_max)
  );
  PLICFanIn fanin_6 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_6_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_6_io_dev),
    .io_max    (_fanin_6_io_max)
  );
  PLICFanIn fanin_7 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_7_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_7_io_dev),
    .io_max    (_fanin_7_io_max)
  );
  PLICFanIn fanin_8 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_8_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_8_io_dev),
    .io_max    (_fanin_8_io_max)
  );
  PLICFanIn fanin_9 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_9_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_9_io_dev),
    .io_max    (_fanin_9_io_max)
  );
  PLICFanIn fanin_10 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_10_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_10_io_dev),
    .io_max    (_fanin_10_io_max)
  );
  PLICFanIn fanin_11 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_11_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_11_io_dev),
    .io_max    (_fanin_11_io_max)
  );
  PLICFanIn fanin_12 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_12_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_12_io_dev),
    .io_max    (_fanin_12_io_max)
  );
  PLICFanIn fanin_13 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_13_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_13_io_dev),
    .io_max    (_fanin_13_io_max)
  );
  PLICFanIn fanin_14 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_14_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_14_io_dev),
    .io_max    (_fanin_14_io_max)
  );
  PLICFanIn fanin_15 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_15_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_15_io_dev),
    .io_max    (_fanin_15_io_max)
  );
  PLICFanIn fanin_16 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_16_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_16_io_dev),
    .io_max    (_fanin_16_io_max)
  );
  PLICFanIn fanin_17 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_17_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_17_io_dev),
    .io_max    (_fanin_17_io_max)
  );
  PLICFanIn fanin_18 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_18_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_18_io_dev),
    .io_max    (_fanin_18_io_max)
  );
  PLICFanIn fanin_19 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_19_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_19_io_dev),
    .io_max    (_fanin_19_io_max)
  );
  PLICFanIn fanin_20 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_20_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_20_io_dev),
    .io_max    (_fanin_20_io_max)
  );
  PLICFanIn fanin_21 (	// @[Plic.scala:184:25]
    .io_prio_0 (priority_0),	// @[Plic.scala:163:31]
    .io_ip     (enables_21_0 & pending_0),	// @[Plic.scala:168:26, :174:26, :186:40]
    .io_dev    (_fanin_21_io_dev),
    .io_max    (_fanin_21_io_max)
  );
  Queue_165 out_back (	// @[Decoupled.scala:375:21]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (auto_in_a_valid),
    .io_enq_bits_read                    (auto_in_a_bits_opcode == 3'h4),	// @[RegisterRouter.scala:72:36]
    .io_enq_bits_index                   (auto_in_a_bits_address[25:3]),	// @[Edges.scala:192:34, RegisterRouter.scala:73:19]
    .io_enq_bits_data                    (auto_in_a_bits_data),
    .io_enq_bits_mask                    (auto_in_a_bits_mask),
    .io_enq_bits_extra_tlrr_extra_source (auto_in_a_bits_source),
    .io_enq_bits_extra_tlrr_extra_size   (auto_in_a_bits_size),
    .io_deq_ready                        (auto_in_d_ready),
    .io_enq_ready                        (_out_back_io_enq_ready),
    .io_deq_valid                        (_out_back_io_deq_valid),
    .io_deq_bits_read                    (_out_back_io_deq_bits_read),
    .io_deq_bits_index                   (_out_back_io_deq_bits_index),
    .io_deq_bits_data                    (_out_back_io_deq_bits_data),
    .io_deq_bits_mask                    (_out_back_io_deq_bits_mask),
    .io_deq_bits_extra_tlrr_extra_source (_out_back_io_deq_bits_extra_tlrr_extra_source),
    .io_deq_bits_extra_tlrr_extra_size   (_out_back_io_deq_bits_extra_tlrr_extra_size)
  );
  assign auto_int_out_21_0 = bundleOut_21_0_REG > threshold_21;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_20_0 = bundleOut_20_0_REG > threshold_20;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_19_0 = bundleOut_19_0_REG > threshold_19;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_18_0 = bundleOut_18_0_REG > threshold_18;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_17_0 = bundleOut_17_0_REG > threshold_17;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_16_0 = bundleOut_16_0_REG > threshold_16;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_15_0 = bundleOut_15_0_REG > threshold_15;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_14_0 = bundleOut_14_0_REG > threshold_14;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_13_0 = bundleOut_13_0_REG > threshold_13;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_12_0 = bundleOut_12_0_REG > threshold_12;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_11_0 = bundleOut_11_0_REG > threshold_11;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_10_0 = bundleOut_10_0_REG > threshold_10;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_9_0 = bundleOut_9_0_REG > threshold_9;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_8_0 = bundleOut_8_0_REG > threshold_8;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_7_0 = bundleOut_7_0_REG > threshold_7;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_6_0 = bundleOut_6_0_REG > threshold_6;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_5_0 = bundleOut_5_0_REG > threshold_5;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_4_0 = bundleOut_4_0_REG > threshold_4;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_3_0 = bundleOut_3_0_REG > threshold_3;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_2_0 = bundleOut_2_0_REG > threshold_2;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_1_0 = bundleOut_1_0_REG > threshold_1;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_int_out_0_0 = x1_0_REG > threshold_0;	// @[Plic.scala:166:31, :188:{45,60}]
  assign auto_in_a_ready = _out_back_io_enq_ready;	// @[Decoupled.scala:375:21]
  assign auto_in_d_valid = _out_back_io_deq_valid;	// @[Decoupled.scala:375:21]
  assign auto_in_d_bits_opcode = bundleIn_0_d_bits_opcode;	// @[RegisterRouter.scala:98:19]
  assign auto_in_d_bits_size = _out_back_io_deq_bits_extra_tlrr_extra_size;	// @[Decoupled.scala:375:21]
  assign auto_in_d_bits_source = _out_back_io_deq_bits_extra_tlrr_extra_source;	// @[Decoupled.scala:375:21]
  assign auto_in_d_bits_data =
    ~(_out_out_bits_data_T_46 | out_oindex == 11'h20 | out_oindex == 11'h40 | out_oindex == 11'h41 | out_oindex == 11'h42 | out_oindex == 11'h43 | out_oindex == 11'h44 | out_oindex == 11'h45 | out_oindex == 11'h46 | out_oindex == 11'h47 | out_oindex == 11'h48 | out_oindex == 11'h49 | out_oindex == 11'h4A | out_oindex == 11'h4B | out_oindex == 11'h4C | out_oindex == 11'h4D | out_oindex == 11'h4E | out_oindex == 11'h4F | out_oindex == 11'h50 | out_oindex == 11'h51 | out_oindex == 11'h52 | out_oindex == 11'h53 | out_oindex == 11'h54 | out_oindex == 11'h55 | out_oindex == 11'h400 | out_oindex == 11'h420 | out_oindex == 11'h440 | out_oindex == 11'h460 | out_oindex == 11'h480 | out_oindex == 11'h4A0 | out_oindex == 11'h4C0 | out_oindex == 11'h4E0 | out_oindex == 11'h500 | out_oindex == 11'h520 | out_oindex == 11'h540 | out_oindex == 11'h560 | out_oindex == 11'h580 | out_oindex == 11'h5A0 | out_oindex == 11'h5C0 | out_oindex == 11'h5E0 | out_oindex == 11'h600 | out_oindex == 11'h620 | out_oindex == 11'h640 | out_oindex == 11'h660 | out_oindex == 11'h680 | out_oindex == 11'h6A0) | _out_T_91
      ? (_out_out_bits_data_T_46
           ? {31'h0, priority_0, 32'h0}
           : out_oindex == 11'h20
               ? {62'h0, pending_0, 1'h0}
               : out_oindex == 11'h40
                   ? {62'h0, enables_0_0, 1'h0}
                   : out_oindex == 11'h41
                       ? {62'h0, enables_1_0, 1'h0}
                       : out_oindex == 11'h42
                           ? {62'h0, enables_2_0, 1'h0}
                           : out_oindex == 11'h43
                               ? {62'h0, enables_3_0, 1'h0}
                               : out_oindex == 11'h44
                                   ? {62'h0, enables_4_0, 1'h0}
                                   : out_oindex == 11'h45
                                       ? {62'h0, enables_5_0, 1'h0}
                                       : out_oindex == 11'h46
                                           ? {62'h0, enables_6_0, 1'h0}
                                           : out_oindex == 11'h47
                                               ? {62'h0, enables_7_0, 1'h0}
                                               : out_oindex == 11'h48
                                                   ? {62'h0, enables_8_0, 1'h0}
                                                   : out_oindex == 11'h49
                                                       ? {62'h0, enables_9_0, 1'h0}
                                                       : out_oindex == 11'h4A
                                                           ? {62'h0, enables_10_0, 1'h0}
                                                           : out_oindex == 11'h4B
                                                               ? {62'h0, enables_11_0, 1'h0}
                                                               : out_oindex == 11'h4C
                                                                   ? {62'h0, enables_12_0, 1'h0}
                                                                   : out_oindex == 11'h4D ? {62'h0, enables_13_0, 1'h0} : out_oindex == 11'h4E ? {62'h0, enables_14_0, 1'h0} : out_oindex == 11'h4F ? {62'h0, enables_15_0, 1'h0} : out_oindex == 11'h50 ? {62'h0, enables_16_0, 1'h0} : out_oindex == 11'h51 ? {62'h0, enables_17_0, 1'h0} : out_oindex == 11'h52 ? {62'h0, enables_18_0, 1'h0} : out_oindex == 11'h53 ? {62'h0, enables_19_0, 1'h0} : out_oindex == 11'h54 ? {62'h0, enables_20_0, 1'h0} : out_oindex == 11'h55 ? {62'h0, enables_21_0, 1'h0} : out_oindex == 11'h400 ? {31'h0, maxDevs_0, 31'h0, threshold_0} : out_oindex == 11'h420 ? {31'h0, maxDevs_1, 31'h0, threshold_1} : out_oindex == 11'h440 ? {31'h0, maxDevs_2, 31'h0, threshold_2} : out_oindex == 11'h460 ? {31'h0, maxDevs_3, 31'h0, threshold_3} : out_oindex == 11'h480 ? {31'h0, maxDevs_4, 31'h0, threshold_4} : out_oindex == 11'h4A0 ? {31'h0, maxDevs_5, 31'h0, threshold_5} : out_oindex == 11'h4C0 ? {31'h0, maxDevs_6, 31'h0, threshold_6} : out_oindex == 11'h4E0 ? {31'h0, maxDevs_7, 31'h0, threshold_7} : out_oindex == 11'h500 ? {31'h0, maxDevs_8, 31'h0, threshold_8} : out_oindex == 11'h520 ? {31'h0, maxDevs_9, 31'h0, threshold_9} : out_oindex == 11'h540 ? {31'h0, maxDevs_10, 31'h0, threshold_10} : out_oindex == 11'h560 ? {31'h0, maxDevs_11, 31'h0, threshold_11} : out_oindex == 11'h580 ? {31'h0, maxDevs_12, 31'h0, threshold_12} : out_oindex == 11'h5A0 ? {31'h0, maxDevs_13, 31'h0, threshold_13} : out_oindex == 11'h5C0 ? {31'h0, maxDevs_14, 31'h0, threshold_14} : out_oindex == 11'h5E0 ? {31'h0, maxDevs_15, 31'h0, threshold_15} : out_oindex == 11'h600 ? {31'h0, maxDevs_16, 31'h0, threshold_16} : out_oindex == 11'h620 ? {31'h0, maxDevs_17, 31'h0, threshold_17} : out_oindex == 11'h640 ? {31'h0, maxDevs_18, 31'h0, threshold_18} : out_oindex == 11'h660 ? {31'h0, maxDevs_19, 31'h0, threshold_19} : out_oindex == 11'h680 ? {31'h0, maxDevs_20, 31'h0, threshold_20} : out_oindex == 11'h6A0 ? {31'h0, maxDevs_21, 31'h0, threshold_21} : 64'h0)
      : 64'h0;	// @[Cat.scala:33:92, MuxLiteral.scala:52:28, :54:{22,28}, Plic.scala:163:31, :166:31, :168:26, :174:26, :181:22, RegisterRouter.scala:83:24]
endmodule

