#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 06 10:34:17 2018
# Process ID: 7488
# Current directory: C:/Users/Nicol/Documents/GitHub/ECE320_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5540 C:\Users\Nicol\Documents\GitHub\ECE320_Project\microprocessor.xpr
# Log file: C:/Users/Nicol/Documents/GitHub/ECE320_Project/vivado.log
# Journal file: C:/Users/Nicol/Documents/GitHub/ECE320_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.xpr
INFO: [Project 1-313] Project file moved from 'E:/microprocessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 783.707 ; gain = 149.125
generate_target Simulation [get_files C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_ROM'...
export_ip_user_files -of_objects [get_files C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'microprocessor_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/blk_mem_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/assembly.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav'
"xvlog -m64 --relax -prj microprocessor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sim_1/new/microprocessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ebf54828871e40caa0babf68286523ec --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_1> not found while processing module instance <inst> [C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v:76]
ERROR: [VRFC 10-2063] Module <blk_mem_ROM> not found while processing module instance <ROM_1> [C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 06 10:41:04 2018...
