#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ddabb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ddad40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1dd2710 .functor NOT 1, L_0x1e0b260, C4<0>, C4<0>, C4<0>;
L_0x1e0aff0 .functor XOR 1, L_0x1e0ae90, L_0x1e0af50, C4<0>, C4<0>;
L_0x1e0b150 .functor XOR 1, L_0x1e0aff0, L_0x1e0b0b0, C4<0>, C4<0>;
v0x1e08630_0 .net *"_ivl_10", 0 0, L_0x1e0b0b0;  1 drivers
v0x1e08730_0 .net *"_ivl_12", 0 0, L_0x1e0b150;  1 drivers
v0x1e08810_0 .net *"_ivl_2", 0 0, L_0x1e0adf0;  1 drivers
v0x1e088d0_0 .net *"_ivl_4", 0 0, L_0x1e0ae90;  1 drivers
v0x1e089b0_0 .net *"_ivl_6", 0 0, L_0x1e0af50;  1 drivers
v0x1e08ae0_0 .net *"_ivl_8", 0 0, L_0x1e0aff0;  1 drivers
v0x1e08bc0_0 .net "a", 0 0, v0x1e06bc0_0;  1 drivers
v0x1e08c60_0 .net "b", 0 0, v0x1e06c60_0;  1 drivers
v0x1e08d00_0 .net "c", 0 0, v0x1e06d00_0;  1 drivers
v0x1e08da0_0 .var "clk", 0 0;
v0x1e08e40_0 .net "d", 0 0, v0x1e06e70_0;  1 drivers
v0x1e08ee0_0 .net "out_dut", 0 0, L_0x1e0ac90;  1 drivers
v0x1e08f80_0 .net "out_ref", 0 0, L_0x1e09f50;  1 drivers
v0x1e09020_0 .var/2u "stats1", 159 0;
v0x1e090c0_0 .var/2u "strobe", 0 0;
v0x1e09160_0 .net "tb_match", 0 0, L_0x1e0b260;  1 drivers
v0x1e09220_0 .net "tb_mismatch", 0 0, L_0x1dd2710;  1 drivers
v0x1e093f0_0 .net "wavedrom_enable", 0 0, v0x1e06f60_0;  1 drivers
v0x1e09490_0 .net "wavedrom_title", 511 0, v0x1e07000_0;  1 drivers
L_0x1e0adf0 .concat [ 1 0 0 0], L_0x1e09f50;
L_0x1e0ae90 .concat [ 1 0 0 0], L_0x1e09f50;
L_0x1e0af50 .concat [ 1 0 0 0], L_0x1e0ac90;
L_0x1e0b0b0 .concat [ 1 0 0 0], L_0x1e09f50;
L_0x1e0b260 .cmp/eeq 1, L_0x1e0adf0, L_0x1e0b150;
S_0x1ddaed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ddad40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ddb650 .functor NOT 1, v0x1e06d00_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2fd0 .functor NOT 1, v0x1e06c60_0, C4<0>, C4<0>, C4<0>;
L_0x1e096a0 .functor AND 1, L_0x1ddb650, L_0x1dd2fd0, C4<1>, C4<1>;
L_0x1e09740 .functor NOT 1, v0x1e06e70_0, C4<0>, C4<0>, C4<0>;
L_0x1e09870 .functor NOT 1, v0x1e06bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e09970 .functor AND 1, L_0x1e09740, L_0x1e09870, C4<1>, C4<1>;
L_0x1e09a50 .functor OR 1, L_0x1e096a0, L_0x1e09970, C4<0>, C4<0>;
L_0x1e09b10 .functor AND 1, v0x1e06bc0_0, v0x1e06d00_0, C4<1>, C4<1>;
L_0x1e09bd0 .functor AND 1, L_0x1e09b10, v0x1e06e70_0, C4<1>, C4<1>;
L_0x1e09c90 .functor OR 1, L_0x1e09a50, L_0x1e09bd0, C4<0>, C4<0>;
L_0x1e09e00 .functor AND 1, v0x1e06c60_0, v0x1e06d00_0, C4<1>, C4<1>;
L_0x1e09e70 .functor AND 1, L_0x1e09e00, v0x1e06e70_0, C4<1>, C4<1>;
L_0x1e09f50 .functor OR 1, L_0x1e09c90, L_0x1e09e70, C4<0>, C4<0>;
v0x1dd2980_0 .net *"_ivl_0", 0 0, L_0x1ddb650;  1 drivers
v0x1dd2a20_0 .net *"_ivl_10", 0 0, L_0x1e09970;  1 drivers
v0x1e053b0_0 .net *"_ivl_12", 0 0, L_0x1e09a50;  1 drivers
v0x1e05470_0 .net *"_ivl_14", 0 0, L_0x1e09b10;  1 drivers
v0x1e05550_0 .net *"_ivl_16", 0 0, L_0x1e09bd0;  1 drivers
v0x1e05680_0 .net *"_ivl_18", 0 0, L_0x1e09c90;  1 drivers
v0x1e05760_0 .net *"_ivl_2", 0 0, L_0x1dd2fd0;  1 drivers
v0x1e05840_0 .net *"_ivl_20", 0 0, L_0x1e09e00;  1 drivers
v0x1e05920_0 .net *"_ivl_22", 0 0, L_0x1e09e70;  1 drivers
v0x1e05a00_0 .net *"_ivl_4", 0 0, L_0x1e096a0;  1 drivers
v0x1e05ae0_0 .net *"_ivl_6", 0 0, L_0x1e09740;  1 drivers
v0x1e05bc0_0 .net *"_ivl_8", 0 0, L_0x1e09870;  1 drivers
v0x1e05ca0_0 .net "a", 0 0, v0x1e06bc0_0;  alias, 1 drivers
v0x1e05d60_0 .net "b", 0 0, v0x1e06c60_0;  alias, 1 drivers
v0x1e05e20_0 .net "c", 0 0, v0x1e06d00_0;  alias, 1 drivers
v0x1e05ee0_0 .net "d", 0 0, v0x1e06e70_0;  alias, 1 drivers
v0x1e05fa0_0 .net "out", 0 0, L_0x1e09f50;  alias, 1 drivers
S_0x1e06100 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ddad40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e06bc0_0 .var "a", 0 0;
v0x1e06c60_0 .var "b", 0 0;
v0x1e06d00_0 .var "c", 0 0;
v0x1e06dd0_0 .net "clk", 0 0, v0x1e08da0_0;  1 drivers
v0x1e06e70_0 .var "d", 0 0;
v0x1e06f60_0 .var "wavedrom_enable", 0 0;
v0x1e07000_0 .var "wavedrom_title", 511 0;
S_0x1e063a0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e06100;
 .timescale -12 -12;
v0x1e06600_0 .var/2s "count", 31 0;
E_0x1dd5b00/0 .event negedge, v0x1e06dd0_0;
E_0x1dd5b00/1 .event posedge, v0x1e06dd0_0;
E_0x1dd5b00 .event/or E_0x1dd5b00/0, E_0x1dd5b00/1;
E_0x1dd5d50 .event negedge, v0x1e06dd0_0;
E_0x1dc09f0 .event posedge, v0x1e06dd0_0;
S_0x1e06700 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e06100;
 .timescale -12 -12;
v0x1e06900_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e069e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e06100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e07160 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ddad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e0a0b0 .functor NOT 1, v0x1e06d00_0, C4<0>, C4<0>, C4<0>;
L_0x1e0a120 .functor NOT 1, v0x1e06c60_0, C4<0>, C4<0>, C4<0>;
L_0x1e0a1b0 .functor AND 1, L_0x1e0a0b0, L_0x1e0a120, C4<1>, C4<1>;
L_0x1e0a2c0 .functor NOT 1, v0x1e06e70_0, C4<0>, C4<0>, C4<0>;
L_0x1e0a360 .functor NOT 1, v0x1e06bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e0a3d0 .functor AND 1, L_0x1e0a2c0, L_0x1e0a360, C4<1>, C4<1>;
L_0x1e0a520 .functor OR 1, L_0x1e0a1b0, L_0x1e0a3d0, C4<0>, C4<0>;
L_0x1e0a630 .functor AND 1, v0x1e06bc0_0, v0x1e06d00_0, C4<1>, C4<1>;
L_0x1e0a800 .functor AND 1, L_0x1e0a630, v0x1e06e70_0, C4<1>, C4<1>;
L_0x1e0a9d0 .functor OR 1, L_0x1e0a520, L_0x1e0a800, C4<0>, C4<0>;
L_0x1e0ab40 .functor AND 1, v0x1e06c60_0, v0x1e06d00_0, C4<1>, C4<1>;
L_0x1e0abb0 .functor AND 1, L_0x1e0ab40, v0x1e06e70_0, C4<1>, C4<1>;
L_0x1e0ac90 .functor OR 1, L_0x1e0a9d0, L_0x1e0abb0, C4<0>, C4<0>;
v0x1e07450_0 .net *"_ivl_0", 0 0, L_0x1e0a0b0;  1 drivers
v0x1e07530_0 .net *"_ivl_11", 0 0, L_0x1e0a3d0;  1 drivers
v0x1e075f0_0 .net *"_ivl_13", 0 0, L_0x1e0a520;  1 drivers
v0x1e076c0_0 .net *"_ivl_15", 0 0, L_0x1e0a630;  1 drivers
v0x1e07780_0 .net *"_ivl_17", 0 0, L_0x1e0a800;  1 drivers
v0x1e07890_0 .net *"_ivl_19", 0 0, L_0x1e0a9d0;  1 drivers
v0x1e07950_0 .net *"_ivl_2", 0 0, L_0x1e0a120;  1 drivers
v0x1e07a30_0 .net *"_ivl_21", 0 0, L_0x1e0ab40;  1 drivers
v0x1e07af0_0 .net *"_ivl_23", 0 0, L_0x1e0abb0;  1 drivers
v0x1e07bb0_0 .net *"_ivl_5", 0 0, L_0x1e0a1b0;  1 drivers
v0x1e07c70_0 .net *"_ivl_6", 0 0, L_0x1e0a2c0;  1 drivers
v0x1e07d50_0 .net *"_ivl_8", 0 0, L_0x1e0a360;  1 drivers
v0x1e07e30_0 .net "a", 0 0, v0x1e06bc0_0;  alias, 1 drivers
v0x1e07ed0_0 .net "b", 0 0, v0x1e06c60_0;  alias, 1 drivers
v0x1e07fc0_0 .net "c", 0 0, v0x1e06d00_0;  alias, 1 drivers
v0x1e080b0_0 .net "d", 0 0, v0x1e06e70_0;  alias, 1 drivers
v0x1e081a0_0 .net "out", 0 0, L_0x1e0ac90;  alias, 1 drivers
S_0x1e08410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ddad40;
 .timescale -12 -12;
E_0x1dd58a0 .event anyedge, v0x1e090c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e090c0_0;
    %nor/r;
    %assign/vec4 v0x1e090c0_0, 0;
    %wait E_0x1dd58a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e06100;
T_3 ;
    %fork t_1, S_0x1e063a0;
    %jmp t_0;
    .scope S_0x1e063a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e06600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e06e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06c60_0, 0;
    %assign/vec4 v0x1e06bc0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dc09f0;
    %load/vec4 v0x1e06600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e06600_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e06e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06c60_0, 0;
    %assign/vec4 v0x1e06bc0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1dd5d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e069e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dd5b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e06bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e06d00_0, 0;
    %assign/vec4 v0x1e06e70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e06100;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ddad40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e090c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ddad40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e08da0_0;
    %inv;
    %store/vec4 v0x1e08da0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ddad40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e06dd0_0, v0x1e09220_0, v0x1e08bc0_0, v0x1e08c60_0, v0x1e08d00_0, v0x1e08e40_0, v0x1e08f80_0, v0x1e08ee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ddad40;
T_7 ;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ddad40;
T_8 ;
    %wait E_0x1dd5b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e09020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e09020_0, 4, 32;
    %load/vec4 v0x1e09160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e09020_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e09020_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e09020_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e08f80_0;
    %load/vec4 v0x1e08f80_0;
    %load/vec4 v0x1e08ee0_0;
    %xor;
    %load/vec4 v0x1e08f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e09020_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e09020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e09020_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/kmap2/iter0/response4/top_module.sv";
