CPLD, 72 Macrocells, 1600 Usable Gates
CPLD
http://www.xilinx.com/support/documentation/data_sheets/ds057.pdf


	         +-----------+
	      P1 |[ 1]   [64]| I/O/GSR
	I/O/GTS2 |[ 2]   [63]| P63
	     VCC |[ 3]   [62]| P62
	      P4 |[ 4]   [61]| P61
	I/O/GTS1 |[ 5]   [60]| P60
	      P6 |[ 6]   [59]| P59
	      P7 |[ 7]   [58]| P58
	      P8 |[ 8]   [57]| P57
	      P9 |[ 9]   [56]| P56
	     P10 |[10]   [55]| VCCIO
	     P11 |[11]   [54]| GND
	     P12 |[12]   [53]| TDO
	     P13 |[13]   [52]| P52
	     GND |[14]   [51]| P51
	I/O/GCK1 |[15]   [50]| P50
	I/O/GCK2 |[16]   [49]| P49
	I/O/GCK3 |[17]   [48]| P48
	     P18 |[18]   [47]| P47
	     P19 |[19]   [46]| P46
	     P20 |[20]   [45]| P45
	     GND |[21]   [44]| P44
	     P22 |[22]   [43]| P43
	     P23 |[23]   [42]| P42
	     P24 |[24]   [41]| GND
	     P25 |[25]   [40]| P40
	   VCCIO |[26]   [39]| P39
	     P27 |[27]   [38]| P38
	     TDI |[28]   [37]| VCC
	     TMS |[29]   [36]| P36
	     TCK |[30]   [35]| P35
	     P31 |[31]   [34]| P34
	     P32 |[32]   [33]| P33
	         +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/CPLD_Xilinx.kicad_sym