// Seed: 2719220552
`default_nettype wire
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output reg id_8,
    input logic id_9,
    output id_10,
    input id_11
);
  always @(posedge id_0, id_0) begin
    id_10 = 1 < 1;
    id_8 <= 1'b0;
  end
  type_19 id_12 (
      .id_0(id_0),
      .id_1(1 ? id_11 : id_7),
      .id_2(1'b0),
      .id_3()
  );
  assign id_10 = 1;
endmodule
