
*** Running vivado
    with args -log parkingMaster.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source parkingMaster.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source parkingMaster.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 989.957 ; gain = 0.000
Command: synth_design -top parkingMaster -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47576
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'parkingMaster' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:23]
INFO: [Synth 8-6157] synthesizing module 'payCheck' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/payCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payCheck' (1#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/payCheck.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:176]
INFO: [Synth 8-6155] done synthesizing module 'parkingMaster' (2#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [Synth 8-327] inferring latch for variable 'seg_cath_reg' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'sseg_reg' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/parkingMaster.v:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input   16 Bit        Muxes := 1     
	   9 Input   13 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:02:00 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:02:00 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:02:00 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gate_OBUF with 1st driver pin 'gate_OBUF_inst_i_1/O' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/payCheck.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gate_OBUF with 2nd driver pin 'gate_OBUF_inst_i_2/O' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.srcs/sources_1/new/payCheck.v:28]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     6|
|6     |LUT4   |     4|
|7     |LUT5   |     5|
|8     |LUT6   |     3|
|9     |FDRE   |    21|
|10    |LD     |     3|
|11    |IBUF   |    18|
|12    |OBUF   |    14|
|13    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    98|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:02:05 . Memory (MB): peak = 989.957 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 989.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 989.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:02:26 . Memory (MB): peak = 989.957 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/Parking Garage2/Parking Garage2.runs/synth_1/parkingMaster.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file parkingMaster_utilization_synth.rpt -pb parkingMaster_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 00:59:45 2021...
