<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__endor__intc__rd__status__hix.html">cvmx_endor_intc_rd_status_hix</a>::<a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html">cvmx_endor_intc_rd_status_hix_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s Struct Reference</h1><!-- doxytag: class="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-endor-defs_8h_source.html">cvmx-endor-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ab1bee02b214cd401c67fc976cc609aa3">ulfe</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aed5621a100a36cdd52bbd51c4047c785">rachsnif</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a50a2ac45f5f85175987e80ed97e9f969">dftdm</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#af7458355dadf83693bdacf3aa2635663">turbo</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a602e6bbb24b107150a6ce1fb5bff97e0">turbo_hq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a298b8176ac3ed3e8a66829e792e053a3">vitbdec</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#add63fb28e7a1e87511bbd01efd2b5d34">lteenc_tb0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7df1d84ebfab48386a5cd7ba8a7dc809">lteenc_tb1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a1c12fc1acc4566d924c7778ae17a5623">ifftpapr_0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7595dd6382b390b71b487a7e30689b57">ifftpapr_1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae04b875cbb2febf04f82c79e3389e2ce">ifftpapr_rm</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aea4b1fdc1a0f67b7c2816ded237e49b5">t1_ext</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a16c931e342eed915fb91539844b98dde">t1_int</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#afd0da1960c2941618a3ab08f77134f28">t2_ext</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aacb7a61d101aa60b79b29bc11d3cb589">t2_harq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a0de2183f214fb3ea0c6cde998dd48e76">t2_int</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ac14094fd0da1fa5d6a1cbfc62578076a">t3_ext</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44ba8c12bbc1d3604a5926cb12f89d16">t3_int</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae52ce8093c5aa522038982686e9cb6f5">axi_tx</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44235ffa444495afe53faae358ec3c4c">axi_rx0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aeb390c2f5fbfb4f62074a08e53da7f33">axi_rx1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a89424a3d830e384bf962f2f2c52d278c">axi_rx1_harq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a5b1a4ced1a3b769f070c13d746114071">t3_rfif_0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a90f1f23c4e4a2b2f28f8fa21bf4fb056">t3_rfif_1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ad5973ec56ea7418ac1af94d9187d8b82">reserved_24_31</a>: 8</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a44235ffa444495afe53faae358ec3c4c"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx0" ref="a44235ffa444495afe53faae358ec3c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44235ffa444495afe53faae358ec3c4c">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb390c2f5fbfb4f62074a08e53da7f33"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx1" ref="aeb390c2f5fbfb4f62074a08e53da7f33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aeb390c2f5fbfb4f62074a08e53da7f33">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a89424a3d830e384bf962f2f2c52d278c"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx1_harq" ref="a89424a3d830e384bf962f2f2c52d278c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a89424a3d830e384bf962f2f2c52d278c">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_rx1_harq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae52ce8093c5aa522038982686e9cb6f5"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_tx" ref="ae52ce8093c5aa522038982686e9cb6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae52ce8093c5aa522038982686e9cb6f5">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::axi_tx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a50a2ac45f5f85175987e80ed97e9f969"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::dftdm" ref="a50a2ac45f5f85175987e80ed97e9f969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a50a2ac45f5f85175987e80ed97e9f969">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::dftdm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c12fc1acc4566d924c7778ae17a5623"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_0" ref="a1c12fc1acc4566d924c7778ae17a5623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a1c12fc1acc4566d924c7778ae17a5623">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7595dd6382b390b71b487a7e30689b57"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_1" ref="a7595dd6382b390b71b487a7e30689b57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7595dd6382b390b71b487a7e30689b57">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae04b875cbb2febf04f82c79e3389e2ce"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_rm" ref="ae04b875cbb2febf04f82c79e3389e2ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae04b875cbb2febf04f82c79e3389e2ce">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ifftpapr_rm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add63fb28e7a1e87511bbd01efd2b5d34"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::lteenc_tb0" ref="add63fb28e7a1e87511bbd01efd2b5d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#add63fb28e7a1e87511bbd01efd2b5d34">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::lteenc_tb0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7df1d84ebfab48386a5cd7ba8a7dc809"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::lteenc_tb1" ref="a7df1d84ebfab48386a5cd7ba8a7dc809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7df1d84ebfab48386a5cd7ba8a7dc809">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::lteenc_tb1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed5621a100a36cdd52bbd51c4047c785"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::rachsnif" ref="aed5621a100a36cdd52bbd51c4047c785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aed5621a100a36cdd52bbd51c4047c785">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::rachsnif</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5973ec56ea7418ac1af94d9187d8b82"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::reserved_24_31" ref="ad5973ec56ea7418ac1af94d9187d8b82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ad5973ec56ea7418ac1af94d9187d8b82">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::reserved_24_31</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aea4b1fdc1a0f67b7c2816ded237e49b5"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t1_ext" ref="aea4b1fdc1a0f67b7c2816ded237e49b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aea4b1fdc1a0f67b7c2816ded237e49b5">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t1_ext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a16c931e342eed915fb91539844b98dde"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t1_int" ref="a16c931e342eed915fb91539844b98dde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a16c931e342eed915fb91539844b98dde">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t1_int</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd0da1960c2941618a3ab08f77134f28"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_ext" ref="afd0da1960c2941618a3ab08f77134f28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#afd0da1960c2941618a3ab08f77134f28">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_ext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aacb7a61d101aa60b79b29bc11d3cb589"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_harq" ref="aacb7a61d101aa60b79b29bc11d3cb589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aacb7a61d101aa60b79b29bc11d3cb589">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_harq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0de2183f214fb3ea0c6cde998dd48e76"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_int" ref="a0de2183f214fb3ea0c6cde998dd48e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a0de2183f214fb3ea0c6cde998dd48e76">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t2_int</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac14094fd0da1fa5d6a1cbfc62578076a"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_ext" ref="ac14094fd0da1fa5d6a1cbfc62578076a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ac14094fd0da1fa5d6a1cbfc62578076a">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_ext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a44ba8c12bbc1d3604a5926cb12f89d16"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_int" ref="a44ba8c12bbc1d3604a5926cb12f89d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44ba8c12bbc1d3604a5926cb12f89d16">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_int</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b1a4ced1a3b769f070c13d746114071"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_rfif_0" ref="a5b1a4ced1a3b769f070c13d746114071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a5b1a4ced1a3b769f070c13d746114071">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_rfif_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f1f23c4e4a2b2f28f8fa21bf4fb056"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_rfif_1" ref="a90f1f23c4e4a2b2f28f8fa21bf4fb056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a90f1f23c4e4a2b2f28f8fa21bf4fb056">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::t3_rfif_1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7458355dadf83693bdacf3aa2635663"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::turbo" ref="af7458355dadf83693bdacf3aa2635663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#af7458355dadf83693bdacf3aa2635663">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::turbo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a602e6bbb24b107150a6ce1fb5bff97e0"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::turbo_hq" ref="a602e6bbb24b107150a6ce1fb5bff97e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a602e6bbb24b107150a6ce1fb5bff97e0">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::turbo_hq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1bee02b214cd401c67fc976cc609aa3"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ulfe" ref="ab1bee02b214cd401c67fc976cc609aa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ab1bee02b214cd401c67fc976cc609aa3">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::ulfe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a298b8176ac3ed3e8a66829e792e053a3"></a><!-- doxytag: member="cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::vitbdec" ref="a298b8176ac3ed3e8a66829e792e053a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a298b8176ac3ed3e8a66829e792e053a3">cvmx_endor_intc_rd_status_hix::cvmx_endor_intc_rd_status_hix_s::vitbdec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-endor-defs_8h_source.html">cvmx-endor-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
