<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4179" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4179{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4179{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4179{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4179{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_4179{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4179{left:70px;bottom:1033px;letter-spacing:-0.09px;}
#t7_4179{left:156px;bottom:1033px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t8_4179{left:70px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_4179{left:70px;bottom:994px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_4179{left:70px;bottom:967px;}
#tb_4179{left:96px;bottom:971px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_4179{left:96px;bottom:954px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#td_4179{left:70px;bottom:928px;}
#te_4179{left:96px;bottom:931px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_4179{left:96px;bottom:914px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tg_4179{left:96px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_4179{left:96px;bottom:873px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#ti_4179{left:70px;bottom:847px;}
#tj_4179{left:96px;bottom:850px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_4179{left:70px;bottom:824px;}
#tl_4179{left:96px;bottom:827px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tm_4179{left:96px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_4179{left:70px;bottom:784px;}
#to_4179{left:96px;bottom:787px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tp_4179{left:96px;bottom:763px;}
#tq_4179{left:122px;bottom:763px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tr_4179{left:122px;bottom:746px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ts_4179{left:122px;bottom:729px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#tt_4179{left:70px;bottom:703px;}
#tu_4179{left:96px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_4179{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_4179{left:96px;bottom:673px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_4179{left:96px;bottom:656px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#ty_4179{left:70px;bottom:606px;letter-spacing:-0.1px;}
#tz_4179{left:156px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_4179{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#t11_4179{left:70px;bottom:567px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t12_4179{left:346px;bottom:533px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t13_4179{left:77px;bottom:510px;letter-spacing:-0.13px;}
#t14_4179{left:153px;bottom:510px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t15_4179{left:234px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t16_4179{left:525px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t17_4179{left:98px;bottom:486px;}
#t18_4179{left:141px;bottom:486px;letter-spacing:-0.13px;}
#t19_4179{left:234px;bottom:486px;}
#t1a_4179{left:301px;bottom:486px;letter-spacing:-0.11px;}
#t1b_4179{left:301px;bottom:464px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1c_4179{left:301px;bottom:448px;letter-spacing:-0.1px;word-spacing:-0.62px;}
#t1d_4179{left:301px;bottom:431px;letter-spacing:-0.11px;}
#t1e_4179{left:301px;bottom:414px;letter-spacing:-0.11px;}
#t1f_4179{left:301px;bottom:393px;letter-spacing:-0.11px;}
#t1g_4179{left:301px;bottom:376px;letter-spacing:-0.12px;}
#t1h_4179{left:301px;bottom:359px;letter-spacing:-0.13px;}
#t1i_4179{left:98px;bottom:334px;}
#t1j_4179{left:141px;bottom:334px;letter-spacing:-0.16px;}
#t1k_4179{left:234px;bottom:334px;}
#t1l_4179{left:301px;bottom:334px;letter-spacing:-0.11px;}
#t1m_4179{left:301px;bottom:313px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4179{left:301px;bottom:292px;letter-spacing:-0.11px;}
#t1o_4179{left:98px;bottom:267px;}
#t1p_4179{left:141px;bottom:267px;letter-spacing:-0.2px;}
#t1q_4179{left:234px;bottom:267px;}
#t1r_4179{left:301px;bottom:267px;letter-spacing:-0.12px;}
#t1s_4179{left:301px;bottom:246px;letter-spacing:-0.12px;}
#t1t_4179{left:98px;bottom:221px;}
#t1u_4179{left:141px;bottom:221px;letter-spacing:-0.15px;}
#t1v_4179{left:234px;bottom:221px;}
#t1w_4179{left:301px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_4179{left:301px;bottom:200px;letter-spacing:-0.12px;}
#t1y_4179{left:98px;bottom:176px;}
#t1z_4179{left:141px;bottom:176px;letter-spacing:-0.14px;}
#t20_4179{left:234px;bottom:176px;}
#t21_4179{left:301px;bottom:176px;letter-spacing:-0.12px;}
#t22_4179{left:301px;bottom:154px;letter-spacing:-0.12px;}

.s1_4179{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4179{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4179{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4179{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4179{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4179{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4179{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4179{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4179{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4179" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4179Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4179" style="-webkit-user-select: none;"><object width="935" height="1210" data="4179/4179.svg" type="image/svg+xml" id="pdf4179" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4179" class="t s1_4179">Vol. 3C </span><span id="t2_4179" class="t s1_4179">33-17 </span>
<span id="t3_4179" class="t s2_4179">INTEL® PROCESSOR TRACE </span>
<span id="t4_4179" class="t s3_4179">33.2.8 </span><span id="t5_4179" class="t s3_4179">Enabling and Configuration MSRs </span>
<span id="t6_4179" class="t s4_4179">33.2.8.1 </span><span id="t7_4179" class="t s4_4179">General Considerations </span>
<span id="t8_4179" class="t s5_4179">Trace packet generation is enabled and configured by a collection of model-specific registers (MSRs), which are </span>
<span id="t9_4179" class="t s5_4179">detailed below. Some notes on the configuration MSR behavior: </span>
<span id="ta_4179" class="t s6_4179">• </span><span id="tb_4179" class="t s5_4179">If Intel Processor Trace is not supported by the processor (see Section 33.3.1), RDMSR or WRMSR of the </span>
<span id="tc_4179" class="t s5_4179">IA32_RTIT_* MSRs will cause #GP. </span>
<span id="td_4179" class="t s6_4179">• </span><span id="te_4179" class="t s5_4179">A WRMSR to any of the IA32_RTIT_* configuration MSRs while packet generation is enabled </span>
<span id="tf_4179" class="t s5_4179">(IA32_RTIT_CTL.TraceEn=1) will generate a #GP exception. Packet generation must be disabled before the </span>
<span id="tg_4179" class="t s5_4179">configuration MSRs can be changed. </span>
<span id="th_4179" class="t s5_4179">Note: Software may write the same value back to IA32_RTIT_CTL without #GP, even if TraceEn=1. </span>
<span id="ti_4179" class="t s6_4179">• </span><span id="tj_4179" class="t s5_4179">All configuration MSRs for Intel PT are duplicated per logical processor </span>
<span id="tk_4179" class="t s6_4179">• </span><span id="tl_4179" class="t s5_4179">For each configuration MSR, any MSR write that attempts to change bits marked reserved, or utilize encodings </span>
<span id="tm_4179" class="t s5_4179">marked reserved, will cause a #GP fault. </span>
<span id="tn_4179" class="t s6_4179">• </span><span id="to_4179" class="t s5_4179">All configuration MSRs for Intel PT are cleared on a warm or cold RESET. </span>
<span id="tp_4179" class="t s5_4179">— </span><span id="tq_4179" class="t s5_4179">If CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 1, only the TraceEn bit is cleared on warm RESET; though this </span>
<span id="tr_4179" class="t s5_4179">may have the impact of clearing other bits in IA32_RTIT_STATUS. Other MSR values of the trace configu- </span>
<span id="ts_4179" class="t s5_4179">ration MSRs are preserved on warm RESET. </span>
<span id="tt_4179" class="t s6_4179">• </span><span id="tu_4179" class="t s5_4179">The semantics of MSR writes to trace configuration MSRs in this chapter generally apply to explicit WRMSR to </span>
<span id="tv_4179" class="t s5_4179">these registers, using VMexit or VM entry MSR load list to these MSRs, XRSTORS with requested feature bit </span>
<span id="tw_4179" class="t s5_4179">map including XSAVE map component of state_8 (corresponding to IA32_XSS[bit 8]), and the write to </span>
<span id="tx_4179" class="t s5_4179">IA32_RTIT_CTL.TraceEn by XSAVES (Section 33.3.5.2). </span>
<span id="ty_4179" class="t s4_4179">33.2.8.2 </span><span id="tz_4179" class="t s4_4179">IA32_RTIT_CTL MSR </span>
<span id="t10_4179" class="t s5_4179">IA32_RTIT_CTL, at address 570H, is the primary enable and control MSR for trace packet generation. Bit positions </span>
<span id="t11_4179" class="t s5_4179">are listed in Table 33-6. </span>
<span id="t12_4179" class="t s7_4179">Table 33-6. IA32_RTIT_CTL MSR </span>
<span id="t13_4179" class="t s8_4179">Position </span><span id="t14_4179" class="t s8_4179">Bit Name </span><span id="t15_4179" class="t s8_4179">At Reset </span><span id="t16_4179" class="t s8_4179">Bit Description </span>
<span id="t17_4179" class="t s9_4179">0 </span><span id="t18_4179" class="t s9_4179">TraceEn </span><span id="t19_4179" class="t s9_4179">0 </span><span id="t1a_4179" class="t s9_4179">If 1, enables tracing; else tracing is disabled. </span>
<span id="t1b_4179" class="t s9_4179">When this bit transitions from 1 to 0, all buffered packets are flushed out of internal buffers. </span>
<span id="t1c_4179" class="t s9_4179">A further store, fence, or architecturally serializing instruction may be required to ensure that </span>
<span id="t1d_4179" class="t s9_4179">packet data can be observed at the trace endpoint. See Section 33.2.8.3 for details of </span>
<span id="t1e_4179" class="t s9_4179">enabling and disabling packet generation. </span>
<span id="t1f_4179" class="t s9_4179">Note that the processor will clear this bit on #SMI (Section 33.2.9.3) and warm reset. Other </span>
<span id="t1g_4179" class="t s9_4179">MSR bits of IA32_RTIT_CTL (and other trace configuration MSRs) are not impacted by these </span>
<span id="t1h_4179" class="t s9_4179">events. </span>
<span id="t1i_4179" class="t s9_4179">1 </span><span id="t1j_4179" class="t s9_4179">CYCEn </span><span id="t1k_4179" class="t s9_4179">0 </span><span id="t1l_4179" class="t s9_4179">0: Disables CYC Packet (see Section 33.4.2.14). </span>
<span id="t1m_4179" class="t s9_4179">1: Enables CYC Packet. </span>
<span id="t1n_4179" class="t s9_4179">This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0. </span>
<span id="t1o_4179" class="t s9_4179">2 </span><span id="t1p_4179" class="t s9_4179">OS </span><span id="t1q_4179" class="t s9_4179">0 </span><span id="t1r_4179" class="t s9_4179">0: Packet generation is disabled when CPL = 0. </span>
<span id="t1s_4179" class="t s9_4179">1: Packet generation may be enabled when CPL = 0. </span>
<span id="t1t_4179" class="t s9_4179">3 </span><span id="t1u_4179" class="t s9_4179">User </span><span id="t1v_4179" class="t s9_4179">0 </span><span id="t1w_4179" class="t s9_4179">0: Packet generation is disabled when CPL &gt; 0. </span>
<span id="t1x_4179" class="t s9_4179">1: Packet generation may be enabled when CPL &gt; 0. </span>
<span id="t1y_4179" class="t s9_4179">4 </span><span id="t1z_4179" class="t s9_4179">PwrEvtEn </span><span id="t20_4179" class="t s9_4179">0 </span><span id="t21_4179" class="t s9_4179">0: Power Event Trace packets are disabled. </span>
<span id="t22_4179" class="t s9_4179">1: Power Event Trace packets are enabled (see Section 33.2.3, “Power Event Tracing”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
