

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.142 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_465_3  |       65|     3841|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     76|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    145|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln465_fu_149_p2               |         +|   0|  0|  12|          12|           1|
    |and_ln476_1_fu_193_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_2_fu_187_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_4_fu_199_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_fu_181_p2               |       and|   0|  0|   1|           1|           1|
    |ap_condition_126                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op38_read_state2     |       and|   0|  0|   1|           1|           1|
    |icmp_ln465_fu_143_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln477_fu_163_p2              |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln478_fu_175_p2              |      icmp|   0|  0|  17|          17|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln477_fu_169_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          67|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125  |  13|          3|   24|         72|
    |ap_sig_allocacmp_x_13                           |   9|          2|   12|         24|
    |outLayer1_blk_n                                 |   9|          2|    1|          2|
    |outLayer2_blk_n                                 |   9|          2|    1|          2|
    |srcLayer2x_blk_n                                |   9|          2|    1|          2|
    |x_fu_66                                         |   9|          2|   12|         24|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  76|         17|   53|        130|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |and_ln476_4_reg_221                             |   1|   0|    1|          0|
    |ap_CS_fsm                                       |   1|   0|    1|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_218_in_in_reg_125  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125  |  24|   0|   24|          0|
    |icmp_ln465_reg_217                              |   1|   0|    1|          0|
    |x_fu_66                                         |  12|   0|   12|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  67|   0|   67|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|outLayer1_dout             |   in|   24|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_num_data_valid   |   in|    3|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_fifo_cap         |   in|    3|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_empty_n          |   in|    1|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_read             |  out|    1|     ap_fifo|                                                    outLayer1|       pointer|
|srcLayer2x_dout            |   in|   24|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_num_data_valid  |   in|    3|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_fifo_cap        |   in|    3|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_empty_n         |   in|    1|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_read            |  out|    1|     ap_fifo|                                                   srcLayer2x|       pointer|
|outLayer2_din              |  out|   24|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_num_data_valid   |   in|    3|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_fifo_cap         |   in|    3|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_full_n           |   in|    1|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_write            |  out|    1|     ap_fifo|                                                    outLayer2|       pointer|
|hwReg_0_val                |   in|   12|   ap_stable|                                                  hwReg_0_val|        scalar|
|layerStartX                |   in|   16|     ap_none|                                                  layerStartX|        scalar|
|add71                      |   in|   17|     ap_none|                                                        add71|        scalar|
|notrhs                     |   in|    1|     ap_none|                                                       notrhs|        scalar|
|rev5                       |   in|    1|     ap_none|                                                         rev5|        scalar|
|empty                      |   in|    1|     ap_none|                                                        empty|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

