<root><simulation><result_generated_time />2023-05-24 01:12:40<layer><layer_spec />{'B': 1, 'K': 2, 'C': 64, 'OY': 388, 'OX': 388, 'IY': 388, 'IX': 388, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19269632<total_data_size_element />{'W': 128, 'I': 9634816, 'O': 301088}<total_data_reuse />{'W': 150544, 'I': 2.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 2, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 2), ('C', 2), ('C', 2), ('OX', 97), ('OY', 194)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 2), ('C', 2), ('C', 2)], [('OX', 97)], [('OY', 194)]]<O />[[('OY', 2), ('OX', 2), ('OX', 2), ('C', 2), ('C', 2)], [('OX', 97)], [('OY', 194)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 150544, 1, 1], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 1024, 1024], 'I': [256, 397312, 77078528], 'O': [64, 12416, 2408704], 'O_partial': [64, 0, 0], 'O_final': [0, 12416, 2408704]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.5, 0.05, 0.0], 'O': [0.12, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.05, 0.0], 'I': [0.5, 0.05, 0.0], 'O': [0.12, 0.05, 0.0]}<effective_mem_size_bit />{'W': [32, 1024, 1024], 'I': [128, 397312, 77078528], 'O': [64, 128, 12416], 'O_partial': [64, 0, 0], 'O_final': [0, 128, 12416]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2408704, 128], [512, 128], [128, 0]]<I />[[9634816, 9634816], [9634816, 9634816], [9634816, 0]]<O />[[(903264, 1204352), (301088, 0)], [(0, 1204352), (301088, 0)], [(0, 301088), (0, 0)]]<O_partial />[[(903264, 1204352), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (301088, 0)], [(0, 1204352), (301088, 0)], [(0, 301088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[301088, 16], [32, 8], [0, 0]]<I />[[1204352, 1204352], [602176, 602176], [37636, 0]]<O />[[(112908, 150544), (37636, 0)], [(0, 75272), (18818, 0)], [(0, 1176), (0, 0)]]<O_partial />[([112908, 150544], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [37636, 0]), ([0, 75272], [18818, 0]), ([0, 1176], [0, 0])]</mem_access_count_word><mac_count><active />19269632<idle />57808896</mac_count></basic_info><energy><total_energy />45098683.9<mem_energy_breakdown><W />[101.2, 1.0, 0.7]<I />[843.7, 29835.9, 50125.5]<O />[105.5, 2243.6, 1566.4]</mem_energy_breakdown><MAC_energy><active_MAC />42123415.6<idle_MAC />2890444.8<total />45013860.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2487<utilization_without_data_loading />0.25<utilization_spatial />0.25<utilization_temporal_with_data_loading />0.9948<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />605344<latency_cycle_without_data_loading />602176<ideal_computing_cycle />602176<data_loading><load_cycle_total />3168<load_cycle_individual />{'W': [32, 32, 0], 'I': [32, 3104, 0]}<load_cycle_combined />{'W': 33, 'I': 3104}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-602175], [-602176, -602176], [-602176, -602176]], 'I': [[-602175], [-526876, 0], [0, -561630]], 'O': [[-602176], [-583358, -526904], [-526904, -597520]]}<mem_stall_cycle_shared />{'W': [[-602175], [-602176, 0], [0, 0]], 'I': [[-602175], [-526876, 0], [0, 0]], 'O': [[-602176], [-583358, -526904], [-526904, -597520]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 1024, 1024], 'I': [256, 397312, 77078528], 'O': [64, 12416, 2408704], 'O_partial': [64, 0, 0], 'O_final': [0, 12416, 2408704]}<data_size_each_level_total />{'W': [4096, 1024, 1024], 'I': [4096, 397312, 77078528], 'O': [512, 12416, 2408704]}<loop_cycles_each_level />{'W': [602176, 602176, 602176], 'I': [32, 3104, 602176], 'O': [32, 3104, 602176]}<top_ir_loop_size />{'W': [18818, 1, 1], 'I': [1, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 2.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [128.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [64.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 2.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [144.0, 144.0], [128.0, 16.0]], 'I': [[8.0, 8.0], [144.0, 144.0], [128.0, 16.0]], 'O': [[8.0, 2.0], [144.0, 144.0], [128.0, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 602176], [602176, 602176, 1], [602176, 602176, 1]], 'I': [[1, 1, 602176], [32, 32, 18818], [3104, 3104, 194]], 'O': [[1, 1, 602176], [32, 32, 18818], [3104, 3104, 194]]}<trans_time_real />{'W': [[0, 1, 602176], [[0, 602176, 1], [32, 602176, 1]], [[32, 602176, 1], [2, 602176, 1]]], 'I': [[0, 1, 602176], [[4, 32, 18818], [32, 32, 18818]], [[3104, 3104, 194], [194, 3104, 194]]], 'O': [[0, 1, 602176], [[1, 32, 18818], [4, 32, 18818]], [[388, 3104, 194], [24, 3104, 194]]]}<single_stall_cycle />{'W': [[-1], [-602176, -602144], [-602144, -602174]], 'I': [[-1], [-28, 0], [0, -2910]], 'O': [[-1], [-31, -28], [-2716, -3080]]}<single_stall_count />{'W': [602175, 0, 0], 'I': [602175, 18817, 193], 'O': [602176, 18818, 194]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [599072, 0], 'O': [75272, 0]}, 1: {'W': [0, 0], 'I': [602144, 599072], 'O': [75272, 75272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3104, -602176], [-526904, -602176]], 1: [[-32, -3104], [-526904, -526904]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.5<mem_area />100.1<mem_area_percentage />99.7 %</area></results><elapsed_time_second />3.875</simulation></root>