Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: GasDetectorSensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GasDetectorSensor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GasDetectorSensor"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : GasDetectorSensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\project\CE202-LC-Lab-Manual\Projects\module 2\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GasDetectorSensor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "D:\project\CE202-LC-Lab-Manual\Projects\module 2\GasDetectorSensor.v".
        A = 5'b00000
        B = 5'b00001
        C = 5'b00010
        D = 5'b00011
        E = 5'b00100
        F = 5'b00101
        G = 5'b00110
        H = 5'b00111
        I = 5'b01000
        J = 5'b01001
        K = 5'b01010
        L = 5'b01011
        M = 5'b01100
        N = 5'b01101
        O = 5'b01110
        P = 5'b01111
        Q = 5'b10001
        R = 5'b10010
        S = 5'b10011
        T = 5'b10100
        U = 5'b10101
        V = 5'b10110
        W = 5'b10111
        X = 5'b11000
        Y = 5'b11001
        Z = 5'b11010
        FIN = 5'b11011
    Found 3-bit register for signal <dout>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 54                                             |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GasDetectorSensor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 3-bit register                                        : 1
# Multiplexers                                         : 11
 3-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 11
 3-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01010 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01011 | 01011
 10101 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10110 | 10101
 10111 | 10110
 11000 | 10111
 11001 | 11000
 11010 | 11001
 11011 | 11010
-------------------

Optimizing unit <GasDetectorSensor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GasDetectorSensor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GasDetectorSensor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 7
# FlipFlops/Latches                : 8
#      FDC                         : 5
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  408000     0%  
 Number of Slice LUTs:                    9  out of  204000     0%  
    Number used as Logic:                 9  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       1  out of      9    11%  
   Number with an unused LUT:             0  out of      9     0%  
   Number of fully used LUT-FF pairs:     8  out of      9    88%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    600     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.178ns (Maximum Frequency: 849.185MHz)
   Minimum input arrival time before clock: 0.625ns
   Maximum output required time after clock: 0.511ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.178ns (frequency: 849.185MHz)
  Total number of paths / destination ports: 48 / 11
-------------------------------------------------------------------------
Delay:               1.178ns (Levels of Logic = 1)
  Source:            state_FSM_FFd3 (FF)
  Destination:       dout2_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd3 to dout2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.232   0.461  state_FSM_FFd3 (state_FSM_FFd3)
     LUT3:I0->O            3   0.043   0.289  _n0100_inv1 (_n0100_inv)
     FDCE:CE                   0.153          dout2_0
    ----------------------------------------
    Total                      1.178ns (0.428ns logic, 0.750ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            din (PAD)
  Destination:       state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: din to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.582  din_IBUF (din_IBUF)
     LUT6:I0->O            1   0.043   0.000  state_FSM_FFd4-In1 (state_FSM_FFd4-In)
     FDC:D                    -0.001          state_FSM_FFd4
    ----------------------------------------
    Total                      0.625ns (0.043ns logic, 0.582ns route)
                                       (6.9% logic, 93.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.511ns (Levels of Logic = 1)
  Source:            dout2_2 (FF)
  Destination:       dout<2> (PAD)
  Source Clock:      clk rising

  Data Path: dout2_2 to dout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.232   0.279  dout2_2 (dout2_2)
     OBUF:I->O                 0.000          dout_2_OBUF (dout<2>)
    ----------------------------------------
    Total                      0.511ns (0.232ns logic, 0.279ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.178|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.10 secs
 
--> 

Total memory usage is 4689048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

