Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 17 16:15:19 2021
| Host         : 612-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.290        0.000                      0                   96        0.153        0.000                      0                   96        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.290        0.000                      0                   96        0.153        0.000                      0                   96        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.828ns (18.502%)  route 3.647ns (81.498%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.168     8.484    cnt[31]_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.608 r  cnt[31]_i_1/O
                         net (fo=32, routed)          1.223     9.831    cnt[31]_i_1_n_0
    SLICE_X2Y124         FDCE                                         r  cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.275    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y124         FDCE (Setup_fdce_C_CE)      -0.169    15.121    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.828ns (18.502%)  route 3.647ns (81.498%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.168     8.484    cnt[31]_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.608 r  cnt[31]_i_1/O
                         net (fo=32, routed)          1.223     9.831    cnt[31]_i_1_n_0
    SLICE_X2Y124         FDCE                                         r  cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.275    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y124         FDCE (Setup_fdce_C_CE)      -0.169    15.121    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.273%)  route 3.468ns (80.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.168     8.484    cnt[31]_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.608 r  cnt[31]_i_1/O
                         net (fo=32, routed)          1.044     9.652    cnt[31]_i_1_n_0
    SLICE_X0Y125         FDCE                                         r  cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.205    15.069    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.273%)  route 3.468ns (80.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.168     8.484    cnt[31]_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.608 r  cnt[31]_i_1/O
                         net (fo=32, routed)          1.044     9.652    cnt[31]_i_1_n_0
    SLICE_X0Y125         FDCE                                         r  cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.205    15.069    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.273%)  route 3.468ns (80.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.168     8.484    cnt[31]_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.608 r  cnt[31]_i_1/O
                         net (fo=32, routed)          1.044     9.652    cnt[31]_i_1_n_0
    SLICE_X0Y125         FDCE                                         r  cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.205    15.069    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.828ns (19.763%)  route 3.362ns (80.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.765     9.081    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.205 r  led[7]_i_1/O
                         net (fo=16, routed)          0.340     9.545    led[7]_i_1_n_0
    SLICE_X1Y126         FDPE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.577    15.052    clk_IBUF_BUFG
    SLICE_X1Y126         FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y126         FDPE (Setup_fdpe_C_CE)      -0.205    15.071    led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.828ns (19.763%)  route 3.362ns (80.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.765     9.081    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.205 r  led[7]_i_1/O
                         net (fo=16, routed)          0.340     9.545    led[7]_i_1_n_0
    SLICE_X1Y126         FDPE                                         r  led_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.577    15.052    clk_IBUF_BUFG
    SLICE_X1Y126         FDPE                                         r  led_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y126         FDPE (Setup_fdpe_C_CE)      -0.205    15.071    led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.828ns (19.763%)  route 3.362ns (80.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.765     9.081    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.205 r  led[7]_i_1/O
                         net (fo=16, routed)          0.340     9.545    led[7]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.577    15.052    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y126         FDCE (Setup_fdce_C_CE)      -0.205    15.071    led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.828ns (19.763%)  route 3.362ns (80.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.765     9.081    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.205 r  led[7]_i_1/O
                         net (fo=16, routed)          0.340     9.545    led[7]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  led_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.577    15.052    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y126         FDCE (Setup_fdce_C_CE)      -0.205    15.071    led_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.828ns (19.763%)  route 3.362ns (80.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.699     5.355    clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.811 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.623    cnt_reg_n_0_[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.445     7.193    cnt[31]_i_9_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.317 f  cnt[31]_i_4/O
                         net (fo=33, routed)          1.765     9.081    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.205 r  led[7]_i_1/O
                         net (fo=16, routed)          0.340     9.545    led[7]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.577    15.052    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y126         FDCE (Setup_fdce_C_CE)      -0.205    15.071    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  led_reg[1]/Q
                         net (fo=2, routed)           0.071     1.778    led_OBUF[1]
    SLICE_X0Y126         FDCE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[2]_lopt_replica/C
                         clock pessimism             -0.503     1.579    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.046     1.625    led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  led_reg[4]/Q
                         net (fo=2, routed)           0.115     1.822    led_OBUF[4]
    SLICE_X0Y126         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[5]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.071     1.637    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  led_reg[1]/Q
                         net (fo=2, routed)           0.124     1.831    led_OBUF[1]
    SLICE_X1Y126         FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.075     1.641    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.128     1.694 r  led_reg[5]/Q
                         net (fo=2, routed)           0.124     1.818    led_OBUF[5]
    SLICE_X1Y126         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[6]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.018     1.597    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  led_reg[4]/Q
                         net (fo=2, routed)           0.175     1.882    led_OBUF[4]
    SLICE_X0Y126         FDCE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[5]_lopt_replica/C
                         clock pessimism             -0.516     1.566    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.076     1.642    led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.330%)  route 0.117ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128     1.694 r  led_reg[7]/Q
                         net (fo=2, routed)           0.117     1.811    led_OBUF[7]
    SLICE_X1Y126         FDPE                                         r  led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X1Y126         FDPE                                         r  led_reg[0]_lopt_replica/C
                         clock pessimism             -0.516     1.566    
    SLICE_X1Y126         FDPE (Hold_fdpe_C_D)        -0.006     1.560    led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.117%)  route 0.118ns (47.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128     1.694 r  led_reg[7]/Q
                         net (fo=2, routed)           0.118     1.812    led_OBUF[7]
    SLICE_X1Y126         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X1Y126         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X1Y126         FDPE (Hold_fdpe_C_D)        -0.007     1.559    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.596%)  route 0.187ns (59.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.128     1.694 r  led_reg[5]/Q
                         net (fo=2, routed)           0.187     1.881    led_OBUF[5]
    SLICE_X0Y126         FDCE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[6]_lopt_replica/C
                         clock pessimism             -0.516     1.566    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.025     1.591    led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.571    clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.735 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.233     1.968    cnt_reg_n_0_[0]
    SLICE_X2Y118         LUT1 (Prop_lut1_I0_O)        0.045     2.013 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.013    cnt[0]
    SLICE_X2Y118         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.121     1.692    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.880%)  route 0.241ns (63.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  led_reg[3]/Q
                         net (fo=2, routed)           0.241     1.948    led_OBUF[3]
    SLICE_X0Y126         FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  led_reg[4]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.047     1.613    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y122   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y122   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y122   cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_reg[24]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y126   led_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y126   led_reg[0]_lopt_replica/C



