// Seed: 3735185932
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2
    , id_4
);
  assign id_4 = -1;
  localparam id_5 = 1;
  assign id_4 = id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  localparam integer id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd29,
    parameter id_6 = 32'd96,
    parameter id_7 = 32'd18
) (
    input uwire id_0,
    output tri id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire _id_4,
    input uwire id_5,
    input supply1 _id_6,
    input supply1 _id_7,
    input tri0 id_8,
    output tri1 id_9,
    output supply0 id_10,
    input tri id_11,
    input uwire id_12,
    output logic id_13,
    input supply0 id_14,
    output tri id_15,
    input tri id_16,
    output supply0 id_17
);
  if (-1) begin : LABEL_0
    assign id_17 = {1, "", -1'b0} & -1;
  end else begin : LABEL_1
    wire id_19;
  end
  parameter id_20 = 1;
  logic [id_7 : id_4] id_21;
  ;
  logic id_22;
  ;
  module_0 modCall_1 (
      id_5,
      id_16,
      id_3
  );
  if (1) begin : LABEL_2
    logic id_23;
  end
  logic [-1 : id_6] id_24;
  initial begin : LABEL_3
    deassign id_1;
  end
  assign id_9 = 1'b0;
  always
    for (id_2 = id_24; 1; id_13 = -1) begin : LABEL_4
      id_2 <= 1;
      if (id_20) begin : LABEL_5
        `define pp_25 0
      end
      id_2 <= (1 >> id_6);
    end
endmodule
