INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/project_1/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/project_1/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity twiddle_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rotator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/counter/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity butterfly
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delayline
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sim_1/imports/fft/fft_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_tb
