{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464358501150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464358501150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 11:15:00 2016 " "Processing started: Fri May 27 11:15:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464358501150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1464358501150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1464358501150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1464358501578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TX_TB-tb " "Found design unit 1: RS232_TX_TB-tb" {  } { { "RS232_TX_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_TX_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TX_TB " "Found entity 1: RS232_TX_TB" {  } { { "RS232_TX_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_TX_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-flujo " "Found design unit 1: MUX_4_1-flujo" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515207 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515212 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-beh " "Found design unit 1: ROM-beh" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAKETE " "Found design unit 1: PAKETE" {  } { { "Mem.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PAKETE-body " "Found design unit 2: PAKETE-body" {  } { { "Mem.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_FSM_TB-tb " "Found design unit 1: Mem_FSM_TB-tb" {  } { { "Mem_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_FSM_TB " "Found entity 1: Mem_FSM_TB" {  } { { "Mem_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity-beh " "Found design unit 1: Parity-beh" {  } { { "Parity.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity " "Found entity 1: Parity" {  } { { "Parity.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_TB-tb " "Found design unit 1: Parity_TB-tb" {  } { { "Parity_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_TB " "Found entity 1: Parity_TB" {  } { { "Parity_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_FSM-BEH " "Found design unit 1: RS232_FSM-BEH" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515221 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_FSM " "Found entity 1: RS232_FSM" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFER-BEH " "Found design unit 1: DATA_BUFFER-BEH" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515223 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFER " "Found entity 1: DATA_BUFFER" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER-BEH " "Found design unit 1: SHIFT_REGISTER-BEH" {  } { { "SHIFT_REGISTER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER " "Found entity 1: SHIFT_REGISTER" {  } { { "SHIFT_REGISTER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_FSM_TB-TB " "Found design unit 1: RS232_FSM_TB-TB" {  } { { "RS232_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515225 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_FSM_TB " "Found entity 1: RS232_FSM_TB" {  } { { "RS232_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LABORATORIO5-BEH " "Found design unit 1: LABORATORIO5-BEH" {  } { { "Laboratorio5.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515227 ""} { "Info" "ISGN_ENTITY_NAME" "1 LABORATORIO5 " "Found entity 1: LABORATORIO5" {  } { { "Laboratorio5.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_fsm-beh " "Found design unit 1: Mem_fsm-beh" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_fsm " "Found entity 1: Mem_fsm" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX_FSM-BEH " "Found design unit 1: RS232_RX_FSM-BEH" {  } { { "RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_RX_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515230 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX_FSM " "Found entity 1: RS232_RX_FSM" {  } { { "RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_RX_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER_RX-BEH " "Found design unit 1: SHIFT_REGISTER_RX-BEH" {  } { { "SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515231 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER_RX " "Found entity 1: SHIFT_REGISTER_RX" {  } { { "SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/SHIFT_REGISTER_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_checker-beh " "Found design unit 1: Parity_checker-beh" {  } { { "Parity_checker.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_checker.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_checker " "Found entity 1: Parity_checker" {  } { { "Parity_checker.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Parity_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX-BEH " "Found design unit 1: RS232_RX-BEH" {  } { { "RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515234 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX " "Found entity 1: RS232_RX" {  } { { "RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_RX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TX-BEH " "Found design unit 1: RS232_TX-BEH" {  } { { "RS232_TX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_TX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515235 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TX " "Found entity 1: RS232_TX" {  } { { "RS232_TX.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio5_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio5_TB-tb " "Found design unit 1: Laboratorio5_TB-tb" {  } { { "Laboratorio5_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio5_TB " "Found entity 1: Laboratorio5_TB" {  } { { "Laboratorio5_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464358515237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464358515237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_FSM " "Elaborating entity \"Mem_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1464358515303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion Mem_FSM.vhd(126) " "VHDL Process Statement warning at Mem_FSM.vhd(126): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1464358515303 "|Mem_FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direccion Mem_FSM.vhd(88) " "VHDL Process Statement warning at Mem_FSM.vhd(88): inferring latch(es) for signal or variable \"direccion\", which holds its previous value in one or more paths through the process" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ultimo Mem_FSM.vhd(88) " "VHDL Process Statement warning at Mem_FSM.vhd(88): inferring latch(es) for signal or variable \"ultimo\", which holds its previous value in one or more paths through the process" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[0\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[0\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[1\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[1\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[2\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[2\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[3\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[3\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[4\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[4\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[5\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[5\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[6\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[6\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ultimo\[7\] Mem_FSM.vhd(88) " "Inferred latch for \"ultimo\[7\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[0\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[0\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[1\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[1\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[2\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[2\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[3\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[3\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[4\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[4\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[5\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[5\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[6\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[6\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[7\] Mem_FSM.vhd(88) " "Inferred latch for \"direccion\[7\]\" at Mem_FSM.vhd(88)" {  } { { "Mem_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1464358515313 "|Mem_FSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464358515545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 11:15:15 2016 " "Processing ended: Fri May 27 11:15:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464358515545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464358515545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464358515545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1464358515545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464358586816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464358586816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 11:16:26 2016 " "Processing started: Fri May 27 11:16:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464358586816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1464358586816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Laboratorio5 -c Laboratorio5 --netlist_type=sgate " "Command: quartus_npp Laboratorio5 -c Laboratorio5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1464358586816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464358587056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 11:16:27 2016 " "Processing ended: Fri May 27 11:16:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464358587056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464358587056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464358587056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1464358587056 ""}
