// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module meta_merger (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ackEventFifo_V_dout,
        rx_ackEventFifo_V_empty_n,
        rx_ackEventFifo_V_read,
        rx_readEvenFifo_V_dout,
        rx_readEvenFifo_V_empty_n,
        rx_readEvenFifo_V_read,
        tx_appMetaFifo_V_op_s_dout,
        tx_appMetaFifo_V_op_s_empty_n,
        tx_appMetaFifo_V_op_s_read,
        tx_appMetaFifo_V_qpn_dout,
        tx_appMetaFifo_V_qpn_empty_n,
        tx_appMetaFifo_V_qpn_read,
        tx_appMetaFifo_V_add_dout,
        tx_appMetaFifo_V_add_empty_n,
        tx_appMetaFifo_V_add_read,
        tx_appMetaFifo_V_len_dout,
        tx_appMetaFifo_V_len_empty_n,
        tx_appMetaFifo_V_len_read,
        tx_appMetaFifo_V_psn_dout,
        tx_appMetaFifo_V_psn_empty_n,
        tx_appMetaFifo_V_psn_read,
        tx_appMetaFifo_V_val_dout,
        tx_appMetaFifo_V_val_empty_n,
        tx_appMetaFifo_V_val_read,
        tx_appMetaFifo_V_isN_dout,
        tx_appMetaFifo_V_isN_empty_n,
        tx_appMetaFifo_V_isN_read,
        tx_ibhconnTable_req_s_3_din,
        tx_ibhconnTable_req_s_3_full_n,
        tx_ibhconnTable_req_s_3_write,
        tx_ibhMetaFifo_V_op_s_din,
        tx_ibhMetaFifo_V_op_s_full_n,
        tx_ibhMetaFifo_V_op_s_write,
        tx_ibhMetaFifo_V_par_din,
        tx_ibhMetaFifo_V_par_full_n,
        tx_ibhMetaFifo_V_par_write,
        tx_ibhMetaFifo_V_des_din,
        tx_ibhMetaFifo_V_des_full_n,
        tx_ibhMetaFifo_V_des_write,
        tx_ibhMetaFifo_V_psn_din,
        tx_ibhMetaFifo_V_psn_full_n,
        tx_ibhMetaFifo_V_psn_write,
        tx_ibhMetaFifo_V_val_din,
        tx_ibhMetaFifo_V_val_full_n,
        tx_ibhMetaFifo_V_val_write,
        tx_ibhMetaFifo_V_num_din,
        tx_ibhMetaFifo_V_num_full_n,
        tx_ibhMetaFifo_V_num_write,
        tx_exhMetaFifo_V_din,
        tx_exhMetaFifo_V_full_n,
        tx_exhMetaFifo_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv135_lc_2 = 135'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [49:0] rx_ackEventFifo_V_dout;
input   rx_ackEventFifo_V_empty_n;
output   rx_ackEventFifo_V_read;
input  [134:0] rx_readEvenFifo_V_dout;
input   rx_readEvenFifo_V_empty_n;
output   rx_readEvenFifo_V_read;
input  [4:0] tx_appMetaFifo_V_op_s_dout;
input   tx_appMetaFifo_V_op_s_empty_n;
output   tx_appMetaFifo_V_op_s_read;
input  [23:0] tx_appMetaFifo_V_qpn_dout;
input   tx_appMetaFifo_V_qpn_empty_n;
output   tx_appMetaFifo_V_qpn_read;
input  [47:0] tx_appMetaFifo_V_add_dout;
input   tx_appMetaFifo_V_add_empty_n;
output   tx_appMetaFifo_V_add_read;
input  [31:0] tx_appMetaFifo_V_len_dout;
input   tx_appMetaFifo_V_len_empty_n;
output   tx_appMetaFifo_V_len_read;
input  [23:0] tx_appMetaFifo_V_psn_dout;
input   tx_appMetaFifo_V_psn_empty_n;
output   tx_appMetaFifo_V_psn_read;
input  [0:0] tx_appMetaFifo_V_val_dout;
input   tx_appMetaFifo_V_val_empty_n;
output   tx_appMetaFifo_V_val_read;
input  [0:0] tx_appMetaFifo_V_isN_dout;
input   tx_appMetaFifo_V_isN_empty_n;
output   tx_appMetaFifo_V_isN_read;
output  [15:0] tx_ibhconnTable_req_s_3_din;
input   tx_ibhconnTable_req_s_3_full_n;
output   tx_ibhconnTable_req_s_3_write;
output  [4:0] tx_ibhMetaFifo_V_op_s_din;
input   tx_ibhMetaFifo_V_op_s_full_n;
output   tx_ibhMetaFifo_V_op_s_write;
output  [15:0] tx_ibhMetaFifo_V_par_din;
input   tx_ibhMetaFifo_V_par_full_n;
output   tx_ibhMetaFifo_V_par_write;
output  [23:0] tx_ibhMetaFifo_V_des_din;
input   tx_ibhMetaFifo_V_des_full_n;
output   tx_ibhMetaFifo_V_des_write;
output  [23:0] tx_ibhMetaFifo_V_psn_din;
input   tx_ibhMetaFifo_V_psn_full_n;
output   tx_ibhMetaFifo_V_psn_write;
output  [0:0] tx_ibhMetaFifo_V_val_din;
input   tx_ibhMetaFifo_V_val_full_n;
output   tx_ibhMetaFifo_V_val_write;
output  [21:0] tx_ibhMetaFifo_V_num_din;
input   tx_ibhMetaFifo_V_num_full_n;
output   tx_ibhMetaFifo_V_num_write;
output  [134:0] tx_exhMetaFifo_V_din;
input   tx_exhMetaFifo_V_full_n;
output   tx_exhMetaFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ackEventFifo_V_read;
reg rx_readEvenFifo_V_read;
reg tx_appMetaFifo_V_op_s_read;
reg tx_appMetaFifo_V_qpn_read;
reg tx_appMetaFifo_V_add_read;
reg tx_appMetaFifo_V_len_read;
reg tx_appMetaFifo_V_psn_read;
reg tx_appMetaFifo_V_val_read;
reg tx_appMetaFifo_V_isN_read;
reg[15:0] tx_ibhconnTable_req_s_3_din;
reg tx_ibhconnTable_req_s_3_write;
reg[4:0] tx_ibhMetaFifo_V_op_s_din;
reg tx_ibhMetaFifo_V_op_s_write;
reg tx_ibhMetaFifo_V_par_write;
reg[23:0] tx_ibhMetaFifo_V_des_din;
reg tx_ibhMetaFifo_V_des_write;
reg[23:0] tx_ibhMetaFifo_V_psn_din;
reg tx_ibhMetaFifo_V_psn_write;
reg[0:0] tx_ibhMetaFifo_V_val_din;
reg tx_ibhMetaFifo_V_val_write;
reg[21:0] tx_ibhMetaFifo_V_num_din;
reg tx_ibhMetaFifo_V_num_write;
reg[134:0] tx_exhMetaFifo_V_din;
reg tx_exhMetaFifo_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_142_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_458;
wire   [0:0] tmp_56_nbreadreq_fu_156_p3;
reg    ap_predicate_op15_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    io_acc_block_signal_op23;
reg   [0:0] tmp_reg_458_pp0_iter1_reg;
reg   [0:0] tmp_56_reg_488;
wire   [0:0] tmp_58_nbreadreq_fu_170_p9;
reg    ap_predicate_op23_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_reg_458_pp0_iter2_reg;
reg   [0:0] tmp_56_reg_488_pp0_iter2_reg;
reg   [0:0] tmp_58_reg_522;
reg    ap_predicate_op58_write_state4;
wire    io_acc_block_signal_op60;
reg   [0:0] tmp_validPsn_3_reg_558;
reg    ap_predicate_op60_write_state4;
wire    io_acc_block_signal_op62;
reg    ap_predicate_op62_write_state4;
reg    ap_predicate_op65_write_state4;
reg    ap_predicate_op68_write_state4;
wire    io_acc_block_signal_op69;
reg    ap_predicate_op69_write_state4;
reg    ap_predicate_op70_write_state4;
wire    io_acc_block_signal_op74;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    rx_ackEventFifo_V_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_ibhconnTable_req_s_3_blk_n;
reg    tx_ibhMetaFifo_V_op_s_blk_n;
reg    tx_ibhMetaFifo_V_par_blk_n;
reg    tx_ibhMetaFifo_V_des_blk_n;
reg    tx_ibhMetaFifo_V_psn_blk_n;
reg    tx_ibhMetaFifo_V_val_blk_n;
reg    tx_ibhMetaFifo_V_num_blk_n;
reg    tx_exhMetaFifo_V_blk_n;
reg    rx_readEvenFifo_V_blk_n;
reg    tx_appMetaFifo_V_op_s_blk_n;
reg    tx_appMetaFifo_V_qpn_blk_n;
reg    tx_appMetaFifo_V_add_blk_n;
reg    tx_appMetaFifo_V_len_blk_n;
reg    tx_appMetaFifo_V_psn_blk_n;
reg    tx_appMetaFifo_V_val_blk_n;
reg    tx_appMetaFifo_V_isN_blk_n;
wire   [23:0] p_Val2_s_fu_250_p1;
reg   [23:0] p_Val2_s_reg_462;
reg   [23:0] p_Val2_s_reg_462_pp0_iter1_reg;
reg   [23:0] p_Val2_s_reg_462_pp0_iter2_reg;
reg   [23:0] tmp_psn_V_reg_468;
reg   [23:0] tmp_psn_V_reg_468_pp0_iter1_reg;
reg   [23:0] tmp_psn_V_reg_468_pp0_iter2_reg;
reg   [0:0] tmp_validPsn_reg_473;
reg   [0:0] tmp_validPsn_reg_473_pp0_iter1_reg;
reg   [0:0] tmp_validPsn_reg_473_pp0_iter2_reg;
wire   [15:0] tmp_V_fu_272_p1;
reg   [15:0] tmp_V_reg_478;
reg   [15:0] tmp_V_reg_478_pp0_iter1_reg;
reg   [15:0] tmp_V_reg_478_pp0_iter2_reg;
reg   [25:0] tmp_43_i_reg_483;
reg   [25:0] tmp_43_i_reg_483_pp0_iter1_reg;
reg   [25:0] tmp_43_i_reg_483_pp0_iter2_reg;
reg   [134:0] tmp_2_reg_492;
reg   [134:0] tmp_2_reg_492_pp0_iter2_reg;
wire   [4:0] ev_op_code_fu_286_p1;
reg   [4:0] ev_op_code_reg_497;
reg   [4:0] ev_op_code_reg_497_pp0_iter2_reg;
reg   [23:0] ev_qpn_V_reg_502;
reg   [23:0] ev_qpn_V_reg_502_pp0_iter2_reg;
reg   [23:0] ev_psn_V_reg_507;
reg   [23:0] ev_psn_V_reg_507_pp0_iter2_reg;
reg   [0:0] ev_validPsn_reg_512;
reg   [0:0] ev_validPsn_reg_512_pp0_iter2_reg;
reg   [15:0] tmp_V_9_reg_517;
reg   [15:0] tmp_V_9_reg_517_pp0_iter2_reg;
reg   [4:0] tmp_op_code_2_reg_526;
reg   [23:0] tmp_qpn_V_15_reg_535;
reg   [47:0] tmp_addr_V_reg_541;
reg   [31:0] tmp_length_V_reg_546;
reg   [23:0] tmp_psn_V_5_reg_552;
reg   [0:0] tmp_isNak_reg_563;
wire   [15:0] tmp_V_10_fu_356_p1;
reg   [15:0] tmp_V_10_reg_568;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] tmp_numPkg_V_fu_402_p3;
wire   [134:0] tmp_4_fu_411_p8;
wire   [134:0] tmp_1_5_fu_446_p5;
wire   [31:0] ret_V_fu_360_p2;
wire   [0:0] icmp_ln2076_1_fu_380_p2;
wire   [0:0] icmp_ln2076_2_fu_385_p2;
wire   [0:0] or_ln2076_fu_390_p2;
wire   [0:0] icmp_ln2076_fu_375_p2;
wire   [0:0] or_ln2076_1_fu_396_p2;
wire   [21:0] numPkg_V_fu_365_p4;
wire   [134:0] tmp_1_fu_423_p5;
wire   [134:0] tmp_1_3_fu_435_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_458 == 1'd0) & (tmp_56_nbreadreq_fu_156_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ev_op_code_reg_497 <= ev_op_code_fu_286_p1;
        ev_psn_V_reg_507 <= {{rx_readEvenFifo_V_dout[132:109]}};
        ev_qpn_V_reg_502 <= {{rx_readEvenFifo_V_dout[28:5]}};
        ev_validPsn_reg_512 <= rx_readEvenFifo_V_dout[32'd133];
        tmp_V_9_reg_517 <= {{rx_readEvenFifo_V_dout[20:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ev_op_code_reg_497_pp0_iter2_reg <= ev_op_code_reg_497;
        ev_psn_V_reg_507_pp0_iter2_reg <= ev_psn_V_reg_507;
        ev_qpn_V_reg_502_pp0_iter2_reg <= ev_qpn_V_reg_502;
        ev_validPsn_reg_512_pp0_iter2_reg <= ev_validPsn_reg_512;
        p_Val2_s_reg_462_pp0_iter2_reg <= p_Val2_s_reg_462_pp0_iter1_reg;
        tmp_2_reg_492_pp0_iter2_reg <= tmp_2_reg_492;
        tmp_43_i_reg_483_pp0_iter2_reg <= tmp_43_i_reg_483_pp0_iter1_reg;
        tmp_56_reg_488_pp0_iter2_reg <= tmp_56_reg_488;
        tmp_V_9_reg_517_pp0_iter2_reg <= tmp_V_9_reg_517;
        tmp_V_reg_478_pp0_iter2_reg <= tmp_V_reg_478_pp0_iter1_reg;
        tmp_psn_V_reg_468_pp0_iter2_reg <= tmp_psn_V_reg_468_pp0_iter1_reg;
        tmp_reg_458_pp0_iter2_reg <= tmp_reg_458_pp0_iter1_reg;
        tmp_validPsn_reg_473_pp0_iter2_reg <= tmp_validPsn_reg_473_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_142_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_462 <= p_Val2_s_fu_250_p1;
        tmp_43_i_reg_483 <= {{rx_ackEventFifo_V_dout[49:24]}};
        tmp_V_reg_478 <= tmp_V_fu_272_p1;
        tmp_psn_V_reg_468 <= {{rx_ackEventFifo_V_dout[47:24]}};
        tmp_validPsn_reg_473 <= rx_ackEventFifo_V_dout[32'd48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_462_pp0_iter1_reg <= p_Val2_s_reg_462;
        tmp_43_i_reg_483_pp0_iter1_reg <= tmp_43_i_reg_483;
        tmp_V_reg_478_pp0_iter1_reg <= tmp_V_reg_478;
        tmp_psn_V_reg_468_pp0_iter1_reg <= tmp_psn_V_reg_468;
        tmp_reg_458 <= tmp_nbreadreq_fu_142_p3;
        tmp_reg_458_pp0_iter1_reg <= tmp_reg_458;
        tmp_validPsn_reg_473_pp0_iter1_reg <= tmp_validPsn_reg_473;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1))) begin
        tmp_2_reg_492 <= rx_readEvenFifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_458 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_reg_488 <= tmp_56_nbreadreq_fu_156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_56_reg_488 == 1'd0) & (tmp_reg_458_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_58_reg_522 <= tmp_58_nbreadreq_fu_170_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_56_reg_488 == 1'd0) & (tmp_reg_458_pp0_iter1_reg == 1'd0) & (tmp_58_nbreadreq_fu_170_p9 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_10_reg_568 <= tmp_V_10_fu_356_p1;
        tmp_addr_V_reg_541 <= tx_appMetaFifo_V_add_dout;
        tmp_isNak_reg_563 <= tx_appMetaFifo_V_isN_dout;
        tmp_length_V_reg_546 <= tx_appMetaFifo_V_len_dout;
        tmp_op_code_2_reg_526 <= tx_appMetaFifo_V_op_s_dout;
        tmp_psn_V_5_reg_552 <= tx_appMetaFifo_V_psn_dout;
        tmp_qpn_V_15_reg_535 <= tx_appMetaFifo_V_qpn_dout;
        tmp_validPsn_3_reg_558 <= tx_appMetaFifo_V_val_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_142_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ackEventFifo_V_blk_n = rx_ackEventFifo_V_empty_n;
    end else begin
        rx_ackEventFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_142_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ackEventFifo_V_read = 1'b1;
    end else begin
        rx_ackEventFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1))) begin
        rx_readEvenFifo_V_blk_n = rx_readEvenFifo_V_empty_n;
    end else begin
        rx_readEvenFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1))) begin
        rx_readEvenFifo_V_read = 1'b1;
    end else begin
        rx_readEvenFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_add_blk_n = tx_appMetaFifo_V_add_empty_n;
    end else begin
        tx_appMetaFifo_V_add_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_add_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_add_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_isN_blk_n = tx_appMetaFifo_V_isN_empty_n;
    end else begin
        tx_appMetaFifo_V_isN_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_isN_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_isN_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_len_blk_n = tx_appMetaFifo_V_len_empty_n;
    end else begin
        tx_appMetaFifo_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_len_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_len_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_op_s_blk_n = tx_appMetaFifo_V_op_s_empty_n;
    end else begin
        tx_appMetaFifo_V_op_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_op_s_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_op_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_psn_blk_n = tx_appMetaFifo_V_psn_empty_n;
    end else begin
        tx_appMetaFifo_V_psn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_psn_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_psn_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_qpn_blk_n = tx_appMetaFifo_V_qpn_empty_n;
    end else begin
        tx_appMetaFifo_V_qpn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_qpn_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_qpn_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_val_blk_n = tx_appMetaFifo_V_val_empty_n;
    end else begin
        tx_appMetaFifo_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1))) begin
        tx_appMetaFifo_V_val_read = 1'b1;
    end else begin
        tx_appMetaFifo_V_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op70_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op65_write_state4 == 1'b1)))) begin
        tx_exhMetaFifo_V_blk_n = tx_exhMetaFifo_V_full_n;
    end else begin
        tx_exhMetaFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_reg_458_pp0_iter2_reg == 1'd1)) begin
            tx_exhMetaFifo_V_din = tmp_1_5_fu_446_p5;
        end else if ((ap_predicate_op70_write_state4 == 1'b1)) begin
            tx_exhMetaFifo_V_din = tmp_2_reg_492_pp0_iter2_reg;
        end else if ((ap_predicate_op65_write_state4 == 1'b1)) begin
            tx_exhMetaFifo_V_din = tmp_4_fu_411_p8;
        end else begin
            tx_exhMetaFifo_V_din = 'bx;
        end
    end else begin
        tx_exhMetaFifo_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op70_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op65_write_state4 == 1'b1)))) begin
        tx_exhMetaFifo_V_write = 1'b1;
    end else begin
        tx_exhMetaFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_des_blk_n = tx_ibhMetaFifo_V_des_full_n;
    end else begin
        tx_ibhMetaFifo_V_des_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tx_ibhMetaFifo_V_des_din = p_Val2_s_reg_462_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1))) begin
        tx_ibhMetaFifo_V_des_din = ev_qpn_V_reg_502_pp0_iter2_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_des_din = tmp_qpn_V_15_reg_535;
    end else begin
        tx_ibhMetaFifo_V_des_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_des_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_des_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_num_blk_n = tx_ibhMetaFifo_V_num_full_n;
    end else begin
        tx_ibhMetaFifo_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_num_din = 22'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1))) begin
        tx_ibhMetaFifo_V_num_din = tmp_numPkg_V_fu_402_p3;
    end else begin
        tx_ibhMetaFifo_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_num_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_num_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_op_s_blk_n = tx_ibhMetaFifo_V_op_s_full_n;
    end else begin
        tx_ibhMetaFifo_V_op_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tx_ibhMetaFifo_V_op_s_din = 5'd17;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1))) begin
        tx_ibhMetaFifo_V_op_s_din = ev_op_code_reg_497_pp0_iter2_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_op_s_din = tmp_op_code_2_reg_526;
    end else begin
        tx_ibhMetaFifo_V_op_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_op_s_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_op_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_par_blk_n = tx_ibhMetaFifo_V_par_full_n;
    end else begin
        tx_ibhMetaFifo_V_par_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_par_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_par_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_psn_blk_n = tx_ibhMetaFifo_V_psn_full_n;
    end else begin
        tx_ibhMetaFifo_V_psn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_reg_458_pp0_iter2_reg == 1'd1)) begin
            tx_ibhMetaFifo_V_psn_din = tmp_psn_V_reg_468_pp0_iter2_reg;
        end else if ((ap_predicate_op69_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_psn_din = ev_psn_V_reg_507_pp0_iter2_reg;
        end else if ((ap_predicate_op62_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_psn_din = tmp_psn_V_5_reg_552;
        end else if ((ap_predicate_op60_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_psn_din = 24'd0;
        end else begin
            tx_ibhMetaFifo_V_psn_din = 'bx;
        end
    end else begin
        tx_ibhMetaFifo_V_psn_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_psn_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_psn_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_val_blk_n = tx_ibhMetaFifo_V_val_full_n;
    end else begin
        tx_ibhMetaFifo_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_reg_458_pp0_iter2_reg == 1'd1)) begin
            tx_ibhMetaFifo_V_val_din = tmp_validPsn_reg_473_pp0_iter2_reg;
        end else if ((ap_predicate_op69_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_val_din = ev_validPsn_reg_512_pp0_iter2_reg;
        end else if ((ap_predicate_op62_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_val_din = 1'd1;
        end else if ((ap_predicate_op60_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_V_val_din = 1'd0;
        end else begin
            tx_ibhMetaFifo_V_val_din = 'bx;
        end
    end else begin
        tx_ibhMetaFifo_V_val_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op69_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op62_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op60_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_V_val_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_V_val_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op68_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1)))) begin
        tx_ibhconnTable_req_s_3_blk_n = tx_ibhconnTable_req_s_3_full_n;
    end else begin
        tx_ibhconnTable_req_s_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_reg_458_pp0_iter2_reg == 1'd1)) begin
            tx_ibhconnTable_req_s_3_din = tmp_V_reg_478_pp0_iter2_reg;
        end else if ((ap_predicate_op68_write_state4 == 1'b1)) begin
            tx_ibhconnTable_req_s_3_din = tmp_V_9_reg_517_pp0_iter2_reg;
        end else if ((ap_predicate_op58_write_state4 == 1'b1)) begin
            tx_ibhconnTable_req_s_3_din = tmp_V_10_reg_568;
        end else begin
            tx_ibhconnTable_req_s_3_din = 'bx;
        end
    end else begin
        tx_ibhconnTable_req_s_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_458_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op68_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1)))) begin
        tx_ibhconnTable_req_s_3_write = 1'b1;
    end else begin
        tx_ibhconnTable_req_s_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rx_readEvenFifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (rx_ackEventFifo_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (io_acc_block_signal_op74 == 1'b0)) | ((io_acc_block_signal_op69 == 1'b0) & (ap_predicate_op69_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_exhMetaFifo_V_full_n == 1'b0)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state4 == 1'b1)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op65_write_state4 == 1'b1)) | ((io_acc_block_signal_op62 == 1'b0) & (ap_predicate_op62_write_state4 == 1'b1)) | ((io_acc_block_signal_op60 == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_ibhconnTable_req_s_3_full_n == 1'b0)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op58_write_state4 == 1'b1)))) | ((io_acc_block_signal_op23 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rx_readEvenFifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (rx_ackEventFifo_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (io_acc_block_signal_op74 == 1'b0)) | ((io_acc_block_signal_op69 == 1'b0) & (ap_predicate_op69_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_exhMetaFifo_V_full_n == 1'b0)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state4 == 1'b1)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op65_write_state4 == 1'b1)) | ((io_acc_block_signal_op62 == 1'b0) & (ap_predicate_op62_write_state4 == 1'b1)) | ((io_acc_block_signal_op60 == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_ibhconnTable_req_s_3_full_n == 1'b0)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op58_write_state4 == 1'b1)))) | ((io_acc_block_signal_op23 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rx_readEvenFifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (rx_ackEventFifo_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (io_acc_block_signal_op74 == 1'b0)) | ((io_acc_block_signal_op69 == 1'b0) & (ap_predicate_op69_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_exhMetaFifo_V_full_n == 1'b0)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state4 == 1'b1)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op65_write_state4 == 1'b1)) | ((io_acc_block_signal_op62 == 1'b0) & (ap_predicate_op62_write_state4 == 1'b1)) | ((io_acc_block_signal_op60 == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_ibhconnTable_req_s_3_full_n == 1'b0)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op58_write_state4 == 1'b1)))) | ((io_acc_block_signal_op23 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op23_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_142_p3 == 1'd1) & (rx_ackEventFifo_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((rx_readEvenFifo_V_empty_n == 1'b0) & (ap_predicate_op15_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((io_acc_block_signal_op23 == 1'b0) & (ap_predicate_op23_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((tmp_reg_458_pp0_iter2_reg == 1'd1) & (io_acc_block_signal_op74 == 1'b0)) | ((io_acc_block_signal_op69 == 1'b0) & (ap_predicate_op69_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_exhMetaFifo_V_full_n == 1'b0)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state4 == 1'b1)) | ((tx_exhMetaFifo_V_full_n == 1'b0) & (ap_predicate_op65_write_state4 == 1'b1)) | ((io_acc_block_signal_op62 == 1'b0) & (ap_predicate_op62_write_state4 == 1'b1)) | ((io_acc_block_signal_op60 == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)) | ((tmp_reg_458_pp0_iter2_reg == 1'd1) & (tx_ibhconnTable_req_s_3_full_n == 1'b0)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_s_3_full_n == 1'b0) & (ap_predicate_op58_write_state4 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op15_read_state2 = ((tmp_reg_458 == 1'd0) & (tmp_56_nbreadreq_fu_156_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op23_read_state3 = ((tmp_56_reg_488 == 1'd0) & (tmp_reg_458_pp0_iter1_reg == 1'd0) & (tmp_58_nbreadreq_fu_170_p9 == 1'd1));
end

always @ (*) begin
    ap_predicate_op58_write_state4 = ((tmp_56_reg_488_pp0_iter2_reg == 1'd0) & (tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_58_reg_522 == 1'd1));
end

always @ (*) begin
    ap_predicate_op60_write_state4 = ((tmp_validPsn_3_reg_558 == 1'd0) & (tmp_56_reg_488_pp0_iter2_reg == 1'd0) & (tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_58_reg_522 == 1'd1));
end

always @ (*) begin
    ap_predicate_op62_write_state4 = ((tmp_56_reg_488_pp0_iter2_reg == 1'd0) & (tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_validPsn_3_reg_558 == 1'd1) & (tmp_58_reg_522 == 1'd1));
end

always @ (*) begin
    ap_predicate_op65_write_state4 = ((tmp_56_reg_488_pp0_iter2_reg == 1'd0) & (tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_58_reg_522 == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_write_state4 = ((tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_56_reg_488_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_write_state4 = ((tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_56_reg_488_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_write_state4 = ((tmp_reg_458_pp0_iter2_reg == 1'd0) & (tmp_56_reg_488_pp0_iter2_reg == 1'd1));
end

assign ev_op_code_fu_286_p1 = rx_readEvenFifo_V_dout[4:0];

assign icmp_ln2076_1_fu_380_p2 = ((tmp_op_code_2_reg_526 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln2076_2_fu_385_p2 = ((tmp_op_code_2_reg_526 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln2076_fu_375_p2 = ((tmp_op_code_2_reg_526 == 5'd29) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op23 = (tx_appMetaFifo_V_val_empty_n & tx_appMetaFifo_V_qpn_empty_n & tx_appMetaFifo_V_psn_empty_n & tx_appMetaFifo_V_op_s_empty_n & tx_appMetaFifo_V_len_empty_n & tx_appMetaFifo_V_isN_empty_n & tx_appMetaFifo_V_add_empty_n);

assign io_acc_block_signal_op60 = (tx_ibhMetaFifo_V_val_full_n & tx_ibhMetaFifo_V_psn_full_n & tx_ibhMetaFifo_V_par_full_n & tx_ibhMetaFifo_V_op_s_full_n & tx_ibhMetaFifo_V_num_full_n & tx_ibhMetaFifo_V_des_full_n);

assign io_acc_block_signal_op62 = (tx_ibhMetaFifo_V_val_full_n & tx_ibhMetaFifo_V_psn_full_n & tx_ibhMetaFifo_V_par_full_n & tx_ibhMetaFifo_V_op_s_full_n & tx_ibhMetaFifo_V_num_full_n & tx_ibhMetaFifo_V_des_full_n);

assign io_acc_block_signal_op69 = (tx_ibhMetaFifo_V_val_full_n & tx_ibhMetaFifo_V_psn_full_n & tx_ibhMetaFifo_V_par_full_n & tx_ibhMetaFifo_V_op_s_full_n & tx_ibhMetaFifo_V_num_full_n & tx_ibhMetaFifo_V_des_full_n);

assign io_acc_block_signal_op74 = (tx_ibhMetaFifo_V_val_full_n & tx_ibhMetaFifo_V_psn_full_n & tx_ibhMetaFifo_V_par_full_n & tx_ibhMetaFifo_V_op_s_full_n & tx_ibhMetaFifo_V_num_full_n & tx_ibhMetaFifo_V_des_full_n);

assign numPkg_V_fu_365_p4 = {{ret_V_fu_360_p2[31:10]}};

assign or_ln2076_1_fu_396_p2 = (or_ln2076_fu_390_p2 | icmp_ln2076_fu_375_p2);

assign or_ln2076_fu_390_p2 = (icmp_ln2076_2_fu_385_p2 | icmp_ln2076_1_fu_380_p2);

assign p_Val2_s_fu_250_p1 = rx_ackEventFifo_V_dout[23:0];

assign ret_V_fu_360_p2 = (32'd1023 + tmp_length_V_reg_546);

assign tmp_1_3_fu_435_p5 = {{tmp_1_fu_423_p5[134:29]}, {p_Val2_s_reg_462_pp0_iter2_reg}, {tmp_1_fu_423_p5[4:0]}};

assign tmp_1_5_fu_446_p5 = {{tmp_43_i_reg_483_pp0_iter2_reg}, {tmp_1_3_fu_435_p5[108:0]}};

assign tmp_1_fu_423_p5 = {{ap_const_lv135_lc_2[134:5]}, {5'd17}};

assign tmp_4_fu_411_p8 = {{{{{{{tmp_isNak_reg_563}, {tmp_validPsn_3_reg_558}}, {tmp_psn_V_5_reg_552}}, {tmp_length_V_reg_546}}, {tmp_addr_V_reg_541}}, {tmp_qpn_V_15_reg_535}}, {tmp_op_code_2_reg_526}};

assign tmp_56_nbreadreq_fu_156_p3 = rx_readEvenFifo_V_empty_n;

assign tmp_58_nbreadreq_fu_170_p9 = (tx_appMetaFifo_V_val_empty_n & tx_appMetaFifo_V_qpn_empty_n & tx_appMetaFifo_V_psn_empty_n & tx_appMetaFifo_V_op_s_empty_n & tx_appMetaFifo_V_len_empty_n & tx_appMetaFifo_V_isN_empty_n & tx_appMetaFifo_V_add_empty_n);

assign tmp_V_10_fu_356_p1 = tx_appMetaFifo_V_qpn_dout[15:0];

assign tmp_V_fu_272_p1 = rx_ackEventFifo_V_dout[15:0];

assign tmp_nbreadreq_fu_142_p3 = rx_ackEventFifo_V_empty_n;

assign tmp_numPkg_V_fu_402_p3 = ((or_ln2076_1_fu_396_p2[0:0] === 1'b1) ? numPkg_V_fu_365_p4 : 22'd1);

assign tx_ibhMetaFifo_V_par_din = 16'd0;

endmodule //meta_merger
