
Lab6_I2C_RealTimeClock_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a78c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00028c00  0800a920  0800a920  0001a920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08033520  08033520  000501dc  2**0
                  CONTENTS
  4 .ARM          00000008  08033520  08033520  00043520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08033528  08033528  000501dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08033528  08033528  00043528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803352c  0803352c  0004352c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08033530  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000501dc  2**0
                  CONTENTS
 10 .bss          00000684  200001dc  200001dc  000501dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000860  20000860  000501dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000501dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00016950  00000000  00000000  0005024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004101  00000000  00000000  00066b9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015c8  00000000  00000000  0006aca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010b5  00000000  00000000  0006c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026dd7  00000000  00000000  0006d31d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001e903  00000000  00000000  000940f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e0939  00000000  00000000  000b29f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006ac4  00000000  00000000  00193330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  00199df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a904 	.word	0x0800a904

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a904 	.word	0x0800a904

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eb6:	4b39      	ldr	r3, [pc, #228]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000eb8:	4a39      	ldr	r2, [pc, #228]	; (8000fa0 <MX_ADC1_Init+0xfc>)
 8000eba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ebc:	4b37      	ldr	r3, [pc, #220]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec2:	4b36      	ldr	r3, [pc, #216]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ec8:	4b34      	ldr	r3, [pc, #208]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ece:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed4:	4b31      	ldr	r3, [pc, #196]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000edc:	4b2f      	ldr	r3, [pc, #188]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee2:	4b2e      	ldr	r3, [pc, #184]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ee4:	4a2f      	ldr	r2, [pc, #188]	; (8000fa4 <MX_ADC1_Init+0x100>)
 8000ee6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ee8:	4b2c      	ldr	r3, [pc, #176]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000eee:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ef0:	2205      	movs	r2, #5
 8000ef2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ef4:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000efc:	4b27      	ldr	r3, [pc, #156]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f02:	4826      	ldr	r0, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f04:	f003 faf6 	bl	80044f4 <HAL_ADC_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f0e:	f002 fef1 	bl	8003cf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f12:	2308      	movs	r3, #8
 8000f14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1e:	463b      	mov	r3, r7
 8000f20:	4619      	mov	r1, r3
 8000f22:	481e      	ldr	r0, [pc, #120]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f24:	f003 fb2a 	bl	800457c <HAL_ADC_ConfigChannel>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f2e:	f002 fee1 	bl	8003cf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8000f32:	2302      	movs	r3, #2
 8000f34:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4818      	ldr	r0, [pc, #96]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f3c:	f003 fb1e 	bl	800457c <HAL_ADC_ConfigChannel>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f46:	f002 fed5 	bl	8003cf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4812      	ldr	r0, [pc, #72]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f54:	f003 fb12 	bl	800457c <HAL_ADC_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000f5e:	f002 fec9 	bl	8003cf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 8000f62:	2304      	movs	r3, #4
 8000f64:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f66:	463b      	mov	r3, r7
 8000f68:	4619      	mov	r1, r3
 8000f6a:	480c      	ldr	r0, [pc, #48]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f6c:	f003 fb06 	bl	800457c <HAL_ADC_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8000f76:	f002 febd 	bl	8003cf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xf8>)
 8000f84:	f003 fafa 	bl	800457c <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000f8e:	f002 feb1 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200001f8 	.word	0x200001f8
 8000fa0:	40012000 	.word	0x40012000
 8000fa4:	0f000001 	.word	0x0f000001

08000fa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a3c      	ldr	r2, [pc, #240]	; (80010b8 <HAL_ADC_MspInit+0x110>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d171      	bne.n	80010ae <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b3b      	ldr	r3, [pc, #236]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	4a3a      	ldr	r2, [pc, #232]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fda:	4b38      	ldr	r3, [pc, #224]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b34      	ldr	r3, [pc, #208]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a33      	ldr	r2, [pc, #204]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b31      	ldr	r3, [pc, #196]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b2d      	ldr	r3, [pc, #180]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a2c      	ldr	r2, [pc, #176]	; (80010bc <HAL_ADC_MspInit+0x114>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b2a      	ldr	r3, [pc, #168]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800101e:	2307      	movs	r3, #7
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001022:	2303      	movs	r3, #3
 8001024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	4823      	ldr	r0, [pc, #140]	; (80010c0 <HAL_ADC_MspInit+0x118>)
 8001032:	f004 f8bd 	bl	80051b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001036:	2303      	movs	r3, #3
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	481e      	ldr	r0, [pc, #120]	; (80010c4 <HAL_ADC_MspInit+0x11c>)
 800104a:	f004 f8b1 	bl	80051b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001050:	4a1e      	ldr	r2, [pc, #120]	; (80010cc <HAL_ADC_MspInit+0x124>)
 8001052:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001056:	2200      	movs	r2, #0
 8001058:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800106c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001070:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001074:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001078:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800107c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800107e:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001080:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001084:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001092:	480d      	ldr	r0, [pc, #52]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001094:	f003 fda2 	bl	8004bdc <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800109e:	f002 fe29 	bl	8003cf4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a08      	ldr	r2, [pc, #32]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 80010a6:	639a      	str	r2, [r3, #56]	; 0x38
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	; 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40012000 	.word	0x40012000
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020800 	.word	0x40020800
 80010c4:	40020400 	.word	0x40020400
 80010c8:	20000240 	.word	0x20000240
 80010cc:	40026410 	.word	0x40026410

080010d0 <button_scan>:
//			button_count[button_index]++;
//		mask = mask >> 1;
//	}
//}

void button_scan() {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
	// 1. Ti/Cht trng thi nt nhn t cc u vo song song vo thanh ghi
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2108      	movs	r1, #8
 80010da:	4840      	ldr	r0, [pc, #256]	; (80011dc <button_scan+0x10c>)
 80010dc:	f004 fa04 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2108      	movs	r1, #8
 80010e4:	483d      	ldr	r0, [pc, #244]	; (80011dc <button_scan+0x10c>)
 80010e6:	f004 f9ff 	bl	80054e8 <HAL_GPIO_WritePin>

	// 2. c 2 byte (16 bit) d liu t Shift Register qua SPI
	// Timeout 10ms (ty thuc vo tc  SPI ca bn)
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 80010ea:	230a      	movs	r3, #10
 80010ec:	2202      	movs	r2, #2
 80010ee:	493c      	ldr	r1, [pc, #240]	; (80011e0 <button_scan+0x110>)
 80010f0:	483c      	ldr	r0, [pc, #240]	; (80011e4 <button_scan+0x114>)
 80010f2:	f005 fb50 	bl	8006796 <HAL_SPI_Receive>

	int button_index = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000; // Bt u t Bit 15 (MSB)
 80010fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010fe:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < 16; i++) {
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	e061      	b.n	80011ca <button_scan+0xfa>
		// nh x ty chnh t ch s bit (i) sang ch s nt (button_index)
		if (i >= 0 && i <= 3) {
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db06      	blt.n	800111a <button_scan+0x4a>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b03      	cmp	r3, #3
 8001110:	dc03      	bgt.n	800111a <button_scan+0x4a>
			button_index = i + 4;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3304      	adds	r3, #4
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	e018      	b.n	800114c <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b03      	cmp	r3, #3
 800111e:	dd07      	ble.n	8001130 <button_scan+0x60>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b07      	cmp	r3, #7
 8001124:	dc04      	bgt.n	8001130 <button_scan+0x60>
			button_index = 7 - i;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f1c3 0307 	rsb	r3, r3, #7
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	e00d      	b.n	800114c <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b07      	cmp	r3, #7
 8001134:	dd06      	ble.n	8001144 <button_scan+0x74>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0b      	cmp	r3, #11
 800113a:	dc03      	bgt.n	8001144 <button_scan+0x74>
			button_index = i + 4;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3304      	adds	r3, #4
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	e003      	b.n	800114c <button_scan+0x7c>
		} else { // i >= 12 && i <= 15
			button_index = 23 - i;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f1c3 0317 	rsb	r3, r3, #23
 800114a:	60fb      	str	r3, [r7, #12]

        // --------------------------------------------------------
        // Logic Chng Rung (Debouncing Logic)
        // --------------------------------------------------------

		if (button_spi_buffer & mask) {
 800114c:	4b24      	ldr	r3, [pc, #144]	; (80011e0 <button_scan+0x110>)
 800114e:	881a      	ldrh	r2, [r3, #0]
 8001150:	897b      	ldrh	r3, [r7, #10]
 8001152:	4013      	ands	r3, r2
 8001154:	b29b      	uxth	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d010      	beq.n	800117c <button_scan+0xac>
			// A. Nt ang TH (Bit = 1) - Do pull-up

            // Nu trng thi n nh trc  l nhn (1), chuyn n v th (0)
            if (button_state[button_index] == 1) {
 800115a:	4a23      	ldr	r2, [pc, #140]	; (80011e8 <button_scan+0x118>)
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d104      	bne.n	8001170 <button_scan+0xa0>
                button_state[button_index] = 0;
 8001166:	4a20      	ldr	r2, [pc, #128]	; (80011e8 <button_scan+0x118>)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
            }
            // Reset b m bt k trng thi
			button_count[button_index] = 0;
 8001170:	4a1e      	ldr	r2, [pc, #120]	; (80011ec <button_scan+0x11c>)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2100      	movs	r1, #0
 8001176:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800117a:	e020      	b.n	80011be <button_scan+0xee>

		} else {
			// B. Nt ang NHN (Bit = 0)

			// 1. Tng b m ch khi cha t ngng
			if (button_count[button_index] < DEBOUNCE_THRESHOLD) {
 800117c:	4a1b      	ldr	r2, [pc, #108]	; (80011ec <button_scan+0x11c>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001184:	2b02      	cmp	r3, #2
 8001186:	d809      	bhi.n	800119c <button_scan+0xcc>
                button_count[button_index]++;
 8001188:	4a18      	ldr	r2, [pc, #96]	; (80011ec <button_scan+0x11c>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001190:	3301      	adds	r3, #1
 8001192:	b299      	uxth	r1, r3
 8001194:	4a15      	ldr	r2, [pc, #84]	; (80011ec <button_scan+0x11c>)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }

            // 2. Nu b m  t ngng v trng thi n nh ang l th (0),
            // xc nhn y l s kin nhn nt n nh (Debounced Press)
            if (button_count[button_index] >= DEBOUNCE_THRESHOLD && button_state[button_index] == 0) {
 800119c:	4a13      	ldr	r2, [pc, #76]	; (80011ec <button_scan+0x11c>)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d90a      	bls.n	80011be <button_scan+0xee>
 80011a8:	4a0f      	ldr	r2, [pc, #60]	; (80011e8 <button_scan+0x118>)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4413      	add	r3, r2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d104      	bne.n	80011be <button_scan+0xee>
                button_state[button_index] = 1; // Cp nht trng thi n nh
 80011b4:	4a0c      	ldr	r2, [pc, #48]	; (80011e8 <button_scan+0x118>)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4413      	add	r3, r2
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
            }
		}

		mask = mask >> 1;
 80011be:	897b      	ldrh	r3, [r7, #10]
 80011c0:	085b      	lsrs	r3, r3, #1
 80011c2:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3301      	adds	r3, #1
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	dd9a      	ble.n	8001106 <button_scan+0x36>
	}
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40020c00 	.word	0x40020c00
 80011e0:	200002c0 	.word	0x200002c0
 80011e4:	20000624 	.word	0x20000624
 80011e8:	200002c4 	.word	0x200002c4
 80011ec:	200002a0 	.word	0x200002a0

080011f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_DMA_Init+0x3c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	4a0b      	ldr	r2, [pc, #44]	; (800122c <MX_DMA_Init+0x3c>)
 8001200:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001204:	6313      	str	r3, [r2, #48]	; 0x30
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_DMA_Init+0x3c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2100      	movs	r1, #0
 8001216:	2038      	movs	r0, #56	; 0x38
 8001218:	f003 fca9 	bl	8004b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800121c:	2038      	movs	r0, #56	; 0x38
 800121e:	f003 fcc2 	bl	8004ba6 <HAL_NVIC_EnableIRQ>

}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800

08001230 <ds3231_init>:
uint8_t ds3231_date = 0;
uint8_t ds3231_day = 0;
uint8_t ds3231_month = 0;
uint8_t ds3231_year = 0;

void ds3231_init() {
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8001234:	201e      	movs	r0, #30
 8001236:	f003 f879 	bl	800432c <DEC2BCD>
 800123a:	4603      	mov	r3, r0
 800123c:	461a      	mov	r2, r3
 800123e:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <ds3231_init+0x80>)
 8001240:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8001242:	2016      	movs	r0, #22
 8001244:	f003 f872 	bl	800432c <DEC2BCD>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <ds3231_init+0x80>)
 800124e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001250:	2015      	movs	r0, #21
 8001252:	f003 f86b 	bl	800432c <DEC2BCD>
 8001256:	4603      	mov	r3, r0
 8001258:	461a      	mov	r2, r3
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <ds3231_init+0x80>)
 800125c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 800125e:	2006      	movs	r0, #6
 8001260:	f003 f864 	bl	800432c <DEC2BCD>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <ds3231_init+0x80>)
 800126a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 800126c:	200f      	movs	r0, #15
 800126e:	f003 f85d 	bl	800432c <DEC2BCD>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <ds3231_init+0x80>)
 8001278:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 800127a:	2009      	movs	r0, #9
 800127c:	f003 f856 	bl	800432c <DEC2BCD>
 8001280:	4603      	mov	r3, r0
 8001282:	461a      	mov	r2, r3
 8001284:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <ds3231_init+0x80>)
 8001286:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8001288:	2017      	movs	r0, #23
 800128a:	f003 f84f 	bl	800432c <DEC2BCD>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <ds3231_init+0x80>)
 8001294:	719a      	strb	r2, [r3, #6]

	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK) {
 8001296:	2332      	movs	r3, #50	; 0x32
 8001298:	2203      	movs	r2, #3
 800129a:	21d0      	movs	r1, #208	; 0xd0
 800129c:	4805      	ldr	r0, [pc, #20]	; (80012b4 <ds3231_init+0x84>)
 800129e:	f004 fa81 	bl	80057a4 <HAL_I2C_IsDeviceReady>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d000      	beq.n	80012aa <ds3231_init+0x7a>
		while (1)
 80012a8:	e7fe      	b.n	80012a8 <ds3231_init+0x78>
			;
	};
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200002d4 	.word	0x200002d4
 80012b4:	20000330 	.word	0x20000330

080012b8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08e      	sub	sp, #56	; 0x38
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
 80012cc:	611a      	str	r2, [r3, #16]
 80012ce:	615a      	str	r2, [r3, #20]
 80012d0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012d2:	463b      	mov	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
 80012e0:	615a      	str	r2, [r3, #20]
 80012e2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80012e4:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <MX_FSMC_Init+0xec>)
 80012e6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012ea:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012ec:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <MX_FSMC_Init+0xec>)
 80012ee:	4a2e      	ldr	r2, [pc, #184]	; (80013a8 <MX_FSMC_Init+0xf0>)
 80012f0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80012f2:	4b2c      	ldr	r3, [pc, #176]	; (80013a4 <MX_FSMC_Init+0xec>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80012f8:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <MX_FSMC_Init+0xec>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80012fe:	4b29      	ldr	r3, [pc, #164]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001304:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001306:	2210      	movs	r2, #16
 8001308:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800130a:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <MX_FSMC_Init+0xec>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001310:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001316:	4b23      	ldr	r3, [pc, #140]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800131c:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <MX_FSMC_Init+0xec>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001322:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001324:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001328:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <MX_FSMC_Init+0xec>)
 800132c:	2200      	movs	r2, #0
 800132e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001330:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001332:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001336:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001338:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <MX_FSMC_Init+0xec>)
 800133a:	2200      	movs	r2, #0
 800133c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800133e:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001340:	2200      	movs	r2, #0
 8001342:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001344:	4b17      	ldr	r3, [pc, #92]	; (80013a4 <MX_FSMC_Init+0xec>)
 8001346:	2200      	movs	r2, #0
 8001348:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800134a:	230f      	movs	r3, #15
 800134c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800134e:	230f      	movs	r3, #15
 8001350:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001352:	233c      	movs	r3, #60	; 0x3c
 8001354:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800135a:	2310      	movs	r3, #16
 800135c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800135e:	2311      	movs	r3, #17
 8001360:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001362:	2300      	movs	r3, #0
 8001364:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001366:	2308      	movs	r3, #8
 8001368:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800136a:	230f      	movs	r3, #15
 800136c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800136e:	2309      	movs	r3, #9
 8001370:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001376:	2310      	movs	r3, #16
 8001378:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800137a:	2311      	movs	r3, #17
 800137c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001382:	463a      	mov	r2, r7
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	4806      	ldr	r0, [pc, #24]	; (80013a4 <MX_FSMC_Init+0xec>)
 800138c:	f005 fe08 	bl	8006fa0 <HAL_SRAM_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001396:	f002 fcad 	bl	8003cf4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	; 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200002dc 	.word	0x200002dc
 80013a8:	a0000104 	.word	0xa0000104

080013ac <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80013c0:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <HAL_FSMC_MspInit+0x88>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d131      	bne.n	800142c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_FSMC_MspInit+0x88>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b19      	ldr	r3, [pc, #100]	; (8001438 <HAL_FSMC_MspInit+0x8c>)
 80013d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013d6:	4a18      	ldr	r2, [pc, #96]	; (8001438 <HAL_FSMC_MspInit+0x8c>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6393      	str	r3, [r2, #56]	; 0x38
 80013de:	4b16      	ldr	r3, [pc, #88]	; (8001438 <HAL_FSMC_MspInit+0x8c>)
 80013e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80013ea:	f64f 7388 	movw	r3, #65416	; 0xff88
 80013ee:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f8:	2303      	movs	r3, #3
 80013fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013fc:	230c      	movs	r3, #12
 80013fe:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	4619      	mov	r1, r3
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <HAL_FSMC_MspInit+0x90>)
 8001406:	f003 fed3 	bl	80051b0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800140a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800140e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001418:	2303      	movs	r3, #3
 800141a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800141c:	230c      	movs	r3, #12
 800141e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4806      	ldr	r0, [pc, #24]	; (8001440 <HAL_FSMC_MspInit+0x94>)
 8001426:	f003 fec3 	bl	80051b0 <HAL_GPIO_Init>
 800142a:	e000      	b.n	800142e <HAL_FSMC_MspInit+0x82>
    return;
 800142c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800142e:	3718      	adds	r7, #24
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	2000032c 	.word	0x2000032c
 8001438:	40023800 	.word	0x40023800
 800143c:	40021000 	.word	0x40021000
 8001440:	40020c00 	.word	0x40020c00

08001444 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800144c:	f7ff ffae 	bl	80013ac <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <circle_aabb_overlap>:
#include <math.h>
#include <stdio.h>
#include <stdint.h>
uint8_t circle_aabb_overlap(int16_t cx, int16_t cy, uint16_t radius,
                          uint16_t rx, uint16_t ry,
                          uint16_t rw, uint16_t rh) {
 8001458:	b490      	push	{r4, r7}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
 800145e:	4604      	mov	r4, r0
 8001460:	4608      	mov	r0, r1
 8001462:	4611      	mov	r1, r2
 8001464:	461a      	mov	r2, r3
 8001466:	4623      	mov	r3, r4
 8001468:	80fb      	strh	r3, [r7, #6]
 800146a:	4603      	mov	r3, r0
 800146c:	80bb      	strh	r3, [r7, #4]
 800146e:	460b      	mov	r3, r1
 8001470:	807b      	strh	r3, [r7, #2]
 8001472:	4613      	mov	r3, r2
 8001474:	803b      	strh	r3, [r7, #0]
    // Find the closest point to the circle within the rectangle
    int16_t closest_x = CLAMP(cx, rx, rx + rw);
 8001476:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800147a:	883b      	ldrh	r3, [r7, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	db09      	blt.n	8001494 <circle_aabb_overlap+0x3c>
 8001480:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001484:	8839      	ldrh	r1, [r7, #0]
 8001486:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001488:	440b      	add	r3, r1
 800148a:	4293      	cmp	r3, r2
 800148c:	bfa8      	it	ge
 800148e:	4613      	movge	r3, r2
 8001490:	b21b      	sxth	r3, r3
 8001492:	e001      	b.n	8001498 <circle_aabb_overlap+0x40>
 8001494:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001498:	82fb      	strh	r3, [r7, #22]
    int16_t closest_y = CLAMP(cy, ry, ry + rh);
 800149a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800149e:	8c3b      	ldrh	r3, [r7, #32]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	db09      	blt.n	80014b8 <circle_aabb_overlap+0x60>
 80014a4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014a8:	8c39      	ldrh	r1, [r7, #32]
 80014aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80014ac:	440b      	add	r3, r1
 80014ae:	4293      	cmp	r3, r2
 80014b0:	bfa8      	it	ge
 80014b2:	4613      	movge	r3, r2
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	e001      	b.n	80014bc <circle_aabb_overlap+0x64>
 80014b8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80014bc:	82bb      	strh	r3, [r7, #20]

    // Calculate the distance between the circle's center and this closest point
    int16_t distance_x = cx - closest_x;
 80014be:	88fa      	ldrh	r2, [r7, #6]
 80014c0:	8afb      	ldrh	r3, [r7, #22]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	827b      	strh	r3, [r7, #18]
    int16_t distance_y = cy - closest_y;
 80014c8:	88ba      	ldrh	r2, [r7, #4]
 80014ca:	8abb      	ldrh	r3, [r7, #20]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	823b      	strh	r3, [r7, #16]

    // If the distance is less than the circle's radius, an intersection occurs
    uint32_t distance_squared = (distance_x * distance_x) + (distance_y * distance_y);
 80014d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014d6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80014da:	fb03 f202 	mul.w	r2, r3, r2
 80014de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014e2:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]
    return distance_squared < (radius * radius);
 80014ee:	887b      	ldrh	r3, [r7, #2]
 80014f0:	887a      	ldrh	r2, [r7, #2]
 80014f2:	fb02 f303 	mul.w	r3, r2, r3
 80014f6:	461a      	mov	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4293      	cmp	r3, r2
 80014fc:	bf34      	ite	cc
 80014fe:	2301      	movcc	r3, #1
 8001500:	2300      	movcs	r3, #0
 8001502:	b2db      	uxtb	r3, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	3718      	adds	r7, #24
 8001508:	46bd      	mov	sp, r7
 800150a:	bc90      	pop	{r4, r7}
 800150c:	4770      	bx	lr
	...

08001510 <resolve_ball_brick>:

uint8_t resolve_ball_brick(Ball *ball, Brick *brick) {
 8001510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001512:	b08b      	sub	sp, #44	; 0x2c
 8001514:	af04      	add	r7, sp, #16
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
    if (brick->state == BRICK_STATE_DESTROYED) {
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	7a9b      	ldrb	r3, [r3, #10]
 800151e:	2b02      	cmp	r3, #2
 8001520:	d101      	bne.n	8001526 <resolve_ball_brick+0x16>
        return 0; // No collision if brick is already destroyed
 8001522:	2300      	movs	r3, #0
 8001524:	e119      	b.n	800175a <resolve_ball_brick+0x24a>
    }
    
    // Only allow collision if brick is visible in game area (top edge reached the game area)
    if (brick->y + brick->height <= UI_BAR_HEIGHT) {
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	885b      	ldrh	r3, [r3, #2]
 800152a:	461a      	mov	r2, r3
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	88db      	ldrh	r3, [r3, #6]
 8001530:	4413      	add	r3, r2
 8001532:	2b1e      	cmp	r3, #30
 8001534:	dc01      	bgt.n	800153a <resolve_ball_brick+0x2a>
        return 0; // Brick is still above game area
 8001536:	2300      	movs	r3, #0
 8001538:	e10f      	b.n	800175a <resolve_ball_brick+0x24a>
    }

    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7b9b      	ldrb	r3, [r3, #14]
 800154a:	b29d      	uxth	r5, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	881e      	ldrh	r6, [r3, #0]
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	885b      	ldrh	r3, [r3, #2]
 8001554:	683a      	ldr	r2, [r7, #0]
 8001556:	8892      	ldrh	r2, [r2, #4]
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	88c9      	ldrh	r1, [r1, #6]
 800155c:	9102      	str	r1, [sp, #8]
 800155e:	9201      	str	r2, [sp, #4]
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	4633      	mov	r3, r6
 8001564:	462a      	mov	r2, r5
 8001566:	4621      	mov	r1, r4
 8001568:	f7ff ff76 	bl	8001458 <circle_aabb_overlap>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <resolve_ball_brick+0x66>
                             brick->x, brick->y,
                             brick->width, brick->height)) {
        return 0; // No collision
 8001572:	2300      	movs	r3, #0
 8001574:	e0f1      	b.n	800175a <resolve_ball_brick+0x24a>
    }
    /*
    * Check the side of collision and adjust ball velocity accordingly: vertical or horizontal or corner
    */
    uint8_t overlapL = ball->x + ball->radius - brick->x;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800157c:	b2da      	uxtb	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	7b9b      	ldrb	r3, [r3, #14]
 8001582:	4413      	add	r3, r2
 8001584:	b2da      	uxtb	r2, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	75fb      	strb	r3, [r7, #23]
    uint8_t overlapR = (brick->x + brick->width) - (ball->x - ball->radius);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	b2da      	uxtb	r2, r3
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	889b      	ldrh	r3, [r3, #4]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	4413      	add	r3, r2
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	7b99      	ldrb	r1, [r3, #14]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	1acb      	subs	r3, r1, r3
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	4413      	add	r3, r2
 80015b2:	75bb      	strb	r3, [r7, #22]
    uint8_t overlapT = ball->y + ball->radius - brick->y;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	7b9b      	ldrb	r3, [r3, #14]
 80015c0:	4413      	add	r3, r2
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	885b      	ldrh	r3, [r3, #2]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	757b      	strb	r3, [r7, #21]
    uint8_t overlapB = (brick->y + brick->height) - (ball->y - ball->radius);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	885b      	ldrh	r3, [r3, #2]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	88db      	ldrh	r3, [r3, #6]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	4413      	add	r3, r2
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	7b99      	ldrb	r1, [r3, #14]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	1acb      	subs	r3, r1, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4413      	add	r3, r2
 80015f0:	753b      	strb	r3, [r7, #20]
    uint8_t minOverlapX = (overlapL < overlapR) ? overlapL : overlapR;
 80015f2:	7dba      	ldrb	r2, [r7, #22]
 80015f4:	7dfb      	ldrb	r3, [r7, #23]
 80015f6:	4293      	cmp	r3, r2
 80015f8:	bf28      	it	cs
 80015fa:	4613      	movcs	r3, r2
 80015fc:	74fb      	strb	r3, [r7, #19]
    uint8_t minOverlapY = (overlapT < overlapB) ? overlapT : overlapB;
 80015fe:	7d3a      	ldrb	r2, [r7, #20]
 8001600:	7d7b      	ldrb	r3, [r7, #21]
 8001602:	4293      	cmp	r3, r2
 8001604:	bf28      	it	cs
 8001606:	4613      	movcs	r3, r2
 8001608:	74bb      	strb	r3, [r7, #18]

    float crit45 = fmaxf(CRIT45_FLOOR, ball->radius * CRIT45_SCALE);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	7b9b      	ldrb	r3, [r3, #14]
 800160e:	ee07 3a90 	vmov	s15, r3
 8001612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001616:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001764 <resolve_ball_brick+0x254>
 800161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161e:	eef0 0a67 	vmov.f32	s1, s15
 8001622:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001626:	f009 f935 	bl	800a894 <fmaxf>
 800162a:	ed87 0a03 	vstr	s0, [r7, #12]
    if (fabsf(minOverlapX - minOverlapY) <= crit45) {
 800162e:	7cfa      	ldrb	r2, [r7, #19]
 8001630:	7cbb      	ldrb	r3, [r7, #18]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	ee07 3a90 	vmov	s15, r3
 8001638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800163c:	eef0 7ae7 	vabs.f32	s15, s15
 8001640:	ed97 7a03 	vldr	s14, [r7, #12]
 8001644:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	db34      	blt.n	80016b8 <resolve_ball_brick+0x1a8>
        // Corner collision
        ball->dx = -ball->dx;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001654:	b29b      	uxth	r3, r3
 8001656:	425b      	negs	r3, r3
 8001658:	b29b      	uxth	r3, r3
 800165a:	b21a      	sxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	811a      	strh	r2, [r3, #8]
        ball->dy = -ball->dy;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001666:	b29b      	uxth	r3, r3
 8001668:	425b      	negs	r3, r3
 800166a:	b29b      	uxth	r3, r3
 800166c:	b21a      	sxth	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	815a      	strh	r2, [r3, #10]
        // Nudge ball out of collision
        ball->x += (overlapL < overlapR) ? -1 : 1;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001678:	b29b      	uxth	r3, r3
 800167a:	7df9      	ldrb	r1, [r7, #23]
 800167c:	7dba      	ldrb	r2, [r7, #22]
 800167e:	4291      	cmp	r1, r2
 8001680:	d202      	bcs.n	8001688 <resolve_ball_brick+0x178>
 8001682:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001686:	e000      	b.n	800168a <resolve_ball_brick+0x17a>
 8001688:	2201      	movs	r2, #1
 800168a:	4413      	add	r3, r2
 800168c:	b29b      	uxth	r3, r3
 800168e:	b21a      	sxth	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	801a      	strh	r2, [r3, #0]
        ball->y += (overlapT < overlapB) ? -1 : 1;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800169a:	b29b      	uxth	r3, r3
 800169c:	7d79      	ldrb	r1, [r7, #21]
 800169e:	7d3a      	ldrb	r2, [r7, #20]
 80016a0:	4291      	cmp	r1, r2
 80016a2:	d202      	bcs.n	80016aa <resolve_ball_brick+0x19a>
 80016a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a8:	e000      	b.n	80016ac <resolve_ball_brick+0x19c>
 80016aa:	2201      	movs	r2, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	805a      	strh	r2, [r3, #2]
 80016b6:	e04c      	b.n	8001752 <resolve_ball_brick+0x242>
    } else if (minOverlapX < minOverlapY) {
 80016b8:	7cfa      	ldrb	r2, [r7, #19]
 80016ba:	7cbb      	ldrb	r3, [r7, #18]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d224      	bcs.n	800170a <resolve_ball_brick+0x1fa>
        // Vertical collision
        ball->dx = -ball->dx;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	425b      	negs	r3, r3
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	b21a      	sxth	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	811a      	strh	r2, [r3, #8]
        ball->x = (overlapL < overlapR) ? (brick->x - ball->radius) : (brick->x + brick->width + ball->radius);
 80016d2:	7dfa      	ldrb	r2, [r7, #23]
 80016d4:	7dbb      	ldrb	r3, [r7, #22]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d208      	bcs.n	80016ec <resolve_ball_brick+0x1dc>
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	881a      	ldrh	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	7b9b      	ldrb	r3, [r3, #14]
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	e00b      	b.n	8001704 <resolve_ball_brick+0x1f4>
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	881a      	ldrh	r2, [r3, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	889b      	ldrh	r3, [r3, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7b9b      	ldrb	r3, [r3, #14]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	4413      	add	r3, r2
 8001700:	b29b      	uxth	r3, r3
 8001702:	b21b      	sxth	r3, r3
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	8013      	strh	r3, [r2, #0]
 8001708:	e023      	b.n	8001752 <resolve_ball_brick+0x242>
    } else {
        // Horizontal collision
        ball->dy = -ball->dy;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001710:	b29b      	uxth	r3, r3
 8001712:	425b      	negs	r3, r3
 8001714:	b29b      	uxth	r3, r3
 8001716:	b21a      	sxth	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	815a      	strh	r2, [r3, #10]
        ball->y = (overlapT < overlapB) ? (brick->y - ball->radius) : (brick->y + brick->height + ball->radius);
 800171c:	7d7a      	ldrb	r2, [r7, #21]
 800171e:	7d3b      	ldrb	r3, [r7, #20]
 8001720:	429a      	cmp	r2, r3
 8001722:	d208      	bcs.n	8001736 <resolve_ball_brick+0x226>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	885a      	ldrh	r2, [r3, #2]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7b9b      	ldrb	r3, [r3, #14]
 800172c:	b29b      	uxth	r3, r3
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	b29b      	uxth	r3, r3
 8001732:	b21b      	sxth	r3, r3
 8001734:	e00b      	b.n	800174e <resolve_ball_brick+0x23e>
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	885a      	ldrh	r2, [r3, #2]
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	88db      	ldrh	r3, [r3, #6]
 800173e:	4413      	add	r3, r2
 8001740:	b29a      	uxth	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7b9b      	ldrb	r3, [r3, #14]
 8001746:	b29b      	uxth	r3, r3
 8001748:	4413      	add	r3, r2
 800174a:	b29b      	uxth	r3, r3
 800174c:	b21b      	sxth	r3, r3
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	8053      	strh	r3, [r2, #2]
    }
    brick->state = BRICK_STATE_DESTROYED;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2202      	movs	r2, #2
 8001756:	729a      	strb	r2, [r3, #10]
    return 1; // Collision occurred
 8001758:	2301      	movs	r3, #1
}
 800175a:	4618      	mov	r0, r3
 800175c:	371c      	adds	r7, #28
 800175e:	46bd      	mov	sp, r7
 8001760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001762:	bf00      	nop
 8001764:	3f350481 	.word	0x3f350481

08001768 <resolve_ball_paddle>:

uint8_t resolve_ball_paddle(Ball *ball, const Paddle *paddle) {
 8001768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800176a:	b089      	sub	sp, #36	; 0x24
 800176c:	af04      	add	r7, sp, #16
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	7b9b      	ldrb	r3, [r3, #14]
 8001782:	b29d      	uxth	r5, r3
                             paddle->x, paddle->y,
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	881e      	ldrh	r6, [r3, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	885b      	ldrh	r3, [r3, #2]
                             paddle->width, paddle->height)) {
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	88d2      	ldrh	r2, [r2, #6]
 8001790:	6839      	ldr	r1, [r7, #0]
 8001792:	8909      	ldrh	r1, [r1, #8]
    if (!circle_aabb_overlap(ball->x, ball->y, ball->radius,
 8001794:	9102      	str	r1, [sp, #8]
 8001796:	9201      	str	r2, [sp, #4]
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	4633      	mov	r3, r6
 800179c:	462a      	mov	r2, r5
 800179e:	4621      	mov	r1, r4
 80017a0:	f7ff fe5a 	bl	8001458 <circle_aabb_overlap>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <resolve_ball_paddle+0x46>
        return 0; // No collision
 80017aa:	2300      	movs	r3, #0
 80017ac:	e046      	b.n	800183c <resolve_ball_paddle+0xd4>
    }

    // Simple reflection logic
    ball->dy = -fabsf(ball->dy); // Always reflect upwards
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80017b4:	ee07 3a90 	vmov	s15, r3
 80017b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017bc:	eef0 7ae7 	vabs.f32	s15, s15
 80017c0:	eef1 7a67 	vneg.f32	s15, s15
 80017c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c8:	ee17 3a90 	vmov	r3, s15
 80017cc:	b21a      	sxth	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	815a      	strh	r2, [r3, #10]

    // Adjust horizontal velocity based on where it hit the paddle
    float hitPos = (float)(ball->x - paddle->x) / (float)paddle->width; // 0.0 (left) to 1.0 (right)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d8:	461a      	mov	r2, r3
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	88db      	ldrh	r3, [r3, #6]
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f8:	edc7 7a03 	vstr	s15, [r7, #12]
    ball->dx = (hitPos - 0.5f) * 2.0f * V_X_MAX; // Scale to max horizontal speed
 80017fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001800:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001804:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001808:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800180c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001844 <resolve_ball_paddle+0xdc>
 8001810:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001818:	ee17 3a90 	vmov	r3, s15
 800181c:	b21a      	sxth	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	811a      	strh	r2, [r3, #8]

    // Clamp ball position to be just above the paddle
    ball->y = paddle->y - ball->radius - 1;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	885a      	ldrh	r2, [r3, #2]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	7b9b      	ldrb	r3, [r3, #14]
 800182a:	b29b      	uxth	r3, r3
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	b29b      	uxth	r3, r3
 8001830:	3b01      	subs	r3, #1
 8001832:	b29b      	uxth	r3, r3
 8001834:	b21a      	sxth	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	805a      	strh	r2, [r3, #2]

    return 1; // Collision occurred
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	43340000 	.word	0x43340000

08001848 <resolve_ball_wall>:

uint8_t resolve_ball_wall(Ball *ball) {
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
    uint8_t collided = 0; 
 8001850:	2300      	movs	r3, #0
 8001852:	73fb      	strb	r3, [r7, #15]
    // collided = 0: no collision
    // collided = 1: wall collision
    // collided = 2: out of bounds (bottom)

    // Left wall
    if (ball->x - ball->radius <= 0) {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185a:	461a      	mov	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	7b9b      	ldrb	r3, [r3, #14]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b00      	cmp	r3, #0
 8001864:	dc1a      	bgt.n	800189c <resolve_ball_wall+0x54>
        ball->dx = fabsf(ball->dx);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800186c:	ee07 3a90 	vmov	s15, r3
 8001870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001874:	eef0 7ae7 	vabs.f32	s15, s15
 8001878:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800187c:	ee17 3a90 	vmov	r3, s15
 8001880:	b21a      	sxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	811a      	strh	r2, [r3, #8]
        ball->x = ball->radius + 1;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7b9b      	ldrb	r3, [r3, #14]
 800188a:	b29b      	uxth	r3, r3
 800188c:	3301      	adds	r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	b21a      	sxth	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	801a      	strh	r2, [r3, #0]
        collided = 1;
 8001896:	2301      	movs	r3, #1
 8001898:	73fb      	strb	r3, [r7, #15]
 800189a:	e025      	b.n	80018e8 <resolve_ball_wall+0xa0>
    }
    // Right wall
    else if (ball->x + ball->radius >= SCREEN_WIDTH - 1) {
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a2:	461a      	mov	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	7b9b      	ldrb	r3, [r3, #14]
 80018a8:	4413      	add	r3, r2
 80018aa:	2bee      	cmp	r3, #238	; 0xee
 80018ac:	dd1c      	ble.n	80018e8 <resolve_ball_wall+0xa0>
        ball->dx = -fabsf(ball->dx);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80018b4:	ee07 3a90 	vmov	s15, r3
 80018b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018bc:	eef0 7ae7 	vabs.f32	s15, s15
 80018c0:	eef1 7a67 	vneg.f32	s15, s15
 80018c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c8:	ee17 3a90 	vmov	r3, s15
 80018cc:	b21a      	sxth	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	811a      	strh	r2, [r3, #8]
        ball->x = SCREEN_WIDTH - ball->radius - 1;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	7b9b      	ldrb	r3, [r3, #14]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b21a      	sxth	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	801a      	strh	r2, [r3, #0]
        collided = 1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	73fb      	strb	r3, [r7, #15]
    }
    // Top wall
    if (ball->y - ball->radius <= UI_BAR_HEIGHT) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018ee:	461a      	mov	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7b9b      	ldrb	r3, [r3, #14]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b1e      	cmp	r3, #30
 80018f8:	dc1a      	bgt.n	8001930 <resolve_ball_wall+0xe8>
        ball->dy = fabsf(ball->dy);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001908:	eef0 7ae7 	vabs.f32	s15, s15
 800190c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001910:	ee17 3a90 	vmov	r3, s15
 8001914:	b21a      	sxth	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	815a      	strh	r2, [r3, #10]
        ball->y = UI_BAR_HEIGHT + ball->radius + 1;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	7b9b      	ldrb	r3, [r3, #14]
 800191e:	b29b      	uxth	r3, r3
 8001920:	331f      	adds	r3, #31
 8001922:	b29b      	uxth	r3, r3
 8001924:	b21a      	sxth	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	805a      	strh	r2, [r3, #2]
        collided = 1;
 800192a:	2301      	movs	r3, #1
 800192c:	73fb      	strb	r3, [r7, #15]
 800192e:	e00b      	b.n	8001948 <resolve_ball_wall+0x100>
    }
    // Bottom wall (missed paddle)
    else if (ball->y + ball->radius >= SCREEN_HEIGHT - 1) {
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001936:	461a      	mov	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	7b9b      	ldrb	r3, [r3, #14]
 800193c:	4413      	add	r3, r2
 800193e:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8001942:	dd01      	ble.n	8001948 <resolve_ball_wall+0x100>
        // Ball is out of bounds, typically handled as a life lost
        collided = 2; // Indicate out of bounds
 8001944:	2302      	movs	r3, #2
 8001946:	73fb      	strb	r3, [r7, #15]
    }

    return collided;
 8001948:	7bfb      	ldrb	r3, [r7, #15]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <initialize_ball_velocity>:

void initialize_ball_velocity(Ball *ball) {
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
    // Start with a fixed angle upwards
    ball->dx = 0.0f;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	811a      	strh	r2, [r3, #8]
    ball->dy = -V_MIN;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f64f 729c 	movw	r2, #65436	; 0xff9c
 800196a:	815a      	strh	r2, [r3, #10]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <step_world>:

void step_world(GameState *state, float dt) {
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b08d      	sub	sp, #52	; 0x34
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	ed87 0a00 	vstr	s0, [r7]
    // update all balls; be careful khi xa ball trong vng lp
    for (int i = 0; i < state->ball_count; ) {
 8001984:	2300      	movs	r3, #0
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001988:	e0ab      	b.n	8001ae2 <step_world+0x16a>
        Ball *b = &state->balls[i];
 800198a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800198c:	3323      	adds	r3, #35	; 0x23
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        b->x += b->dx * dt;
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	f9b3 3000 	ldrsh.w	r3, [r3]
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80019aa:	ee07 3a90 	vmov	s15, r3
 80019ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019b2:	edd7 7a00 	vldr	s15, [r7]
 80019b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c2:	ee17 3a90 	vmov	r3, s15
 80019c6:	b21a      	sxth	r2, r3
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	801a      	strh	r2, [r3, #0]
        b->y += b->dy * dt;
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80019e0:	ee07 3a90 	vmov	s15, r3
 80019e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019e8:	edd7 7a00 	vldr	s15, [r7]
 80019ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019f8:	ee17 3a90 	vmov	r3, s15
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	805a      	strh	r2, [r3, #2]

        uint8_t wc = resolve_ball_wall(b);
 8001a02:	6938      	ldr	r0, [r7, #16]
 8001a04:	f7ff ff20 	bl	8001848 <resolve_ball_wall>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	73fb      	strb	r3, [r7, #15]
        if (wc == 2) { // out of bounds
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d11f      	bne.n	8001a52 <step_world+0xda>
            // Remove this ball from array (swap-with-last)
        	game_update_ball(b);
 8001a12:	6938      	ldr	r0, [r7, #16]
 8001a14:	f000 fe2e 	bl	8002674 <game_update_ball>
            game_erase_ball(b);
 8001a18:	6938      	ldr	r0, [r7, #16]
 8001a1a:	f001 f810 	bl	8002a3e <game_erase_ball>
            state->balls[i] = state->balls[state->ball_count - 1];
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001a24:	3b01      	subs	r3, #1
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a2a:	3223      	adds	r2, #35	; 0x23
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	4411      	add	r1, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	3323      	adds	r3, #35	; 0x23
 8001a34:	011b      	lsls	r3, r3, #4
 8001a36:	4413      	add	r3, r2
 8001a38:	460c      	mov	r4, r1
 8001a3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            state->ball_count--;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001a46:	3b01      	subs	r3, #1
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
            continue; // do not increment i, process new occupant
 8001a50:	e047      	b.n	8001ae2 <step_world+0x16a>
        } else {
            if (wc == 1) {
                // optionally play sound
            }
            // paddle collision
            resolve_ball_paddle(b, &state->paddle);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f203 2372 	addw	r3, r3, #626	; 0x272
 8001a58:	4619      	mov	r1, r3
 8001a5a:	6938      	ldr	r0, [r7, #16]
 8001a5c:	f7ff fe84 	bl	8001768 <resolve_ball_paddle>

            // brick collisions: iterate bricks and call resolve_ball_brick(b, brick)
            for (int row = 0; row < BRICK_ROWS; row++) {
 8001a60:	2300      	movs	r3, #0
 8001a62:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a64:	e037      	b.n	8001ad6 <step_world+0x15e>
                for (int col = 0; col < BRICK_COLS; col++) {
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
 8001a6a:	e02e      	b.n	8001aca <step_world+0x152>
                    Brick *brick = &state->bricks[row][col];
 8001a6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a6e:	4613      	mov	r3, r2
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	1a9b      	subs	r3, r3, r2
 8001a74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a76:	4413      	add	r3, r2
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	60bb      	str	r3, [r7, #8]
                    if (resolve_ball_brick(b, brick)) {
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	6938      	ldr	r0, [r7, #16]
 8001a84:	f7ff fd44 	bl	8001510 <resolve_ball_brick>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01a      	beq.n	8001ac4 <step_world+0x14c>
                        game_erase_brick(brick);
 8001a8e:	68b8      	ldr	r0, [r7, #8]
 8001a90:	f000 fe0c 	bl	80026ac <game_erase_brick>
                        state->score += 10;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8001a9a:	f103 020a 	add.w	r2, r3, #10
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
                        // special handling:
                        if (brick->special == BRICK_SPECIAL_BALL) {
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	7adb      	ldrb	r3, [r3, #11]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d104      	bne.n	8001ab6 <step_world+0x13e>
                            spawn_extra_ball(state, b);
 8001aac:	6939      	ldr	r1, [r7, #16]
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 fbcc 	bl	800224c <spawn_extra_ball>
 8001ab4:	e006      	b.n	8001ac4 <step_world+0x14c>
                        } else if (brick->special == BRICK_SPECIAL_PLUS) {
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	7adb      	ldrb	r3, [r3, #11]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d102      	bne.n	8001ac4 <step_world+0x14c>
                            apply_plus_powerup(state);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 fc3c 	bl	800233c <apply_plus_powerup>
                for (int col = 0; col < BRICK_COLS; col++) {
 8001ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	2b06      	cmp	r3, #6
 8001ace:	ddcd      	ble.n	8001a6c <step_world+0xf4>
            for (int row = 0; row < BRICK_ROWS; row++) {
 8001ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	ddc4      	ble.n	8001a66 <step_world+0xee>
                        }
                    }
                }
            }
            i++; // only advance if this ball remains
 8001adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ade:	3301      	adds	r3, #1
 8001ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < state->ball_count; ) {
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aec:	4293      	cmp	r3, r2
 8001aee:	f6ff af4c 	blt.w	800198a <step_world+0x12>
        }
    }

    // After loop: check if all bricks destroyed -> advance level
    int active_bricks = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	623b      	str	r3, [r7, #32]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
 8001afa:	e01b      	b.n	8001b34 <step_world+0x1bc>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
 8001b00:	e012      	b.n	8001b28 <step_world+0x1b0>
            if (state->bricks[row][col].state == BRICK_STATE_ACTIVE) active_bricks++;
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	69fa      	ldr	r2, [r7, #28]
 8001b06:	4613      	mov	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	1a9b      	subs	r3, r3, r2
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4413      	add	r3, r2
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	440b      	add	r3, r1
 8001b14:	330a      	adds	r3, #10
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d102      	bne.n	8001b22 <step_world+0x1aa>
 8001b1c:	6a3b      	ldr	r3, [r7, #32]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	623b      	str	r3, [r7, #32]
        for (int col = 0; col < BRICK_COLS; col++) {
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	3301      	adds	r3, #1
 8001b26:	61bb      	str	r3, [r7, #24]
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	dde9      	ble.n	8001b02 <step_world+0x18a>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3301      	adds	r3, #1
 8001b32:	61fb      	str	r3, [r7, #28]
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	dde0      	ble.n	8001afc <step_world+0x184>
        }
    }
    if (active_bricks == 0) {
 8001b3a:	6a3b      	ldr	r3, [r7, #32]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d106      	bne.n	8001b4e <step_world+0x1d6>
        // advance to next level
        advance_level(state);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 fcbd 	bl	80024c0 <advance_level>
        // redraw initial scene to show new bricks
        game_draw_initial_scene(state);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 f9a1 	bl	8001e8e <game_draw_initial_scene>
        return; // skip life-check this frame
 8001b4c:	e057      	b.n	8001bfe <step_world+0x286>
    }

    // If not advancing level, continue to handle balls out-of-bounds
    if (state->ball_count == 0) {
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d152      	bne.n	8001bfe <step_world+0x286>
        state->lives--;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
        if (state->lives == 0) {
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d107      	bne.n	8001b82 <step_world+0x20a>
            state->status = GAME_OVER;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2203      	movs	r2, #3
 8001b76:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
            game_draw_game_over_screen(state);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 fd14 	bl	80025a8 <game_draw_game_over_screen>
            return;
 8001b80:	e03d      	b.n	8001bfe <step_world+0x286>
        } else {
            // reset one ball above paddle and set ball_count = 1
            Ball *b = &state->balls[0];
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001b88:	617b      	str	r3, [r7, #20]
            b->x = state->paddle.x + state->paddle.width / 2.0f;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f8b3 3272 	ldrh.w	r3, [r3, #626]	; 0x272
 8001b90:	ee07 3a90 	vmov	s15, r3
 8001b94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f8b3 3278 	ldrh.w	r3, [r3, #632]	; 0x278
 8001b9e:	ee07 3a90 	vmov	s15, r3
 8001ba2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ba6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001baa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb6:	ee17 3a90 	vmov	r3, s15
 8001bba:	b21a      	sxth	r2, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	801a      	strh	r2, [r3, #0]
            b->y = state->paddle.y - b->radius - 1;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f8b3 2274 	ldrh.w	r2, [r3, #628]	; 0x274
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	7b9b      	ldrb	r3, [r3, #14]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b21a      	sxth	r2, r3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	805a      	strh	r2, [r3, #2]
            b->dx = 0; b->dy = -V_MIN;
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	811a      	strh	r2, [r3, #8]
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	f64f 729c 	movw	r2, #65436	; 0xff9c
 8001be6:	815a      	strh	r2, [r3, #10]
            state->ball_count = 1;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
            state->show_potentiometer_prompt = 1;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
            game_draw_initial_scene(state);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f948 	bl	8001e8e <game_draw_initial_scene>
        }
    }
}
 8001bfe:	3734      	adds	r7, #52	; 0x34
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd90      	pop	{r4, r7, pc}

08001c04 <draw_potentiometer_prompt>:


/**
 * @brief Draws the prompt to rotate the potentiometer with a dashed border.
 */
void draw_potentiometer_prompt(void) {
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b08b      	sub	sp, #44	; 0x2c
 8001c08:	af04      	add	r7, sp, #16
    uint16_t box_x1 = 20;
 8001c0a:	2314      	movs	r3, #20
 8001c0c:	81fb      	strh	r3, [r7, #14]
    uint16_t box_y1 = 150;
 8001c0e:	2396      	movs	r3, #150	; 0x96
 8001c10:	81bb      	strh	r3, [r7, #12]
    uint16_t box_x2 = SCREEN_WIDTH - 20;
 8001c12:	23dc      	movs	r3, #220	; 0xdc
 8001c14:	817b      	strh	r3, [r7, #10]
    uint16_t box_y2 = 200;
 8001c16:	23c8      	movs	r3, #200	; 0xc8
 8001c18:	813b      	strh	r3, [r7, #8]
    uint16_t color = WHITE;
 8001c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c1e:	80fb      	strh	r3, [r7, #6]
    uint16_t dash_length = 5;
 8001c20:	2305      	movs	r3, #5
 8001c22:	80bb      	strh	r3, [r7, #4]

    // Draw dashed border
    // Top and bottom
    for (uint16_t x = box_x1; x < box_x2; x += 2 * dash_length) {
 8001c24:	89fb      	ldrh	r3, [r7, #14]
 8001c26:	82fb      	strh	r3, [r7, #22]
 8001c28:	e021      	b.n	8001c6e <draw_potentiometer_prompt+0x6a>
        uint16_t end_x = x + dash_length;
 8001c2a:	8afa      	ldrh	r2, [r7, #22]
 8001c2c:	88bb      	ldrh	r3, [r7, #4]
 8001c2e:	4413      	add	r3, r2
 8001c30:	82bb      	strh	r3, [r7, #20]
        if (end_x > box_x2) end_x = box_x2;
 8001c32:	8aba      	ldrh	r2, [r7, #20]
 8001c34:	897b      	ldrh	r3, [r7, #10]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d901      	bls.n	8001c3e <draw_potentiometer_prompt+0x3a>
 8001c3a:	897b      	ldrh	r3, [r7, #10]
 8001c3c:	82bb      	strh	r3, [r7, #20]
        lcd_draw_line(x, box_y1, end_x, box_y1, color);
 8001c3e:	89bc      	ldrh	r4, [r7, #12]
 8001c40:	8aba      	ldrh	r2, [r7, #20]
 8001c42:	89b9      	ldrh	r1, [r7, #12]
 8001c44:	8af8      	ldrh	r0, [r7, #22]
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	f001 f97b 	bl	8002f46 <lcd_draw_line>
        lcd_draw_line(x, box_y2, end_x, box_y2, color);
 8001c50:	893c      	ldrh	r4, [r7, #8]
 8001c52:	8aba      	ldrh	r2, [r7, #20]
 8001c54:	8939      	ldrh	r1, [r7, #8]
 8001c56:	8af8      	ldrh	r0, [r7, #22]
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	4623      	mov	r3, r4
 8001c5e:	f001 f972 	bl	8002f46 <lcd_draw_line>
    for (uint16_t x = box_x1; x < box_x2; x += 2 * dash_length) {
 8001c62:	88bb      	ldrh	r3, [r7, #4]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	8afb      	ldrh	r3, [r7, #22]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	82fb      	strh	r3, [r7, #22]
 8001c6e:	8afa      	ldrh	r2, [r7, #22]
 8001c70:	897b      	ldrh	r3, [r7, #10]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d3d9      	bcc.n	8001c2a <draw_potentiometer_prompt+0x26>
    }
    // Left and right
    for (uint16_t y = box_y1; y < box_y2; y += 2 * dash_length) {
 8001c76:	89bb      	ldrh	r3, [r7, #12]
 8001c78:	827b      	strh	r3, [r7, #18]
 8001c7a:	e021      	b.n	8001cc0 <draw_potentiometer_prompt+0xbc>
        uint16_t end_y = y + dash_length;
 8001c7c:	8a7a      	ldrh	r2, [r7, #18]
 8001c7e:	88bb      	ldrh	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	823b      	strh	r3, [r7, #16]
        if (end_y > box_y2) end_y = box_y2;
 8001c84:	8a3a      	ldrh	r2, [r7, #16]
 8001c86:	893b      	ldrh	r3, [r7, #8]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d901      	bls.n	8001c90 <draw_potentiometer_prompt+0x8c>
 8001c8c:	893b      	ldrh	r3, [r7, #8]
 8001c8e:	823b      	strh	r3, [r7, #16]
        lcd_draw_line(box_x1, y, box_x1, end_y, color);
 8001c90:	8a3c      	ldrh	r4, [r7, #16]
 8001c92:	89fa      	ldrh	r2, [r7, #14]
 8001c94:	8a79      	ldrh	r1, [r7, #18]
 8001c96:	89f8      	ldrh	r0, [r7, #14]
 8001c98:	88fb      	ldrh	r3, [r7, #6]
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	4623      	mov	r3, r4
 8001c9e:	f001 f952 	bl	8002f46 <lcd_draw_line>
        lcd_draw_line(box_x2, y, box_x2, end_y, color);
 8001ca2:	8a3c      	ldrh	r4, [r7, #16]
 8001ca4:	897a      	ldrh	r2, [r7, #10]
 8001ca6:	8a79      	ldrh	r1, [r7, #18]
 8001ca8:	8978      	ldrh	r0, [r7, #10]
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	4623      	mov	r3, r4
 8001cb0:	f001 f949 	bl	8002f46 <lcd_draw_line>
    for (uint16_t y = box_y1; y < box_y2; y += 2 * dash_length) {
 8001cb4:	88bb      	ldrh	r3, [r7, #4]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	8a7b      	ldrh	r3, [r7, #18]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	827b      	strh	r3, [r7, #18]
 8001cc0:	8a7a      	ldrh	r2, [r7, #18]
 8001cc2:	893b      	ldrh	r3, [r7, #8]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d3d9      	bcc.n	8001c7c <draw_potentiometer_prompt+0x78>
    }
    // Show the text lines
    lcd_show_string_center(0, 164 - 8, "ROTATE POTENTIOMETER", WHITE, 0, 16, 1);
 8001cc8:	2301      	movs	r3, #1
 8001cca:	9302      	str	r3, [sp, #8]
 8001ccc:	2310      	movs	r3, #16
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <draw_potentiometer_prompt+0x100>)
 8001cda:	219c      	movs	r1, #156	; 0x9c
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f001 fdf3 	bl	80038c8 <lcd_show_string_center>
    lcd_show_string_center(0, 164 + 8, "TO PLAY", WHITE, 0, 16, 1);
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	9302      	str	r3, [sp, #8]
 8001ce6:	2310      	movs	r3, #16
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	2300      	movs	r3, #0
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf2:	4a05      	ldr	r2, [pc, #20]	; (8001d08 <draw_potentiometer_prompt+0x104>)
 8001cf4:	21ac      	movs	r1, #172	; 0xac
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f001 fde6 	bl	80038c8 <lcd_show_string_center>

}
 8001cfc:	bf00      	nop
 8001cfe:	371c      	adds	r7, #28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd90      	pop	{r4, r7, pc}
 8001d04:	0800a920 	.word	0x0800a920
 8001d08:	0800a938 	.word	0x0800a938

08001d0c <game_init_state>:


/**
 * @brief Initializes the game state for a new game or level.
 */
void game_init_state(GameState *state) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
    // 1. Initialize Paddle
    state->paddle.width = 70;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2246      	movs	r2, #70	; 0x46
 8001d18:	f8a3 2278 	strh.w	r2, [r3, #632]	; 0x278
    state->paddle.height = 10;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	220a      	movs	r2, #10
 8001d20:	f8a3 227a 	strh.w	r2, [r3, #634]	; 0x27a
    state->paddle.x = (SCREEN_WIDTH - state->paddle.width) / 2.0f;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f8b3 3278 	ldrh.w	r3, [r3, #632]	; 0x278
 8001d2a:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d36:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d42:	ee17 3a90 	vmov	r3, s15
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
    state->paddle.prev_x = state->paddle.x;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f8b3 2272 	ldrh.w	r2, [r3, #626]	; 0x272
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f8a3 2276 	strh.w	r2, [r3, #630]	; 0x276
    state->paddle.y = SCREEN_HEIGHT - state->paddle.height - 5;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f8b3 327a 	ldrh.w	r3, [r3, #634]	; 0x27a
 8001d60:	f5c3 739d 	rsb	r3, r3, #314	; 0x13a
 8001d64:	3301      	adds	r3, #1
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274
    state->paddle.color = WHITE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d74:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
    state->paddle.speed = 6; // default paddle movement speed (pixels per update)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2206      	movs	r2, #6
 8001d7c:	f8a3 227e 	strh.w	r2, [r3, #638]	; 0x27e

    // 2. Initialize Balls (multi-ball support)
    state->ball_count = 1;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
    for (int i = 0; i < MAX_BALLS; i++) {
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	e013      	b.n	8001db6 <game_init_state+0xaa>
        state->balls[i].radius = 7;
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	011b      	lsls	r3, r3, #4
 8001d94:	4413      	add	r3, r2
 8001d96:	f203 233e 	addw	r3, r3, #574	; 0x23e
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	701a      	strb	r2, [r3, #0]
        state->balls[i].color = WHITE;
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8001daa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dae:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MAX_BALLS; i++) {
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	3301      	adds	r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	dde8      	ble.n	8001d8e <game_init_state+0x82>
    }
    // Initialize first ball
    state->balls[0].x = state->paddle.x + state->paddle.width / 2.0f;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f8b3 3272 	ldrh.w	r3, [r3, #626]	; 0x272
 8001dc2:	ee07 3a90 	vmov	s15, r3
 8001dc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f8b3 3278 	ldrh.w	r3, [r3, #632]	; 0x278
 8001dd0:	ee07 3a90 	vmov	s15, r3
 8001dd4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dd8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ddc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001de8:	ee17 3a90 	vmov	r3, s15
 8001dec:	b21a      	sxth	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f8a3 2230 	strh.w	r2, [r3, #560]	; 0x230
    state->balls[0].prev_x = state->balls[0].x;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f9b3 2230 	ldrsh.w	r2, [r3, #560]	; 0x230
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f8a3 2234 	strh.w	r2, [r3, #564]	; 0x234
    state->balls[0].y = state->paddle.y - state->balls[0].radius - 1;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f8b3 2274 	ldrh.w	r2, [r3, #628]	; 0x274
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 323e 	ldrb.w	r3, [r3, #574]	; 0x23e
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	3b01      	subs	r3, #1
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	b21a      	sxth	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f8a3 2232 	strh.w	r2, [r3, #562]	; 0x232
    state->balls[0].prev_y = state->balls[0].y;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f9b3 2232 	ldrsh.w	r2, [r3, #562]	; 0x232
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8a3 2236 	strh.w	r2, [r3, #566]	; 0x236
    state->balls[0].dx = 0;  // Initial velocity
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f8a3 2238 	strh.w	r2, [r3, #568]	; 0x238
    state->balls[0].dy = -60;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f64f 72c4 	movw	r2, #65476	; 0xffc4
 8001e38:	f8a3 223a 	strh.w	r2, [r3, #570]	; 0x23a
    state->balls[0].color = WHITE;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e42:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c

    // 3. Initialize Score and Lives
    state->score = 0;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    state->lives = MAX_LIVES;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2204      	movs	r2, #4
 8001e52:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
    state->level = 1;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2285 	strb.w	r2, [r3, #645]	; 0x285
    state->status = GAME_PLAYING;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
    state->show_potentiometer_prompt = 0;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a

    // Initialize bricks for the starting level without drop animation (animate=0)
    state->level = 1;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2285 	strb.w	r2, [r3, #645]	; 0x285
    init_bricks_for_level(state, state->level, 0);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3285 	ldrb.w	r3, [r3, #645]	; 0x285
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	4619      	mov	r1, r3
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fa7b 	bl	800237c <init_bricks_for_level>
}
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <game_draw_initial_scene>:

/**
 * @brief Draws the entire game screen for the first time.
 * This function clears the screen and draws all static and dynamic elements.
 */
void game_draw_initial_scene(const GameState *state) {
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
    lcd_clear(BLACK);
 8001e96:	2000      	movs	r0, #0
 8001e98:	f000 ffd6 	bl	8002e48 <lcd_clear>
    draw_ui_bar(state->lives, state->score, state->level);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 0284 	ldrb.w	r0, [r3, #644]	; 0x284
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3285 	ldrb.w	r3, [r3, #645]	; 0x285
 8001eae:	461a      	mov	r2, r3
 8001eb0:	f000 fc2c 	bl	800270c <draw_ui_bar>
    draw_game_border();
 8001eb4:	f000 fca8 	bl	8002808 <draw_game_border>
    draw_bricks(state);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 fcb5 	bl	8002828 <draw_bricks>
    draw_paddle(&state->paddle);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f203 2372 	addw	r3, r3, #626	; 0x272
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fd81 	bl	80029cc <draw_paddle>
    // Draw all active balls
    for (int i = 0; i < state->ball_count; i++) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	e00a      	b.n	8001ee6 <game_draw_initial_scene+0x58>
        draw_ball(&state->balls[i]);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	3323      	adds	r3, #35	; 0x23
 8001ed4:	011b      	lsls	r3, r3, #4
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 fd95 	bl	8002a0a <draw_ball>
    for (int i = 0; i < state->ball_count; i++) {
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001eec:	461a      	mov	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	dbed      	blt.n	8001ed0 <game_draw_initial_scene+0x42>
    }
    if (state->show_potentiometer_prompt) {
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f893 328a 	ldrb.w	r3, [r3, #650]	; 0x28a
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <game_draw_initial_scene+0x74>
    	draw_potentiometer_prompt();
 8001efe:	f7ff fe81 	bl	8001c04 <draw_potentiometer_prompt>
    }
}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <game_update_screen>:

/**
 * @brief Updates moving objects on the screen efficiently without flickering.
 * Erases objects at their previous positions and redraws them at new positions.
 */
void game_update_screen(GameState *state) {
 8001f0a:	b590      	push	{r4, r7, lr}
 8001f0c:	b08f      	sub	sp, #60	; 0x3c
 8001f0e:	af02      	add	r7, sp, #8
 8001f10:	6078      	str	r0, [r7, #4]
	// update components
    // handle paddle movement from buttons before drawing/updating
    game_handle_paddle_buttons(state);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f8ec 	bl	80020f0 <game_handle_paddle_buttons>
	// Update all active balls
	for (int i = 0; i < state->ball_count; i++) {
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f1c:	e00a      	b.n	8001f34 <game_update_screen+0x2a>
		game_update_ball(&state->balls[i]);
 8001f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f20:	3323      	adds	r3, #35	; 0x23
 8001f22:	011b      	lsls	r3, r3, #4
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	4413      	add	r3, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 fba3 	bl	8002674 <game_update_ball>
	for (int i = 0; i < state->ball_count; i++) {
 8001f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f30:	3301      	adds	r3, #1
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	dbed      	blt.n	8001f1e <game_update_screen+0x14>
	}
    game_update_paddle(&state->paddle);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f203 2372 	addw	r3, r3, #626	; 0x272
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fb6f 	bl	800262c <game_update_paddle>
    game_update_ui_bar(state->score, state->lives, state->level);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 1284 	ldrb.w	r1, [r3, #644]	; 0x284
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3285 	ldrb.w	r3, [r3, #645]	; 0x285
 8001f60:	461a      	mov	r2, r3
 8001f62:	f000 fbc0 	bl	80026e6 <game_update_ui_bar>
    
    // Erase INCOMING bricks before updating their position (to avoid visual artifacts)
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f6a:	e048      	b.n	8001ffe <game_update_screen+0xf4>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f70:	e03f      	b.n	8001ff2 <game_update_screen+0xe8>
            Brick *brick = &state->bricks[row][col];
 8001f72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f74:	4613      	mov	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	1a9b      	subs	r3, r3, r2
 8001f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f7c:	4413      	add	r3, r2
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
            if (brick->state == BRICK_STATE_INCOMING) {
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	7a9b      	ldrb	r3, [r3, #10]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d12e      	bne.n	8001fec <game_update_screen+0xe2>
                // Erase old brick position
                int16_t erase_y1 = brick->y;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	885b      	ldrh	r3, [r3, #2]
 8001f92:	847b      	strh	r3, [r7, #34]	; 0x22
                int16_t erase_y2 = brick->y + brick->height;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	885a      	ldrh	r2, [r3, #2]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	88db      	ldrh	r3, [r3, #6]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	843b      	strh	r3, [r7, #32]
                if (erase_y2 > UI_BAR_HEIGHT && erase_y1 < SCREEN_HEIGHT) {
 8001fa2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001fa6:	2b1e      	cmp	r3, #30
 8001fa8:	dd20      	ble.n	8001fec <game_update_screen+0xe2>
 8001faa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001fae:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001fb2:	da1b      	bge.n	8001fec <game_update_screen+0xe2>
                    if (erase_y1 < UI_BAR_HEIGHT) erase_y1 = UI_BAR_HEIGHT;
 8001fb4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001fb8:	2b1d      	cmp	r3, #29
 8001fba:	dc01      	bgt.n	8001fc0 <game_update_screen+0xb6>
 8001fbc:	231e      	movs	r3, #30
 8001fbe:	847b      	strh	r3, [r7, #34]	; 0x22
                    if (erase_y2 > SCREEN_HEIGHT) erase_y2 = SCREEN_HEIGHT;
 8001fc0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001fc4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001fc8:	dd02      	ble.n	8001fd0 <game_update_screen+0xc6>
 8001fca:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001fce:	843b      	strh	r3, [r7, #32]
                    lcd_fill(brick->x, erase_y1, brick->x + brick->width, erase_y2, BLACK);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8818      	ldrh	r0, [r3, #0]
 8001fd4:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	881a      	ldrh	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	889b      	ldrh	r3, [r3, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	8c3b      	ldrh	r3, [r7, #32]
 8001fe4:	2400      	movs	r4, #0
 8001fe6:	9400      	str	r4, [sp, #0]
 8001fe8:	f000 ff60 	bl	8002eac <lcd_fill>
        for (int col = 0; col < BRICK_COLS; col++) {
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	3301      	adds	r3, #1
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	2b06      	cmp	r3, #6
 8001ff6:	ddbc      	ble.n	8001f72 <game_update_screen+0x68>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8001ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002000:	2b04      	cmp	r3, #4
 8002002:	ddb3      	ble.n	8001f6c <game_update_screen+0x62>
            }
        }
    }
    
    // Update brick drop animation: move bricks from INCOMING state to ACTIVE
    for (int row = 0; row < BRICK_ROWS; row++) {
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
 8002008:	e033      	b.n	8002072 <game_update_screen+0x168>
        for (int col = 0; col < BRICK_COLS; col++) {
 800200a:	2300      	movs	r3, #0
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	e02a      	b.n	8002066 <game_update_screen+0x15c>
            Brick *brick = &state->bricks[row][col];
 8002010:	69fa      	ldr	r2, [r7, #28]
 8002012:	4613      	mov	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4413      	add	r3, r2
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
            if (brick->state == BRICK_STATE_INCOMING) {
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	7a9b      	ldrb	r3, [r3, #10]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d119      	bne.n	8002060 <game_update_screen+0x156>
                brick->y += brick->drop_speed; // Move downward
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	885a      	ldrh	r2, [r3, #2]
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	7b9b      	ldrb	r3, [r3, #14]
 8002034:	b29b      	uxth	r3, r3
 8002036:	4413      	add	r3, r2
 8002038:	b29a      	uxth	r2, r3
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	805a      	strh	r2, [r3, #2]
                if (brick->y >= brick->final_y) {
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	885b      	ldrh	r3, [r3, #2]
 8002042:	461a      	mov	r2, r3
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800204a:	429a      	cmp	r2, r3
 800204c:	db08      	blt.n	8002060 <game_update_screen+0x156>
                    brick->y = brick->final_y; // Snap to final position
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002054:	b29a      	uxth	r2, r3
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	805a      	strh	r2, [r3, #2]
                    brick->state = BRICK_STATE_ACTIVE; // Now ready for collision
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2201      	movs	r2, #1
 800205e:	729a      	strb	r2, [r3, #10]
        for (int col = 0; col < BRICK_COLS; col++) {
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	3301      	adds	r3, #1
 8002064:	61bb      	str	r3, [r7, #24]
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	2b06      	cmp	r3, #6
 800206a:	ddd1      	ble.n	8002010 <game_update_screen+0x106>
    for (int row = 0; row < BRICK_ROWS; row++) {
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	3301      	adds	r3, #1
 8002070:	61fb      	str	r3, [r7, #28]
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	2b04      	cmp	r3, #4
 8002076:	ddc8      	ble.n	800200a <game_update_screen+0x100>
                }
            }
        }
    }
    
    draw_bricks(state);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 fbd5 	bl	8002828 <draw_bricks>
    draw_game_border();
 800207e:	f000 fbc3 	bl	8002808 <draw_game_border>
    // Update previous positions for the next frame
    state->paddle.prev_x = state->paddle.x;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f8b3 2272 	ldrh.w	r2, [r3, #626]	; 0x272
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f8a3 2276 	strh.w	r2, [r3, #630]	; 0x276
    for (int i = 0; i < state->ball_count; i++) {
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e021      	b.n	80020d8 <game_update_screen+0x1ce>
        state->balls[i].prev_x = state->balls[i].x;
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	3323      	adds	r3, #35	; 0x23
 800209a:	011b      	lsls	r3, r3, #4
 800209c:	4413      	add	r3, r2
 800209e:	f9b3 1000 	ldrsh.w	r1, [r3]
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	3323      	adds	r3, #35	; 0x23
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	4413      	add	r3, r2
 80020ac:	3304      	adds	r3, #4
 80020ae:	460a      	mov	r2, r1
 80020b0:	801a      	strh	r2, [r3, #0]
        state->balls[i].prev_y = state->balls[i].y;
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	3323      	adds	r3, #35	; 0x23
 80020b8:	011b      	lsls	r3, r3, #4
 80020ba:	4413      	add	r3, r2
 80020bc:	3302      	adds	r3, #2
 80020be:	f9b3 1000 	ldrsh.w	r1, [r3]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	3323      	adds	r3, #35	; 0x23
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	4413      	add	r3, r2
 80020cc:	3306      	adds	r3, #6
 80020ce:	460a      	mov	r2, r1
 80020d0:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < state->ball_count; i++) {
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	3301      	adds	r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 80020de:	461a      	mov	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	4293      	cmp	r3, r2
 80020e4:	dbd6      	blt.n	8002094 <game_update_screen+0x18a>
    }
}
 80020e6:	bf00      	nop
 80020e8:	bf00      	nop
 80020ea:	3734      	adds	r7, #52	; 0x34
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd90      	pop	{r4, r7, pc}

080020f0 <game_handle_paddle_buttons>:

/**
 * @brief Update paddle position from two buttons: button_count[5] (left) and button_count[6] (right).
 *        Holding a button moves the paddle continuously; the movement is clamped to screen bounds.
 */
void game_handle_paddle_buttons(GameState *state) {
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
    // button_count is updated by button_scan(); >0 means button is pressed
    extern uint16_t button_count[16];

    if (button_count[8] > 0) {
 80020f8:	4b23      	ldr	r3, [pc, #140]	; (8002188 <game_handle_paddle_buttons+0x98>)
 80020fa:	8a1b      	ldrh	r3, [r3, #16]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d017      	beq.n	8002130 <game_handle_paddle_buttons+0x40>
        // move left
        if (state->paddle.x > state->paddle.speed)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f8b3 2272 	ldrh.w	r2, [r3, #626]	; 0x272
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f8b3 327e 	ldrh.w	r3, [r3, #638]	; 0x27e
 800210c:	429a      	cmp	r2, r3
 800210e:	d90b      	bls.n	8002128 <game_handle_paddle_buttons+0x38>
            state->paddle.x -= state->paddle.speed;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f8b3 2272 	ldrh.w	r2, [r3, #626]	; 0x272
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f8b3 327e 	ldrh.w	r3, [r3, #638]	; 0x27e
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	b29a      	uxth	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
 8002126:	e003      	b.n	8002130 <game_handle_paddle_buttons+0x40>
        else
            state->paddle.x = 0;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
    }

    if (button_count[9] > 0) {
 8002130:	4b15      	ldr	r3, [pc, #84]	; (8002188 <game_handle_paddle_buttons+0x98>)
 8002132:	8a5b      	ldrh	r3, [r3, #18]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d020      	beq.n	800217a <game_handle_paddle_buttons+0x8a>
        // move right
        uint16_t max_x = SCREEN_WIDTH - state->paddle.width;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f8b3 3278 	ldrh.w	r3, [r3, #632]	; 0x278
 800213e:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002142:	81fb      	strh	r3, [r7, #14]
        if (state->paddle.x + state->paddle.speed < max_x)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f8b3 3272 	ldrh.w	r3, [r3, #626]	; 0x272
 800214a:	461a      	mov	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f8b3 327e 	ldrh.w	r3, [r3, #638]	; 0x27e
 8002152:	441a      	add	r2, r3
 8002154:	89fb      	ldrh	r3, [r7, #14]
 8002156:	429a      	cmp	r2, r3
 8002158:	da0b      	bge.n	8002172 <game_handle_paddle_buttons+0x82>
            state->paddle.x += state->paddle.speed;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f8b3 2272 	ldrh.w	r2, [r3, #626]	; 0x272
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f8b3 327e 	ldrh.w	r3, [r3, #638]	; 0x27e
 8002166:	4413      	add	r3, r2
 8002168:	b29a      	uxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
        else
            state->paddle.x = max_x;
    }
}
 8002170:	e003      	b.n	800217a <game_handle_paddle_buttons+0x8a>
            state->paddle.x = max_x;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	89fa      	ldrh	r2, [r7, #14]
 8002176:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	200002a0 	.word	0x200002a0

0800218c <game_draw_pause_screen>:


/**
 * @brief Displays the pause screen.
 */
void game_draw_pause_screen(const GameState *state) {
 800218c:	b580      	push	{r7, lr}
 800218e:	b090      	sub	sp, #64	; 0x40
 8002190:	af04      	add	r7, sp, #16
 8002192:	6078      	str	r0, [r7, #4]
    // Draw a semi-transparent overlay (optional, if you have blending)
    // For now, just a solid color box
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, DARKGRAY);
 8002194:	f243 1386 	movw	r3, #12678	; 0x3186
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	23dc      	movs	r3, #220	; 0xdc
 800219c:	22c8      	movs	r2, #200	; 0xc8
 800219e:	2164      	movs	r1, #100	; 0x64
 80021a0:	2028      	movs	r0, #40	; 0x28
 80021a2:	f000 fe83 	bl	8002eac <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, WHITE);
 80021a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	23dc      	movs	r3, #220	; 0xdc
 80021ae:	22c8      	movs	r2, #200	; 0xc8
 80021b0:	2164      	movs	r1, #100	; 0x64
 80021b2:	2028      	movs	r0, #40	; 0x28
 80021b4:	f000 ff4b 	bl	800304e <lcd_draw_rectangle>

    // Show "PAUSED" text
    lcd_show_string_center(-10, 120, "PAUSED", WHITE, DARKGRAY, 24, 1);
 80021b8:	2301      	movs	r3, #1
 80021ba:	9302      	str	r3, [sp, #8]
 80021bc:	2318      	movs	r3, #24
 80021be:	9301      	str	r3, [sp, #4]
 80021c0:	f243 1386 	movw	r3, #12678	; 0x3186
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ca:	4a1d      	ldr	r2, [pc, #116]	; (8002240 <game_draw_pause_screen+0xb4>)
 80021cc:	2178      	movs	r1, #120	; 0x78
 80021ce:	f64f 70f6 	movw	r0, #65526	; 0xfff6
 80021d2:	f001 fb79 	bl	80038c8 <lcd_show_string_center>

    // Show current score
    char score_str[20];
    sprintf(score_str, "Score: %05lu", state->score);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4918      	ldr	r1, [pc, #96]	; (8002244 <game_draw_pause_screen+0xb8>)
 80021e2:	4618      	mov	r0, r3
 80021e4:	f006 f9f8 	bl	80085d8 <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, DARKGRAY, 16, 0);
 80021e8:	f107 021c 	add.w	r2, r7, #28
 80021ec:	2300      	movs	r3, #0
 80021ee:	9302      	str	r3, [sp, #8]
 80021f0:	2310      	movs	r3, #16
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	f243 1386 	movw	r3, #12678	; 0x3186
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021fe:	21a0      	movs	r1, #160	; 0xa0
 8002200:	2000      	movs	r0, #0
 8002202:	f001 fb61 	bl	80038c8 <lcd_show_string_center>

    // Show current lives
    char lives_str[15];
    sprintf(lives_str, "Lives: %d", state->lives);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 800220c:	461a      	mov	r2, r3
 800220e:	f107 030c 	add.w	r3, r7, #12
 8002212:	490d      	ldr	r1, [pc, #52]	; (8002248 <game_draw_pause_screen+0xbc>)
 8002214:	4618      	mov	r0, r3
 8002216:	f006 f9df 	bl	80085d8 <siprintf>
    lcd_show_string_center(0, 180, lives_str, WHITE, DARKGRAY, 16, 0);
 800221a:	f107 020c 	add.w	r2, r7, #12
 800221e:	2300      	movs	r3, #0
 8002220:	9302      	str	r3, [sp, #8]
 8002222:	2310      	movs	r3, #16
 8002224:	9301      	str	r3, [sp, #4]
 8002226:	f243 1386 	movw	r3, #12678	; 0x3186
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002230:	21b4      	movs	r1, #180	; 0xb4
 8002232:	2000      	movs	r0, #0
 8002234:	f001 fb48 	bl	80038c8 <lcd_show_string_center>
}
 8002238:	bf00      	nop
 800223a:	3730      	adds	r7, #48	; 0x30
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	0800a940 	.word	0x0800a940
 8002244:	0800a948 	.word	0x0800a948
 8002248:	0800a958 	.word	0x0800a958

0800224c <spawn_extra_ball>:
}

/**
 * @brief Spawns an extra ball when BRICK_SPECIAL_BALL is destroyed.
 */
void spawn_extra_ball(GameState *state, const Ball *template_ball) {
 800224c:	b490      	push	{r4, r7}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
    if (state->ball_count >= MAX_BALLS) return;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 800225c:	2b03      	cmp	r3, #3
 800225e:	d863      	bhi.n	8002328 <spawn_extra_ball+0xdc>
    // Copy template ball to new slot
    Ball *new_ball = &state->balls[state->ball_count++];
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	b2d1      	uxtb	r1, r2
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	f882 1270 	strb.w	r1, [r2, #624]	; 0x270
 8002270:	3323      	adds	r3, #35	; 0x23
 8002272:	011b      	lsls	r3, r3, #4
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	4413      	add	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]
    *new_ball = *template_ball;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	6814      	ldr	r4, [r2, #0]
 8002280:	6850      	ldr	r0, [r2, #4]
 8002282:	6891      	ldr	r1, [r2, #8]
 8002284:	68d2      	ldr	r2, [r2, #12]
 8002286:	601c      	str	r4, [r3, #0]
 8002288:	6058      	str	r0, [r3, #4]
 800228a:	6099      	str	r1, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
    // Offset new ball slightly to avoid immediate overlap
    new_ball->x += 8;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002294:	b29b      	uxth	r3, r3
 8002296:	3308      	adds	r3, #8
 8002298:	b29b      	uxth	r3, r3
 800229a:	b21a      	sxth	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	801a      	strh	r2, [r3, #0]
    new_ball->y -= 5;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	3b05      	subs	r3, #5
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	805a      	strh	r2, [r3, #2]
    // Give slightly different velocity to spread apart
    new_ball->dx = template_ball->dx * 0.9f - (template_ball->dx > 0 ? 15.0f : -15.0f);
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022b8:	ee07 3a90 	vmov	s15, r3
 80022bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002334 <spawn_extra_ball+0xe8>
 80022c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	dd02      	ble.n	80022d8 <spawn_extra_ball+0x8c>
 80022d2:	eef2 7a0e 	vmov.f32	s15, #46	; 0x41700000  15.0
 80022d6:	e001      	b.n	80022dc <spawn_extra_ball+0x90>
 80022d8:	eefa 7a0e 	vmov.f32	s15, #174	; 0xc1700000 -15.0
 80022dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022e4:	ee17 3a90 	vmov	r3, s15
 80022e8:	b21a      	sxth	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	811a      	strh	r2, [r3, #8]
    new_ball->dy = template_ball->dy * 0.95f;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80022f4:	ee07 3a90 	vmov	s15, r3
 80022f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022fc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002338 <spawn_extra_ball+0xec>
 8002300:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002308:	ee17 3a90 	vmov	r3, s15
 800230c:	b21a      	sxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	815a      	strh	r2, [r3, #10]
    new_ball->prev_x = new_ball->x;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	809a      	strh	r2, [r3, #4]
    new_ball->prev_y = new_ball->y;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	80da      	strh	r2, [r3, #6]
 8002326:	e000      	b.n	800232a <spawn_extra_ball+0xde>
    if (state->ball_count >= MAX_BALLS) return;
 8002328:	bf00      	nop
}
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bc90      	pop	{r4, r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	3f666666 	.word	0x3f666666
 8002338:	3f733333 	.word	0x3f733333

0800233c <apply_plus_powerup>:

/**
 * @brief Applies the BRICK_SPECIAL_PLUS power-up effect.
 */
void apply_plus_powerup(GameState *state) {
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
    // Increase lives up to MAX_LIVES, otherwise increase score
    if (state->lives < MAX_LIVES) {
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 800234a:	2b03      	cmp	r3, #3
 800234c:	d808      	bhi.n	8002360 <apply_plus_powerup+0x24>
        state->lives++;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8002354:	3301      	adds	r3, #1
 8002356:	b2da      	uxtb	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
    } else {
        state->score += 50;
    }
}
 800235e:	e007      	b.n	8002370 <apply_plus_powerup+0x34>
        state->score += 50;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8002366:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <init_bricks_for_level>:
/**
 * @brief Initialize bricks for the given level.
 *        If animate=1, bricks start above screen (INCOMING) and drop down.
 *        If animate=0, bricks appear directly at final_y (ACTIVE) without animation.
 */
void init_bricks_for_level(GameState *state, uint8_t level, uint8_t animate) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	; 0x28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	460b      	mov	r3, r1
 8002386:	70fb      	strb	r3, [r7, #3]
 8002388:	4613      	mov	r3, r2
 800238a:	70bb      	strb	r3, [r7, #2]
    uint16_t brick_colors[BRICK_ROWS] = {BLUE, RED, YELLOW, GREEN, MAGENTA};
 800238c:	4a4a      	ldr	r2, [pc, #296]	; (80024b8 <init_bricks_for_level+0x13c>)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	ca07      	ldmia	r2, {r0, r1, r2}
 8002394:	c303      	stmia	r3!, {r0, r1}
 8002396:	801a      	strh	r2, [r3, #0]
    uint16_t total_height = BRICK_ROWS * (BRICK_HEIGHT + BRICK_GAP);
 8002398:	235a      	movs	r3, #90	; 0x5a
 800239a:	83fb      	strh	r3, [r7, #30]
    uint8_t drop_speed = 4 + (level - 1); // 4 px/frame base, +1 per level
 800239c:	78fb      	ldrb	r3, [r7, #3]
 800239e:	3303      	adds	r3, #3
 80023a0:	777b      	strb	r3, [r7, #29]
    
    srand((unsigned int)HAL_GetTick() + level);
 80023a2:	f002 f877 	bl	8004494 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	78fb      	ldrb	r3, [r7, #3]
 80023aa:	4413      	add	r3, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f005 fb7f 	bl	8007ab0 <srand>
    for (int row = 0; row < BRICK_ROWS; row++) {
 80023b2:	2300      	movs	r3, #0
 80023b4:	627b      	str	r3, [r7, #36]	; 0x24
 80023b6:	e076      	b.n	80024a6 <init_bricks_for_level+0x12a>
        for (int col = 0; col < BRICK_COLS; col++) {
 80023b8:	2300      	movs	r3, #0
 80023ba:	623b      	str	r3, [r7, #32]
 80023bc:	e06d      	b.n	800249a <init_bricks_for_level+0x11e>
            Brick *brick = &state->bricks[row][col];
 80023be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023c0:	4613      	mov	r3, r2
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	1a9b      	subs	r3, r3, r2
 80023c6:	6a3a      	ldr	r2, [r7, #32]
 80023c8:	4413      	add	r3, r2
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	4413      	add	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
            brick->width = BRICK_WIDTH;
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	2220      	movs	r2, #32
 80023d6:	809a      	strh	r2, [r3, #4]
            brick->height = BRICK_HEIGHT;
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2210      	movs	r2, #16
 80023dc:	80da      	strh	r2, [r3, #6]
            brick->x = GRID_PADDING_X + col * (BRICK_WIDTH + BRICK_GAP);
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	461a      	mov	r2, r3
 80023e4:	0112      	lsls	r2, r2, #4
 80023e6:	4413      	add	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	3302      	adds	r3, #2
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	801a      	strh	r2, [r3, #0]
            
            // Calculate final position
            brick->final_y = GRID_START_Y + row * (BRICK_HEIGHT + BRICK_GAP);
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	00d2      	lsls	r2, r2, #3
 80023fc:	4413      	add	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	b29b      	uxth	r3, r3
 8002402:	3332      	adds	r3, #50	; 0x32
 8002404:	b29b      	uxth	r3, r3
 8002406:	b21a      	sxth	r2, r3
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	819a      	strh	r2, [r3, #12]
            
            if (animate) {
 800240c:	78bb      	ldrb	r3, [r7, #2]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00c      	beq.n	800242c <init_bricks_for_level+0xb0>
                // Start above screen and drop down (INCOMING state)
                brick->y = (int16_t)(brick->final_y - total_height);
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002418:	b29a      	uxth	r2, r3
 800241a:	8bfb      	ldrh	r3, [r7, #30]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	b29a      	uxth	r2, r3
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	805a      	strh	r2, [r3, #2]
                brick->state = BRICK_STATE_INCOMING;
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	2200      	movs	r2, #0
 8002428:	729a      	strb	r2, [r3, #10]
 800242a:	e008      	b.n	800243e <init_bricks_for_level+0xc2>
            } else {
                // Place directly at final position (ACTIVE state, no animation)
                brick->y = brick->final_y;
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002432:	b29a      	uxth	r2, r3
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	805a      	strh	r2, [r3, #2]
                brick->state = BRICK_STATE_ACTIVE;
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	2201      	movs	r2, #1
 800243c:	729a      	strb	r2, [r3, #10]
            }
            
            brick->color = brick_colors[row];
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	3328      	adds	r3, #40	; 0x28
 8002444:	443b      	add	r3, r7
 8002446:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	811a      	strh	r2, [r3, #8]
            brick->drop_speed = drop_speed;
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	7f7a      	ldrb	r2, [r7, #29]
 8002452:	739a      	strb	r2, [r3, #14]
            
            // Random assignment same probabilities
            uint8_t rand_val = (uint8_t)(rand() % 100);
 8002454:	f005 fb5a 	bl	8007b0c <rand>
 8002458:	4603      	mov	r3, r0
 800245a:	4a18      	ldr	r2, [pc, #96]	; (80024bc <init_bricks_for_level+0x140>)
 800245c:	fb82 1203 	smull	r1, r2, r2, r3
 8002460:	1151      	asrs	r1, r2, #5
 8002462:	17da      	asrs	r2, r3, #31
 8002464:	1a8a      	subs	r2, r1, r2
 8002466:	2164      	movs	r1, #100	; 0x64
 8002468:	fb01 f202 	mul.w	r2, r1, r2
 800246c:	1a9a      	subs	r2, r3, r2
 800246e:	4613      	mov	r3, r2
 8002470:	75fb      	strb	r3, [r7, #23]
            if (rand_val < 5) {
 8002472:	7dfb      	ldrb	r3, [r7, #23]
 8002474:	2b04      	cmp	r3, #4
 8002476:	d803      	bhi.n	8002480 <init_bricks_for_level+0x104>
                brick->special = BRICK_SPECIAL_BALL;
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2201      	movs	r2, #1
 800247c:	72da      	strb	r2, [r3, #11]
 800247e:	e009      	b.n	8002494 <init_bricks_for_level+0x118>
            } else if (rand_val < 15) {
 8002480:	7dfb      	ldrb	r3, [r7, #23]
 8002482:	2b0e      	cmp	r3, #14
 8002484:	d803      	bhi.n	800248e <init_bricks_for_level+0x112>
                brick->special = BRICK_SPECIAL_PLUS;
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2202      	movs	r2, #2
 800248a:	72da      	strb	r2, [r3, #11]
 800248c:	e002      	b.n	8002494 <init_bricks_for_level+0x118>
            } else {
                brick->special = BRICK_SPECIAL_NONE;
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	2200      	movs	r2, #0
 8002492:	72da      	strb	r2, [r3, #11]
        for (int col = 0; col < BRICK_COLS; col++) {
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	3301      	adds	r3, #1
 8002498:	623b      	str	r3, [r7, #32]
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	2b06      	cmp	r3, #6
 800249e:	dd8e      	ble.n	80023be <init_bricks_for_level+0x42>
    for (int row = 0; row < BRICK_ROWS; row++) {
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	3301      	adds	r3, #1
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	dd85      	ble.n	80023b8 <init_bricks_for_level+0x3c>
            }
        }
    }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3728      	adds	r7, #40	; 0x28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	0800a964 	.word	0x0800a964
 80024bc:	51eb851f 	.word	0x51eb851f

080024c0 <advance_level>:

/**
 * @brief Advance to next level: increase difficulty and reinit bricks.
 */
void advance_level(GameState *state) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    state->level++;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3285 	ldrb.w	r3, [r3, #645]	; 0x285
 80024ce:	3301      	adds	r3, #1
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f883 2285 	strb.w	r2, [r3, #645]	; 0x285
    // increase ball speed by 15% per level (cap can be added)
    const float SPEED_MULT = 1.15f;
 80024d8:	4b32      	ldr	r3, [pc, #200]	; (80025a4 <advance_level+0xe4>)
 80024da:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < state->ball_count; i++) {
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	e04c      	b.n	800257c <advance_level+0xbc>
        float dx = (float)state->balls[i].dx;
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	4413      	add	r3, r2
 80024ea:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80024ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f2:	ee07 3a90 	vmov	s15, r3
 80024f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024fa:	edc7 7a03 	vstr	s15, [r7, #12]
        float dy = (float)state->balls[i].dy;
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	4413      	add	r3, r2
 8002506:	f203 233a 	addw	r3, r3, #570	; 0x23a
 800250a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800250e:	ee07 3a90 	vmov	s15, r3
 8002512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002516:	edc7 7a02 	vstr	s15, [r7, #8]
        dx *= SPEED_MULT;
 800251a:	ed97 7a03 	vldr	s14, [r7, #12]
 800251e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002526:	edc7 7a03 	vstr	s15, [r7, #12]
        dy *= SPEED_MULT;
 800252a:	ed97 7a02 	vldr	s14, [r7, #8]
 800252e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002536:	edc7 7a02 	vstr	s15, [r7, #8]
        state->balls[i].dx = (int16_t)dx;
 800253a:	edd7 7a03 	vldr	s15, [r7, #12]
 800253e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002542:	ee17 3a90 	vmov	r3, s15
 8002546:	b219      	sxth	r1, r3
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	011b      	lsls	r3, r3, #4
 800254e:	4413      	add	r3, r2
 8002550:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8002554:	460a      	mov	r2, r1
 8002556:	801a      	strh	r2, [r3, #0]
        state->balls[i].dy = (int16_t)dy;
 8002558:	edd7 7a02 	vldr	s15, [r7, #8]
 800255c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002560:	ee17 3a90 	vmov	r3, s15
 8002564:	b219      	sxth	r1, r3
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	4413      	add	r3, r2
 800256e:	f203 233a 	addw	r3, r3, #570	; 0x23a
 8002572:	460a      	mov	r2, r1
 8002574:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < state->ball_count; i++) {
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3301      	adds	r3, #1
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8002582:	461a      	mov	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	4293      	cmp	r3, r2
 8002588:	dbab      	blt.n	80024e2 <advance_level+0x22>
    }
    // reinitialize bricks for new level with drop animation (animate=1)
    init_bricks_for_level(state, state->level, 1);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3285 	ldrb.w	r3, [r3, #645]	; 0x285
 8002590:	2201      	movs	r2, #1
 8002592:	4619      	mov	r1, r3
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff fef1 	bl	800237c <init_bricks_for_level>
}
 800259a:	bf00      	nop
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	3f933333 	.word	0x3f933333

080025a8 <game_draw_game_over_screen>:

/**
 * @brief Displays the game over screen.
 */
void game_draw_game_over_screen(const GameState *state) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08c      	sub	sp, #48	; 0x30
 80025ac:	af04      	add	r7, sp, #16
 80025ae:	6078      	str	r0, [r7, #4]
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, BLACK);
 80025b0:	2300      	movs	r3, #0
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	23dc      	movs	r3, #220	; 0xdc
 80025b6:	22c8      	movs	r2, #200	; 0xc8
 80025b8:	2164      	movs	r1, #100	; 0x64
 80025ba:	2028      	movs	r0, #40	; 0x28
 80025bc:	f000 fc76 	bl	8002eac <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, RED);
 80025c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	23dc      	movs	r3, #220	; 0xdc
 80025c8:	22c8      	movs	r2, #200	; 0xc8
 80025ca:	2164      	movs	r1, #100	; 0x64
 80025cc:	2028      	movs	r0, #40	; 0x28
 80025ce:	f000 fd3e 	bl	800304e <lcd_draw_rectangle>

    lcd_show_string_center(-20, 120, "GAME OVER", WHITE, BLACK, 24, 1);
 80025d2:	2301      	movs	r3, #1
 80025d4:	9302      	str	r3, [sp, #8]
 80025d6:	2318      	movs	r3, #24
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	2300      	movs	r3, #0
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025e2:	4a10      	ldr	r2, [pc, #64]	; (8002624 <game_draw_game_over_screen+0x7c>)
 80025e4:	2178      	movs	r1, #120	; 0x78
 80025e6:	f64f 70ec 	movw	r0, #65516	; 0xffec
 80025ea:	f001 f96d 	bl	80038c8 <lcd_show_string_center>

    char score_str[20];
    sprintf(score_str, "Final Score: %05lu", state->score);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
 80025f4:	f107 030c 	add.w	r3, r7, #12
 80025f8:	490b      	ldr	r1, [pc, #44]	; (8002628 <game_draw_game_over_screen+0x80>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f005 ffec 	bl	80085d8 <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, BLACK, 16, 0);
 8002600:	f107 020c 	add.w	r2, r7, #12
 8002604:	2300      	movs	r3, #0
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	2310      	movs	r3, #16
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	2300      	movs	r3, #0
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002614:	21a0      	movs	r1, #160	; 0xa0
 8002616:	2000      	movs	r0, #0
 8002618:	f001 f956 	bl	80038c8 <lcd_show_string_center>
}
 800261c:	bf00      	nop
 800261e:	3720      	adds	r7, #32
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	0800a970 	.word	0x0800a970
 8002628:	0800a97c 	.word	0x0800a97c

0800262c <game_update_paddle>:


// --- Partial Update Functions ---
void game_update_paddle(Paddle *paddle) {
 800262c:	b590      	push	{r4, r7, lr}
 800262e:	b085      	sub	sp, #20
 8002630:	af02      	add	r7, sp, #8
 8002632:	6078      	str	r0, [r7, #4]
    // Erase old paddle
    lcd_fill(paddle->prev_x, paddle->y, paddle->prev_x + paddle->width, paddle->y + paddle->height, BLACK);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	8898      	ldrh	r0, [r3, #4]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	8859      	ldrh	r1, [r3, #2]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	889a      	ldrh	r2, [r3, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	88db      	ldrh	r3, [r3, #6]
 8002644:	4413      	add	r3, r2
 8002646:	b29c      	uxth	r4, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	885a      	ldrh	r2, [r3, #2]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	891b      	ldrh	r3, [r3, #8]
 8002650:	4413      	add	r3, r2
 8002652:	b29b      	uxth	r3, r3
 8002654:	2200      	movs	r2, #0
 8002656:	9200      	str	r2, [sp, #0]
 8002658:	4622      	mov	r2, r4
 800265a:	f000 fc27 	bl	8002eac <lcd_fill>
    // Draw new paddle
    draw_paddle(paddle);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f9b4 	bl	80029cc <draw_paddle>
    // Update previous position
    paddle->prev_x = paddle->x;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	881a      	ldrh	r2, [r3, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	809a      	strh	r2, [r3, #4]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bd90      	pop	{r4, r7, pc}

08002674 <game_update_ball>:

void game_update_ball(Ball *ball) {
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af02      	add	r7, sp, #8
 800267a:	6078      	str	r0, [r7, #4]
    // Erase old ball
    lcd_draw_circle(ball->prev_x, ball->prev_y, BLACK, ball->radius, 1);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002682:	4618      	mov	r0, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800268a:	4619      	mov	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	7b9b      	ldrb	r3, [r3, #14]
 8002690:	461a      	mov	r2, r3
 8002692:	2301      	movs	r3, #1
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	4613      	mov	r3, r2
 8002698:	2200      	movs	r2, #0
 800269a:	f001 f844 	bl	8003726 <lcd_draw_circle>
    // Draw new ball
    draw_ball(ball);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f9b3 	bl	8002a0a <draw_ball>
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <game_erase_brick>:

/**
 * @brief Erases a single brick from the screen.
 */
void game_erase_brick(const Brick* brick) {
 80026ac:	b590      	push	{r4, r7, lr}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	6078      	str	r0, [r7, #4]
    lcd_fill(brick->x, brick->y, brick->x + brick->width, brick->y + brick->height, BLACK);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	8818      	ldrh	r0, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	8859      	ldrh	r1, [r3, #2]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	881a      	ldrh	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	889b      	ldrh	r3, [r3, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	b29c      	uxth	r4, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	885a      	ldrh	r2, [r3, #2]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	88db      	ldrh	r3, [r3, #6]
 80026d0:	4413      	add	r3, r2
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2200      	movs	r2, #0
 80026d6:	9200      	str	r2, [sp, #0]
 80026d8:	4622      	mov	r2, r4
 80026da:	f000 fbe7 	bl	8002eac <lcd_fill>
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd90      	pop	{r4, r7, pc}

080026e6 <game_update_ui_bar>:

void game_update_ui_bar(uint32_t score, uint8_t lives, uint8_t level) {
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	460b      	mov	r3, r1
 80026f0:	70fb      	strb	r3, [r7, #3]
 80026f2:	4613      	mov	r3, r2
 80026f4:	70bb      	strb	r3, [r7, #2]
    draw_ui_bar(lives, score, level);
 80026f6:	78ba      	ldrb	r2, [r7, #2]
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 f805 	bl	800270c <draw_ui_bar>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <draw_ui_bar>:

// --- Private Drawing Functions ---

static void draw_ui_bar(uint8_t lives, uint32_t score, uint8_t level) {
 800270c:	b580      	push	{r7, lr}
 800270e:	b090      	sub	sp, #64	; 0x40
 8002710:	af04      	add	r7, sp, #16
 8002712:	4603      	mov	r3, r0
 8002714:	6039      	str	r1, [r7, #0]
 8002716:	71fb      	strb	r3, [r7, #7]
 8002718:	4613      	mov	r3, r2
 800271a:	71bb      	strb	r3, [r7, #6]
    // Draw lives as filled circles
	for (int i = 0; i < MAX_LIVES; i++)
 800271c:	2300      	movs	r3, #0
 800271e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002720:	e010      	b.n	8002744 <draw_ui_bar+0x38>
		lcd_draw_circle(15 + i * 20, 10, BLACK, 5, 1);
 8002722:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	f103 000f 	add.w	r0, r3, #15
 8002730:	2301      	movs	r3, #1
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2305      	movs	r3, #5
 8002736:	2200      	movs	r2, #0
 8002738:	210a      	movs	r1, #10
 800273a:	f000 fff4 	bl	8003726 <lcd_draw_circle>
	for (int i = 0; i < MAX_LIVES; i++)
 800273e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002740:	3301      	adds	r3, #1
 8002742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002746:	2b03      	cmp	r3, #3
 8002748:	ddeb      	ble.n	8002722 <draw_ui_bar+0x16>
    for (int i = 0; i < MAX_LIVES; i++) {
 800274a:	2300      	movs	r3, #0
 800274c:	62bb      	str	r3, [r7, #40]	; 0x28
 800274e:	e017      	b.n	8002780 <draw_ui_bar+0x74>
        // Draw filled circle if lives > i, otherwise hollow
        lcd_draw_circle(15 + i * 20, 10, WHITE, 5, (i < lives));
 8002750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	f103 000f 	add.w	r0, r3, #15
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002762:	429a      	cmp	r2, r3
 8002764:	bfb4      	ite	lt
 8002766:	2301      	movlt	r3, #1
 8002768:	2300      	movge	r3, #0
 800276a:	b2db      	uxtb	r3, r3
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	2305      	movs	r3, #5
 8002770:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002774:	210a      	movs	r1, #10
 8002776:	f000 ffd6 	bl	8003726 <lcd_draw_circle>
    for (int i = 0; i < MAX_LIVES; i++) {
 800277a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277c:	3301      	adds	r3, #1
 800277e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002782:	2b03      	cmp	r3, #3
 8002784:	dde4      	ble.n	8002750 <draw_ui_bar+0x44>
    }

    // Draw score (example format)
    char score_str[10];
    sprintf(score_str, "%05lu", score);
 8002786:	f107 0314 	add.w	r3, r7, #20
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	491c      	ldr	r1, [pc, #112]	; (8002800 <draw_ui_bar+0xf4>)
 800278e:	4618      	mov	r0, r3
 8002790:	f005 ff22 	bl	80085d8 <siprintf>
    lcd_show_string_center(0, 2, score_str, WHITE, BLACK, 16, 0);
 8002794:	f107 0214 	add.w	r2, r7, #20
 8002798:	2300      	movs	r3, #0
 800279a:	9302      	str	r3, [sp, #8]
 800279c:	2310      	movs	r3, #16
 800279e:	9301      	str	r3, [sp, #4]
 80027a0:	2300      	movs	r3, #0
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a8:	2102      	movs	r1, #2
 80027aa:	2000      	movs	r0, #0
 80027ac:	f001 f88c 	bl	80038c8 <lcd_show_string_center>
    // Draw level on right side
    char level_str[12];
    sprintf(level_str, "LVL:%d", level);
 80027b0:	79ba      	ldrb	r2, [r7, #6]
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	4913      	ldr	r1, [pc, #76]	; (8002804 <draw_ui_bar+0xf8>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f005 ff0d 	bl	80085d8 <siprintf>
    int len = strlen(level_str);
 80027be:	f107 0308 	add.w	r3, r7, #8
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fd54 	bl	8000270 <strlen>
 80027c8:	4603      	mov	r3, r0
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
    int x = SCREEN_WIDTH - (len * 8) - 4;
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	f1c3 031e 	rsb	r3, r3, #30
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	3b04      	subs	r3, #4
 80027d6:	623b      	str	r3, [r7, #32]
    lcd_show_string(x, 2, level_str, WHITE, BLACK, 16, 0);
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	b298      	uxth	r0, r3
 80027dc:	f107 0208 	add.w	r2, r7, #8
 80027e0:	2300      	movs	r3, #0
 80027e2:	9302      	str	r3, [sp, #8]
 80027e4:	2310      	movs	r3, #16
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	2300      	movs	r3, #0
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027f0:	2102      	movs	r1, #2
 80027f2:	f001 f805 	bl	8003800 <lcd_show_string>
}
 80027f6:	bf00      	nop
 80027f8:	3730      	adds	r7, #48	; 0x30
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	0800a990 	.word	0x0800a990
 8002804:	0800a998 	.word	0x0800a998

08002808 <draw_game_border>:

void draw_game_border(void) {
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af02      	add	r7, sp, #8
    lcd_draw_rectangle(0, UI_BAR_HEIGHT, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1, RED);
 800280e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	f240 133f 	movw	r3, #319	; 0x13f
 8002818:	22ef      	movs	r2, #239	; 0xef
 800281a:	211e      	movs	r1, #30
 800281c:	2000      	movs	r0, #0
 800281e:	f000 fc16 	bl	800304e <lcd_draw_rectangle>
}
 8002822:	bf00      	nop
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <draw_bricks>:

static void draw_bricks(const GameState *state) {
 8002828:	b590      	push	{r4, r7, lr}
 800282a:	b08d      	sub	sp, #52	; 0x34
 800282c:	af02      	add	r7, sp, #8
 800282e:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8002830:	2300      	movs	r3, #0
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
 8002834:	e0c1      	b.n	80029ba <draw_bricks+0x192>
        for (int col = 0; col < BRICK_COLS; col++) {
 8002836:	2300      	movs	r3, #0
 8002838:	623b      	str	r3, [r7, #32]
 800283a:	e0b7      	b.n	80029ac <draw_bricks+0x184>
            const Brick *brick = &state->bricks[row][col];
 800283c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800283e:	4613      	mov	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	1a9b      	subs	r3, r3, r2
 8002844:	6a3a      	ldr	r2, [r7, #32]
 8002846:	4413      	add	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	4413      	add	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
            // Only draw if brick is in drawable state
            if (brick->state == BRICK_STATE_ACTIVE || brick->state == BRICK_STATE_INCOMING) {
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	7a9b      	ldrb	r3, [r3, #10]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d004      	beq.n	8002862 <draw_bricks+0x3a>
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	7a9b      	ldrb	r3, [r3, #10]
 800285c:	2b00      	cmp	r3, #0
 800285e:	f040 80a2 	bne.w	80029a6 <draw_bricks+0x17e>
                // Clamp brick position to visible screen area
                int16_t draw_y1 = brick->y;
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	885b      	ldrh	r3, [r3, #2]
 8002866:	83fb      	strh	r3, [r7, #30]
                int16_t draw_y2 = brick->y + brick->height;
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	885a      	ldrh	r2, [r3, #2]
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	88db      	ldrh	r3, [r3, #6]
 8002870:	4413      	add	r3, r2
 8002872:	b29b      	uxth	r3, r3
 8002874:	83bb      	strh	r3, [r7, #28]
                
                // Skip if completely outside screen
                if (draw_y2 <= UI_BAR_HEIGHT || draw_y1 >= SCREEN_HEIGHT) {
 8002876:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800287a:	2b1e      	cmp	r3, #30
 800287c:	f340 8092 	ble.w	80029a4 <draw_bricks+0x17c>
 8002880:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002884:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002888:	f280 808c 	bge.w	80029a4 <draw_bricks+0x17c>
                    continue;
                }
                
                // Clamp to screen bounds
                if (draw_y1 < UI_BAR_HEIGHT) draw_y1 = UI_BAR_HEIGHT;
 800288c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002890:	2b1d      	cmp	r3, #29
 8002892:	dc01      	bgt.n	8002898 <draw_bricks+0x70>
 8002894:	231e      	movs	r3, #30
 8002896:	83fb      	strh	r3, [r7, #30]
                if (draw_y2 > SCREEN_HEIGHT) draw_y2 = SCREEN_HEIGHT;
 8002898:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800289c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80028a0:	dd02      	ble.n	80028a8 <draw_bricks+0x80>
 80028a2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80028a6:	83bb      	strh	r3, [r7, #28]
                
                // Draw the visible portion of the brick
                lcd_fill(brick->x, draw_y1, brick->x + brick->width, draw_y2, brick->color);
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	8818      	ldrh	r0, [r3, #0]
 80028ac:	8bf9      	ldrh	r1, [r7, #30]
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	881a      	ldrh	r2, [r3, #0]
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	889b      	ldrh	r3, [r3, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	8bbc      	ldrh	r4, [r7, #28]
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	891b      	ldrh	r3, [r3, #8]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	4623      	mov	r3, r4
 80028c4:	f000 faf2 	bl	8002eac <lcd_fill>

                // Draw special features if any (only if brick is mostly visible)
                if (brick->y >= UI_BAR_HEIGHT && brick->y + brick->height <= SCREEN_HEIGHT) {
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	885b      	ldrh	r3, [r3, #2]
 80028cc:	2b1d      	cmp	r3, #29
 80028ce:	d96a      	bls.n	80029a6 <draw_bricks+0x17e>
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	885b      	ldrh	r3, [r3, #2]
 80028d4:	461a      	mov	r2, r3
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	88db      	ldrh	r3, [r3, #6]
 80028da:	4413      	add	r3, r2
 80028dc:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80028e0:	dc61      	bgt.n	80029a6 <draw_bricks+0x17e>
                    switch (brick->special) {
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	7adb      	ldrb	r3, [r3, #11]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d002      	beq.n	80028f0 <draw_bricks+0xc8>
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d018      	beq.n	8002920 <draw_bricks+0xf8>
                            }
                            break;
                        case BRICK_SPECIAL_NONE:
                        default:
                            // No special feature
                            break;
 80028ee:	e05a      	b.n	80029a6 <draw_bricks+0x17e>
                            lcd_draw_circle(brick->x + brick->width / 2, brick->y + brick->height / 2, WHITE, 6, 0);
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	461a      	mov	r2, r3
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	889b      	ldrh	r3, [r3, #4]
 80028fa:	085b      	lsrs	r3, r3, #1
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	18d0      	adds	r0, r2, r3
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	885b      	ldrh	r3, [r3, #2]
 8002904:	461a      	mov	r2, r3
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	88db      	ldrh	r3, [r3, #6]
 800290a:	085b      	lsrs	r3, r3, #1
 800290c:	b29b      	uxth	r3, r3
 800290e:	18d1      	adds	r1, r2, r3
 8002910:	2300      	movs	r3, #0
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	2306      	movs	r3, #6
 8002916:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800291a:	f000 ff04 	bl	8003726 <lcd_draw_circle>
                            break;
 800291e:	e042      	b.n	80029a6 <draw_bricks+0x17e>
                                int cross_half_len = (brick->height / 2) - 2;
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	88db      	ldrh	r3, [r3, #6]
 8002924:	085b      	lsrs	r3, r3, #1
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b02      	subs	r3, #2
 800292a:	617b      	str	r3, [r7, #20]
                                int center_x = brick->x + brick->width / 2;
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	889b      	ldrh	r3, [r3, #4]
 8002936:	085b      	lsrs	r3, r3, #1
 8002938:	b29b      	uxth	r3, r3
 800293a:	4413      	add	r3, r2
 800293c:	613b      	str	r3, [r7, #16]
                                int center_y = brick->y + brick->height / 2;
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	885b      	ldrh	r3, [r3, #2]
 8002942:	461a      	mov	r2, r3
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	88db      	ldrh	r3, [r3, #6]
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	b29b      	uxth	r3, r3
 800294c:	4413      	add	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]
                                lcd_draw_line(center_x, center_y - cross_half_len, center_x, center_y + cross_half_len, BLACK);
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	b298      	uxth	r0, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	b29a      	uxth	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	b29b      	uxth	r3, r3
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	b299      	uxth	r1, r3
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	b29c      	uxth	r4, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	b29a      	uxth	r2, r3
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	b29b      	uxth	r3, r3
 800296c:	4413      	add	r3, r2
 800296e:	b29b      	uxth	r3, r3
 8002970:	2200      	movs	r2, #0
 8002972:	9200      	str	r2, [sp, #0]
 8002974:	4622      	mov	r2, r4
 8002976:	f000 fae6 	bl	8002f46 <lcd_draw_line>
                                lcd_draw_line(center_x - cross_half_len, center_y, center_x + cross_half_len, center_y, BLACK);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	b29a      	uxth	r2, r3
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	b29b      	uxth	r3, r3
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	b298      	uxth	r0, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	b299      	uxth	r1, r3
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	b29a      	uxth	r2, r3
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	b29b      	uxth	r3, r3
 8002992:	4413      	add	r3, r2
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	b29b      	uxth	r3, r3
 800299a:	2400      	movs	r4, #0
 800299c:	9400      	str	r4, [sp, #0]
 800299e:	f000 fad2 	bl	8002f46 <lcd_draw_line>
                            break;
 80029a2:	e000      	b.n	80029a6 <draw_bricks+0x17e>
                    continue;
 80029a4:	bf00      	nop
        for (int col = 0; col < BRICK_COLS; col++) {
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	3301      	adds	r3, #1
 80029aa:	623b      	str	r3, [r7, #32]
 80029ac:	6a3b      	ldr	r3, [r7, #32]
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	f77f af44 	ble.w	800283c <draw_bricks+0x14>
    for (int row = 0; row < BRICK_ROWS; row++) {
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	3301      	adds	r3, #1
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	2b04      	cmp	r3, #4
 80029be:	f77f af3a 	ble.w	8002836 <draw_bricks+0xe>
                    }
                }
            }
        }
    }
}
 80029c2:	bf00      	nop
 80029c4:	bf00      	nop
 80029c6:	372c      	adds	r7, #44	; 0x2c
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd90      	pop	{r4, r7, pc}

080029cc <draw_paddle>:

static void draw_paddle(const Paddle *paddle) {
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	6078      	str	r0, [r7, #4]
    lcd_fill(paddle->x, paddle->y, paddle->x + paddle->width, paddle->y + paddle->height, paddle->color);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	8818      	ldrh	r0, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	8859      	ldrh	r1, [r3, #2]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	881a      	ldrh	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	88db      	ldrh	r3, [r3, #6]
 80029e4:	4413      	add	r3, r2
 80029e6:	b29c      	uxth	r4, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	885a      	ldrh	r2, [r3, #2]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	891b      	ldrh	r3, [r3, #8]
 80029f0:	4413      	add	r3, r2
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	895b      	ldrh	r3, [r3, #10]
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	4613      	mov	r3, r2
 80029fc:	4622      	mov	r2, r4
 80029fe:	f000 fa55 	bl	8002eac <lcd_fill>
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd90      	pop	{r4, r7, pc}

08002a0a <draw_ball>:

static void draw_ball(const Ball *ball) {
 8002a0a:	b590      	push	{r4, r7, lr}
 8002a0c:	b085      	sub	sp, #20
 8002a0e:	af02      	add	r7, sp, #8
 8002a10:	6078      	str	r0, [r7, #4]
    lcd_draw_circle(ball->x, ball->y, ball->color, ball->radius, 1); // Filled circle
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a20:	4619      	mov	r1, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	899a      	ldrh	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7b9b      	ldrb	r3, [r3, #14]
 8002a2a:	461c      	mov	r4, r3
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	4623      	mov	r3, r4
 8002a32:	f000 fe78 	bl	8003726 <lcd_draw_circle>
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd90      	pop	{r4, r7, pc}

08002a3e <game_erase_ball>:


void game_erase_ball(const Ball *ball) {
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af02      	add	r7, sp, #8
 8002a44:	6078      	str	r0, [r7, #4]
    lcd_draw_circle(ball->x, ball->y, BLACK, ball->radius, 1);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a54:	4619      	mov	r1, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7b9b      	ldrb	r3, [r3, #14]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	4613      	mov	r3, r2
 8002a62:	2200      	movs	r2, #0
 8002a64:	f000 fe5f 	bl	8003726 <lcd_draw_circle>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08c      	sub	sp, #48	; 0x30
 8002a74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a76:	f107 031c 	add.w	r3, r7, #28
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	609a      	str	r2, [r3, #8]
 8002a82:	60da      	str	r2, [r3, #12]
 8002a84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	4b6f      	ldr	r3, [pc, #444]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	4a6e      	ldr	r2, [pc, #440]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002a90:	f043 0310 	orr.w	r3, r3, #16
 8002a94:	6313      	str	r3, [r2, #48]	; 0x30
 8002a96:	4b6c      	ldr	r3, [pc, #432]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	4b68      	ldr	r3, [pc, #416]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	4a67      	ldr	r2, [pc, #412]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab2:	4b65      	ldr	r3, [pc, #404]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	4b61      	ldr	r3, [pc, #388]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	4a60      	ldr	r2, [pc, #384]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002acc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ace:	4b5e      	ldr	r3, [pc, #376]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b5a      	ldr	r3, [pc, #360]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a59      	ldr	r2, [pc, #356]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b57      	ldr	r3, [pc, #348]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	4b53      	ldr	r3, [pc, #332]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	4a52      	ldr	r2, [pc, #328]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b00:	f043 0302 	orr.w	r3, r3, #2
 8002b04:	6313      	str	r3, [r2, #48]	; 0x30
 8002b06:	4b50      	ldr	r3, [pc, #320]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	607b      	str	r3, [r7, #4]
 8002b16:	4b4c      	ldr	r3, [pc, #304]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	4a4b      	ldr	r2, [pc, #300]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b1c:	f043 0308 	orr.w	r3, r3, #8
 8002b20:	6313      	str	r3, [r2, #48]	; 0x30
 8002b22:	4b49      	ldr	r3, [pc, #292]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	607b      	str	r3, [r7, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	4b45      	ldr	r3, [pc, #276]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a44      	ldr	r2, [pc, #272]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b42      	ldr	r3, [pc, #264]	; (8002c48 <MX_GPIO_Init+0x1d8>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	2170      	movs	r1, #112	; 0x70
 8002b4e:	483f      	ldr	r0, [pc, #252]	; (8002c4c <MX_GPIO_Init+0x1dc>)
 8002b50:	f002 fcca 	bl	80054e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002b54:	2200      	movs	r2, #0
 8002b56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b5a:	483d      	ldr	r0, [pc, #244]	; (8002c50 <MX_GPIO_Init+0x1e0>)
 8002b5c:	f002 fcc4 	bl	80054e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8002b60:	2200      	movs	r2, #0
 8002b62:	2140      	movs	r1, #64	; 0x40
 8002b64:	483b      	ldr	r0, [pc, #236]	; (8002c54 <MX_GPIO_Init+0x1e4>)
 8002b66:	f002 fcbf 	bl	80054e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b70:	4839      	ldr	r0, [pc, #228]	; (8002c58 <MX_GPIO_Init+0x1e8>)
 8002b72:	f002 fcb9 	bl	80054e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8002b76:	2200      	movs	r2, #0
 8002b78:	2108      	movs	r1, #8
 8002b7a:	4838      	ldr	r0, [pc, #224]	; (8002c5c <MX_GPIO_Init+0x1ec>)
 8002b7c:	f002 fcb4 	bl	80054e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8002b80:	2370      	movs	r3, #112	; 0x70
 8002b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b84:	2301      	movs	r3, #1
 8002b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b90:	f107 031c 	add.w	r3, r7, #28
 8002b94:	4619      	mov	r1, r3
 8002b96:	482d      	ldr	r0, [pc, #180]	; (8002c4c <MX_GPIO_Init+0x1dc>)
 8002b98:	f002 fb0a 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8002b9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8002bae:	f107 031c 	add.w	r3, r7, #28
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4826      	ldr	r0, [pc, #152]	; (8002c50 <MX_GPIO_Init+0x1e0>)
 8002bb6:	f002 fafb 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8002bba:	23c0      	movs	r3, #192	; 0xc0
 8002bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc6:	f107 031c 	add.w	r3, r7, #28
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4822      	ldr	r0, [pc, #136]	; (8002c58 <MX_GPIO_Init+0x1e8>)
 8002bce:	f002 faef 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8002bd2:	2330      	movs	r3, #48	; 0x30
 8002bd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bde:	f107 031c 	add.w	r3, r7, #28
 8002be2:	4619      	mov	r1, r3
 8002be4:	481a      	ldr	r0, [pc, #104]	; (8002c50 <MX_GPIO_Init+0x1e0>)
 8002be6:	f002 fae3 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8002bea:	2340      	movs	r3, #64	; 0x40
 8002bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8002bfa:	f107 031c 	add.w	r3, r7, #28
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4814      	ldr	r0, [pc, #80]	; (8002c54 <MX_GPIO_Init+0x1e4>)
 8002c02:	f002 fad5 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8002c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c14:	2300      	movs	r3, #0
 8002c16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8002c18:	f107 031c 	add.w	r3, r7, #28
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	480e      	ldr	r0, [pc, #56]	; (8002c58 <MX_GPIO_Init+0x1e8>)
 8002c20:	f002 fac6 	bl	80051b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8002c24:	2308      	movs	r3, #8
 8002c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	2300      	movs	r3, #0
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4808      	ldr	r0, [pc, #32]	; (8002c5c <MX_GPIO_Init+0x1ec>)
 8002c3c:	f002 fab8 	bl	80051b0 <HAL_GPIO_Init>

}
 8002c40:	bf00      	nop
 8002c42:	3730      	adds	r7, #48	; 0x30
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	40020800 	.word	0x40020800
 8002c54:	40021800 	.word	0x40021800
 8002c58:	40020000 	.word	0x40020000
 8002c5c:	40020c00 	.word	0x40020c00

08002c60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c64:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c66:	4a13      	ldr	r2, [pc, #76]	; (8002cb4 <MX_I2C1_Init+0x54>)
 8002c68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002c6a:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c6c:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <MX_I2C1_Init+0x58>)
 8002c6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c70:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002c76:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c84:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c90:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c9c:	4804      	ldr	r0, [pc, #16]	; (8002cb0 <MX_I2C1_Init+0x50>)
 8002c9e:	f002 fc3d 	bl	800551c <HAL_I2C_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ca8:	f001 f824 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000330 	.word	0x20000330
 8002cb4:	40005400 	.word	0x40005400
 8002cb8:	000186a0 	.word	0x000186a0

08002cbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b08a      	sub	sp, #40	; 0x28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc4:	f107 0314 	add.w	r3, r7, #20
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	605a      	str	r2, [r3, #4]
 8002cce:	609a      	str	r2, [r3, #8]
 8002cd0:	60da      	str	r2, [r3, #12]
 8002cd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a19      	ldr	r2, [pc, #100]	; (8002d40 <HAL_I2C_MspInit+0x84>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d12b      	bne.n	8002d36 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cde:	2300      	movs	r3, #0
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	4b18      	ldr	r3, [pc, #96]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce6:	4a17      	ldr	r2, [pc, #92]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002ce8:	f043 0302 	orr.w	r3, r3, #2
 8002cec:	6313      	str	r3, [r2, #48]	; 0x30
 8002cee:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	613b      	str	r3, [r7, #16]
 8002cf8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cfa:	23c0      	movs	r3, #192	; 0xc0
 8002cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfe:	2312      	movs	r3, #18
 8002d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d06:	2303      	movs	r3, #3
 8002d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d0e:	f107 0314 	add.w	r3, r7, #20
 8002d12:	4619      	mov	r1, r3
 8002d14:	480c      	ldr	r0, [pc, #48]	; (8002d48 <HAL_I2C_MspInit+0x8c>)
 8002d16:	f002 fa4b 	bl	80051b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	4a08      	ldr	r2, [pc, #32]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002d24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d28:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_I2C_MspInit+0x88>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d36:	bf00      	nop
 8002d38:	3728      	adds	r7, #40	; 0x28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40005400 	.word	0x40005400
 8002d44:	40023800 	.word	0x40023800
 8002d48:	40020400 	.word	0x40020400

08002d4c <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8002d56:	4a04      	ldr	r2, [pc, #16]	; (8002d68 <LCD_WR_REG+0x1c>)
 8002d58:	88fb      	ldrh	r3, [r7, #6]
 8002d5a:	8013      	strh	r3, [r2, #0]
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	600ffffe 	.word	0x600ffffe

08002d6c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8002d76:	4a04      	ldr	r2, [pc, #16]	; (8002d88 <LCD_WR_DATA+0x1c>)
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	8053      	strh	r3, [r2, #2]
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	600ffffe 	.word	0x600ffffe

08002d8c <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8002d92:	4b06      	ldr	r3, [pc, #24]	; (8002dac <LCD_RD_DATA+0x20>)
 8002d94:	885b      	ldrh	r3, [r3, #2]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	80fb      	strh	r3, [r7, #6]
	return ram;
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	b29b      	uxth	r3, r3
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	600ffffe 	.word	0x600ffffe

08002db0 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002db0:	b590      	push	{r4, r7, lr}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4604      	mov	r4, r0
 8002db8:	4608      	mov	r0, r1
 8002dba:	4611      	mov	r1, r2
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	4623      	mov	r3, r4
 8002dc0:	80fb      	strh	r3, [r7, #6]
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	80bb      	strh	r3, [r7, #4]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	807b      	strh	r3, [r7, #2]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8002dce:	202a      	movs	r0, #42	; 0x2a
 8002dd0:	f7ff ffbc 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	0a1b      	lsrs	r3, r3, #8
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ffc6 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8002de0:	88fb      	ldrh	r3, [r7, #6]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff ffc0 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002dec:	887b      	ldrh	r3, [r7, #2]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff ffba 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8002df8:	887b      	ldrh	r3, [r7, #2]
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ffb4 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8002e04:	202b      	movs	r0, #43	; 0x2b
 8002e06:	f7ff ffa1 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8002e0a:	88bb      	ldrh	r3, [r7, #4]
 8002e0c:	0a1b      	lsrs	r3, r3, #8
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ffab 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8002e16:	88bb      	ldrh	r3, [r7, #4]
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff ffa5 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8002e22:	883b      	ldrh	r3, [r7, #0]
 8002e24:	0a1b      	lsrs	r3, r3, #8
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff ff9f 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8002e2e:	883b      	ldrh	r3, [r7, #0]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ff99 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8002e3a:	202c      	movs	r0, #44	; 0x2c
 8002e3c:	f7ff ff86 	bl	8002d4c <LCD_WR_REG>
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd90      	pop	{r4, r7, pc}

08002e48 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8002e52:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <lcd_clear+0x60>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <lcd_clear+0x60>)
 8002e5c:	885b      	ldrh	r3, [r3, #2]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2100      	movs	r1, #0
 8002e64:	2000      	movs	r0, #0
 8002e66:	f7ff ffa3 	bl	8002db0 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	81fb      	strh	r3, [r7, #14]
 8002e6e:	e011      	b.n	8002e94 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8002e70:	2300      	movs	r3, #0
 8002e72:	81bb      	strh	r3, [r7, #12]
 8002e74:	e006      	b.n	8002e84 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8002e76:	88fb      	ldrh	r3, [r7, #6]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff ff77 	bl	8002d6c <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8002e7e:	89bb      	ldrh	r3, [r7, #12]
 8002e80:	3301      	adds	r3, #1
 8002e82:	81bb      	strh	r3, [r7, #12]
 8002e84:	4b08      	ldr	r3, [pc, #32]	; (8002ea8 <lcd_clear+0x60>)
 8002e86:	885b      	ldrh	r3, [r3, #2]
 8002e88:	89ba      	ldrh	r2, [r7, #12]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d3f3      	bcc.n	8002e76 <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8002e8e:	89fb      	ldrh	r3, [r7, #14]
 8002e90:	3301      	adds	r3, #1
 8002e92:	81fb      	strh	r3, [r7, #14]
 8002e94:	4b04      	ldr	r3, [pc, #16]	; (8002ea8 <lcd_clear+0x60>)
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	89fa      	ldrh	r2, [r7, #14]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d3e8      	bcc.n	8002e70 <lcd_clear+0x28>
		}
	}
}
 8002e9e:	bf00      	nop
 8002ea0:	bf00      	nop
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	20000384 	.word	0x20000384

08002eac <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	4604      	mov	r4, r0
 8002eb4:	4608      	mov	r0, r1
 8002eb6:	4611      	mov	r1, r2
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4623      	mov	r3, r4
 8002ebc:	80fb      	strh	r3, [r7, #6]
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	80bb      	strh	r3, [r7, #4]
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	807b      	strh	r3, [r7, #2]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8002eca:	887b      	ldrh	r3, [r7, #2]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	883b      	ldrh	r3, [r7, #0]
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	88b9      	ldrh	r1, [r7, #4]
 8002ed8:	88f8      	ldrh	r0, [r7, #6]
 8002eda:	f7ff ff69 	bl	8002db0 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8002ede:	88bb      	ldrh	r3, [r7, #4]
 8002ee0:	81fb      	strh	r3, [r7, #14]
 8002ee2:	e010      	b.n	8002f06 <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	81bb      	strh	r3, [r7, #12]
 8002ee8:	e006      	b.n	8002ef8 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8002eea:	8c3b      	ldrh	r3, [r7, #32]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff3d 	bl	8002d6c <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8002ef2:	89bb      	ldrh	r3, [r7, #12]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	81bb      	strh	r3, [r7, #12]
 8002ef8:	89ba      	ldrh	r2, [r7, #12]
 8002efa:	887b      	ldrh	r3, [r7, #2]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d3f4      	bcc.n	8002eea <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8002f00:	89fb      	ldrh	r3, [r7, #14]
 8002f02:	3301      	adds	r3, #1
 8002f04:	81fb      	strh	r3, [r7, #14]
 8002f06:	89fa      	ldrh	r2, [r7, #14]
 8002f08:	883b      	ldrh	r3, [r7, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d3ea      	bcc.n	8002ee4 <lcd_fill+0x38>
		}
	}
}
 8002f0e:	bf00      	nop
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd90      	pop	{r4, r7, pc}

08002f18 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	80fb      	strh	r3, [r7, #6]
 8002f22:	460b      	mov	r3, r1
 8002f24:	80bb      	strh	r3, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8002f2a:	88bb      	ldrh	r3, [r7, #4]
 8002f2c:	88fa      	ldrh	r2, [r7, #6]
 8002f2e:	88b9      	ldrh	r1, [r7, #4]
 8002f30:	88f8      	ldrh	r0, [r7, #6]
 8002f32:	f7ff ff3d 	bl	8002db0 <lcd_set_address>
	LCD_WR_DATA(color);
 8002f36:	887b      	ldrh	r3, [r7, #2]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff ff17 	bl	8002d6c <LCD_WR_DATA>
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8002f46:	b590      	push	{r4, r7, lr}
 8002f48:	b08d      	sub	sp, #52	; 0x34
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4604      	mov	r4, r0
 8002f4e:	4608      	mov	r0, r1
 8002f50:	4611      	mov	r1, r2
 8002f52:	461a      	mov	r2, r3
 8002f54:	4623      	mov	r3, r4
 8002f56:	80fb      	strh	r3, [r7, #6]
 8002f58:	4603      	mov	r3, r0
 8002f5a:	80bb      	strh	r3, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	807b      	strh	r3, [r7, #2]
 8002f60:	4613      	mov	r3, r2
 8002f62:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8002f64:	2300      	movs	r3, #0
 8002f66:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f68:	2300      	movs	r3, #0
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8002f6c:	887a      	ldrh	r2, [r7, #2]
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 8002f74:	883a      	ldrh	r2, [r7, #0]
 8002f76:	88bb      	ldrh	r3, [r7, #4]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 8002f80:	88bb      	ldrh	r3, [r7, #4]
 8002f82:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	dd02      	ble.n	8002f90 <lcd_draw_line+0x4a>
		incx = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e00b      	b.n	8002fa8 <lcd_draw_line+0x62>
	else if (delta_x == 0)
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d102      	bne.n	8002f9c <lcd_draw_line+0x56>
		incx = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	e005      	b.n	8002fa8 <lcd_draw_line+0x62>
	else {
		incx = -1;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa0:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 8002fa2:	6a3b      	ldr	r3, [r7, #32]
 8002fa4:	425b      	negs	r3, r3
 8002fa6:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	dd02      	ble.n	8002fb4 <lcd_draw_line+0x6e>
		incy = 1;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	e00b      	b.n	8002fcc <lcd_draw_line+0x86>
	else if (delta_y == 0)
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d102      	bne.n	8002fc0 <lcd_draw_line+0x7a>
		incy = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	e005      	b.n	8002fcc <lcd_draw_line+0x86>
	else {
		incy = -1;
 8002fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc4:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	425b      	negs	r3, r3
 8002fca:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8002fcc:	6a3a      	ldr	r2, [r7, #32]
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	dd02      	ble.n	8002fda <lcd_draw_line+0x94>
		distance = delta_x;
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	e001      	b.n	8002fde <lcd_draw_line+0x98>
	else
		distance = delta_y;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8002fde:	2300      	movs	r3, #0
 8002fe0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002fe2:	e02b      	b.n	800303c <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	b291      	uxth	r1, r2
 8002fec:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff ff91 	bl	8002f18 <lcd_draw_point>
		xerr += delta_x;
 8002ff6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ff8:	6a3b      	ldr	r3, [r7, #32]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr += delta_y;
 8002ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	4413      	add	r3, r2
 8003004:	627b      	str	r3, [r7, #36]	; 0x24
		if (xerr > distance) {
 8003006:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	429a      	cmp	r2, r3
 800300c:	dd07      	ble.n	800301e <lcd_draw_line+0xd8>
			xerr -= distance;
 800300e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow += incx;
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	4413      	add	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 800301e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	429a      	cmp	r2, r3
 8003024:	dd07      	ble.n	8003036 <lcd_draw_line+0xf0>
			yerr -= distance;
 8003026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	627b      	str	r3, [r7, #36]	; 0x24
			uCol += incy;
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4413      	add	r3, r2
 8003034:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 8003036:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003038:	3301      	adds	r3, #1
 800303a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800303c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	429a      	cmp	r2, r3
 8003042:	dacf      	bge.n	8002fe4 <lcd_draw_line+0x9e>
		}
	}
}
 8003044:	bf00      	nop
 8003046:	bf00      	nop
 8003048:	3734      	adds	r7, #52	; 0x34
 800304a:	46bd      	mov	sp, r7
 800304c:	bd90      	pop	{r4, r7, pc}

0800304e <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800304e:	b590      	push	{r4, r7, lr}
 8003050:	b085      	sub	sp, #20
 8003052:	af02      	add	r7, sp, #8
 8003054:	4604      	mov	r4, r0
 8003056:	4608      	mov	r0, r1
 8003058:	4611      	mov	r1, r2
 800305a:	461a      	mov	r2, r3
 800305c:	4623      	mov	r3, r4
 800305e:	80fb      	strh	r3, [r7, #6]
 8003060:	4603      	mov	r3, r0
 8003062:	80bb      	strh	r3, [r7, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	807b      	strh	r3, [r7, #2]
 8003068:	4613      	mov	r3, r2
 800306a:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 800306c:	88bc      	ldrh	r4, [r7, #4]
 800306e:	887a      	ldrh	r2, [r7, #2]
 8003070:	88b9      	ldrh	r1, [r7, #4]
 8003072:	88f8      	ldrh	r0, [r7, #6]
 8003074:	8b3b      	ldrh	r3, [r7, #24]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	4623      	mov	r3, r4
 800307a:	f7ff ff64 	bl	8002f46 <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 800307e:	883c      	ldrh	r4, [r7, #0]
 8003080:	88fa      	ldrh	r2, [r7, #6]
 8003082:	88b9      	ldrh	r1, [r7, #4]
 8003084:	88f8      	ldrh	r0, [r7, #6]
 8003086:	8b3b      	ldrh	r3, [r7, #24]
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	4623      	mov	r3, r4
 800308c:	f7ff ff5b 	bl	8002f46 <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 8003090:	883c      	ldrh	r4, [r7, #0]
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	8839      	ldrh	r1, [r7, #0]
 8003096:	88f8      	ldrh	r0, [r7, #6]
 8003098:	8b3b      	ldrh	r3, [r7, #24]
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	4623      	mov	r3, r4
 800309e:	f7ff ff52 	bl	8002f46 <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 80030a2:	883c      	ldrh	r4, [r7, #0]
 80030a4:	887a      	ldrh	r2, [r7, #2]
 80030a6:	88b9      	ldrh	r1, [r7, #4]
 80030a8:	8878      	ldrh	r0, [r7, #2]
 80030aa:	8b3b      	ldrh	r3, [r7, #24]
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	4623      	mov	r3, r4
 80030b0:	f7ff ff49 	bl	8002f46 <lcd_draw_line>
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd90      	pop	{r4, r7, pc}

080030bc <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 80030bc:	b590      	push	{r4, r7, lr}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4604      	mov	r4, r0
 80030c4:	4608      	mov	r0, r1
 80030c6:	4611      	mov	r1, r2
 80030c8:	461a      	mov	r2, r3
 80030ca:	4623      	mov	r3, r4
 80030cc:	80fb      	strh	r3, [r7, #6]
 80030ce:	4603      	mov	r3, r0
 80030d0:	80bb      	strh	r3, [r7, #4]
 80030d2:	460b      	mov	r3, r1
 80030d4:	70fb      	strb	r3, [r7, #3]
 80030d6:	4613      	mov	r3, r2
 80030d8:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 80030da:	2300      	movs	r3, #0
 80030dc:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 80030e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80030e6:	085b      	lsrs	r3, r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	08db      	lsrs	r3, r3, #3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	461a      	mov	r2, r3
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	bf14      	ite	ne
 80030fe:	2301      	movne	r3, #1
 8003100:	2300      	moveq	r3, #0
 8003102:	b2db      	uxtb	r3, r3
 8003104:	4413      	add	r3, r2
 8003106:	b29a      	uxth	r2, r3
 8003108:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800310c:	b29b      	uxth	r3, r3
 800310e:	fb12 f303 	smulbb	r3, r2, r3
 8003112:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8003114:	78fb      	ldrb	r3, [r7, #3]
 8003116:	3b20      	subs	r3, #32
 8003118:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	b29a      	uxth	r2, r3
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	4413      	add	r3, r2
 8003122:	b29b      	uxth	r3, r3
 8003124:	3b01      	subs	r3, #1
 8003126:	b29c      	uxth	r4, r3
 8003128:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800312c:	b29a      	uxth	r2, r3
 800312e:	88bb      	ldrh	r3, [r7, #4]
 8003130:	4413      	add	r3, r2
 8003132:	b29b      	uxth	r3, r3
 8003134:	3b01      	subs	r3, #1
 8003136:	b29b      	uxth	r3, r3
 8003138:	88b9      	ldrh	r1, [r7, #4]
 800313a:	88f8      	ldrh	r0, [r7, #6]
 800313c:	4622      	mov	r2, r4
 800313e:	f7ff fe37 	bl	8002db0 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8003142:	2300      	movs	r3, #0
 8003144:	827b      	strh	r3, [r7, #18]
 8003146:	e07a      	b.n	800323e <lcd_show_char+0x182>
		if (sizey == 12)
 8003148:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800314c:	2b0c      	cmp	r3, #12
 800314e:	d028      	beq.n	80031a2 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8003150:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003154:	2b10      	cmp	r3, #16
 8003156:	d108      	bne.n	800316a <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	8a7b      	ldrh	r3, [r7, #18]
 800315c:	493c      	ldr	r1, [pc, #240]	; (8003250 <lcd_show_char+0x194>)
 800315e:	0112      	lsls	r2, r2, #4
 8003160:	440a      	add	r2, r1
 8003162:	4413      	add	r3, r2
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	75fb      	strb	r3, [r7, #23]
 8003168:	e01b      	b.n	80031a2 <lcd_show_char+0xe6>
		else if (sizey == 24)
 800316a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800316e:	2b18      	cmp	r3, #24
 8003170:	d10b      	bne.n	800318a <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	8a79      	ldrh	r1, [r7, #18]
 8003176:	4837      	ldr	r0, [pc, #220]	; (8003254 <lcd_show_char+0x198>)
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	4403      	add	r3, r0
 8003182:	440b      	add	r3, r1
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	75fb      	strb	r3, [r7, #23]
 8003188:	e00b      	b.n	80031a2 <lcd_show_char+0xe6>
		else if (sizey == 32)
 800318a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800318e:	2b20      	cmp	r3, #32
 8003190:	d15a      	bne.n	8003248 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8003192:	78fa      	ldrb	r2, [r7, #3]
 8003194:	8a7b      	ldrh	r3, [r7, #18]
 8003196:	4930      	ldr	r1, [pc, #192]	; (8003258 <lcd_show_char+0x19c>)
 8003198:	0192      	lsls	r2, r2, #6
 800319a:	440a      	add	r2, r1
 800319c:	4413      	add	r3, r2
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80031a2:	2300      	movs	r3, #0
 80031a4:	75bb      	strb	r3, [r7, #22]
 80031a6:	e044      	b.n	8003232 <lcd_show_char+0x176>
			if (!mode) {
 80031a8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d120      	bne.n	80031f2 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 80031b0:	7dfa      	ldrb	r2, [r7, #23]
 80031b2:	7dbb      	ldrb	r3, [r7, #22]
 80031b4:	fa42 f303 	asr.w	r3, r2, r3
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d004      	beq.n	80031ca <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 80031c0:	883b      	ldrh	r3, [r7, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff fdd2 	bl	8002d6c <LCD_WR_DATA>
 80031c8:	e003      	b.n	80031d2 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 80031ca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff fdcd 	bl	8002d6c <LCD_WR_DATA>
				m++;
 80031d2:	7d7b      	ldrb	r3, [r7, #21]
 80031d4:	3301      	adds	r3, #1
 80031d6:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 80031d8:	7d7b      	ldrb	r3, [r7, #21]
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80031e0:	fb01 f202 	mul.w	r2, r1, r2
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d11f      	bne.n	800322c <lcd_show_char+0x170>
					m = 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	757b      	strb	r3, [r7, #21]
					break;
 80031f0:	e022      	b.n	8003238 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 80031f2:	7dfa      	ldrb	r2, [r7, #23]
 80031f4:	7dbb      	ldrb	r3, [r7, #22]
 80031f6:	fa42 f303 	asr.w	r3, r2, r3
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8003202:	883a      	ldrh	r2, [r7, #0]
 8003204:	88b9      	ldrh	r1, [r7, #4]
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff fe85 	bl	8002f18 <lcd_draw_point>
				x++;
 800320e:	88fb      	ldrh	r3, [r7, #6]
 8003210:	3301      	adds	r3, #1
 8003212:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8003214:	88fa      	ldrh	r2, [r7, #6]
 8003216:	8a3b      	ldrh	r3, [r7, #16]
 8003218:	1ad2      	subs	r2, r2, r3
 800321a:	7bfb      	ldrb	r3, [r7, #15]
 800321c:	429a      	cmp	r2, r3
 800321e:	d105      	bne.n	800322c <lcd_show_char+0x170>
					x = x0;
 8003220:	8a3b      	ldrh	r3, [r7, #16]
 8003222:	80fb      	strh	r3, [r7, #6]
					y++;
 8003224:	88bb      	ldrh	r3, [r7, #4]
 8003226:	3301      	adds	r3, #1
 8003228:	80bb      	strh	r3, [r7, #4]
					break;
 800322a:	e005      	b.n	8003238 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 800322c:	7dbb      	ldrb	r3, [r7, #22]
 800322e:	3301      	adds	r3, #1
 8003230:	75bb      	strb	r3, [r7, #22]
 8003232:	7dbb      	ldrb	r3, [r7, #22]
 8003234:	2b07      	cmp	r3, #7
 8003236:	d9b7      	bls.n	80031a8 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8003238:	8a7b      	ldrh	r3, [r7, #18]
 800323a:	3301      	adds	r3, #1
 800323c:	827b      	strh	r3, [r7, #18]
 800323e:	8a7a      	ldrh	r2, [r7, #18]
 8003240:	89bb      	ldrh	r3, [r7, #12]
 8003242:	429a      	cmp	r2, r3
 8003244:	d380      	bcc.n	8003148 <lcd_show_char+0x8c>
 8003246:	e000      	b.n	800324a <lcd_show_char+0x18e>
			return;
 8003248:	bf00      	nop
				}
			}
		}
	}
}
 800324a:	371c      	adds	r7, #28
 800324c:	46bd      	mov	sp, r7
 800324e:	bd90      	pop	{r4, r7, pc}
 8003250:	0800a9b8 	.word	0x0800a9b8
 8003254:	0800afa8 	.word	0x0800afa8
 8003258:	0800c178 	.word	0x0800c178

0800325c <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	4604      	mov	r4, r0
 8003264:	4608      	mov	r0, r1
 8003266:	4611      	mov	r1, r2
 8003268:	461a      	mov	r2, r3
 800326a:	4623      	mov	r3, r4
 800326c:	80fb      	strh	r3, [r7, #6]
 800326e:	4603      	mov	r3, r0
 8003270:	80bb      	strh	r3, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	807b      	strh	r3, [r7, #2]
 8003276:	4613      	mov	r3, r2
 8003278:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 800327e:	88fa      	ldrh	r2, [r7, #6]
 8003280:	887b      	ldrh	r3, [r7, #2]
 8003282:	4413      	add	r3, r2
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29c      	uxth	r4, r3
 800328a:	88ba      	ldrh	r2, [r7, #4]
 800328c:	883b      	ldrh	r3, [r7, #0]
 800328e:	4413      	add	r3, r2
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29b      	uxth	r3, r3
 8003296:	88b9      	ldrh	r1, [r7, #4]
 8003298:	88f8      	ldrh	r0, [r7, #6]
 800329a:	4622      	mov	r2, r4
 800329c:	f7ff fd88 	bl	8002db0 <lcd_set_address>
	for (i = 0; i < length; i++) {
 80032a0:	2300      	movs	r3, #0
 80032a2:	82fb      	strh	r3, [r7, #22]
 80032a4:	e027      	b.n	80032f6 <lcd_show_picture+0x9a>
		for (j = 0; j < width; j++) {
 80032a6:	2300      	movs	r3, #0
 80032a8:	82bb      	strh	r3, [r7, #20]
 80032aa:	e01d      	b.n	80032e8 <lcd_show_picture+0x8c>
			picH = pic[k * 2];
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032b2:	4413      	add	r3, r2
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	3301      	adds	r3, #1
 80032be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032c0:	4413      	add	r3, r2
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	021b      	lsls	r3, r3, #8
 80032ca:	b21a      	sxth	r2, r3
 80032cc:	7bbb      	ldrb	r3, [r7, #14]
 80032ce:	b21b      	sxth	r3, r3
 80032d0:	4313      	orrs	r3, r2
 80032d2:	b21b      	sxth	r3, r3
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff fd48 	bl	8002d6c <LCD_WR_DATA>
			k++;
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	3301      	adds	r3, #1
 80032e0:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 80032e2:	8abb      	ldrh	r3, [r7, #20]
 80032e4:	3301      	adds	r3, #1
 80032e6:	82bb      	strh	r3, [r7, #20]
 80032e8:	8aba      	ldrh	r2, [r7, #20]
 80032ea:	883b      	ldrh	r3, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d3dd      	bcc.n	80032ac <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 80032f0:	8afb      	ldrh	r3, [r7, #22]
 80032f2:	3301      	adds	r3, #1
 80032f4:	82fb      	strh	r3, [r7, #22]
 80032f6:	8afa      	ldrh	r2, [r7, #22]
 80032f8:	887b      	ldrh	r3, [r7, #2]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d3d3      	bcc.n	80032a6 <lcd_show_picture+0x4a>
		}
	}
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	371c      	adds	r7, #28
 8003304:	46bd      	mov	sp, r7
 8003306:	bd90      	pop	{r4, r7, pc}

08003308 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	b2db      	uxtb	r3, r3
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <lcd_set_direction+0x2a>
		lcddev.width = 320;
 8003322:	4b0a      	ldr	r3, [pc, #40]	; (800334c <lcd_set_direction+0x44>)
 8003324:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003328:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 800332a:	4b08      	ldr	r3, [pc, #32]	; (800334c <lcd_set_direction+0x44>)
 800332c:	22f0      	movs	r2, #240	; 0xf0
 800332e:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8003330:	e006      	b.n	8003340 <lcd_set_direction+0x38>
		lcddev.width = 240;
 8003332:	4b06      	ldr	r3, [pc, #24]	; (800334c <lcd_set_direction+0x44>)
 8003334:	22f0      	movs	r2, #240	; 0xf0
 8003336:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8003338:	4b04      	ldr	r3, [pc, #16]	; (800334c <lcd_set_direction+0x44>)
 800333a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800333e:	805a      	strh	r2, [r3, #2]
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	20000384 	.word	0x20000384

08003350 <lcd_init>:

void lcd_init(void) {
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8003354:	2200      	movs	r2, #0
 8003356:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800335a:	48aa      	ldr	r0, [pc, #680]	; (8003604 <lcd_init+0x2b4>)
 800335c:	f002 f8c4 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8003360:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003364:	f001 f8a2 	bl	80044ac <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8003368:	2201      	movs	r2, #1
 800336a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800336e:	48a5      	ldr	r0, [pc, #660]	; (8003604 <lcd_init+0x2b4>)
 8003370:	f002 f8ba 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8003374:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003378:	f001 f898 	bl	80044ac <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 800337c:	2000      	movs	r0, #0
 800337e:	f7ff ffc3 	bl	8003308 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8003382:	20d3      	movs	r0, #211	; 0xd3
 8003384:	f7ff fce2 	bl	8002d4c <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8003388:	f7ff fd00 	bl	8002d8c <LCD_RD_DATA>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	4b9d      	ldr	r3, [pc, #628]	; (8003608 <lcd_init+0x2b8>)
 8003392:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8003394:	f7ff fcfa 	bl	8002d8c <LCD_RD_DATA>
 8003398:	4603      	mov	r3, r0
 800339a:	461a      	mov	r2, r3
 800339c:	4b9a      	ldr	r3, [pc, #616]	; (8003608 <lcd_init+0x2b8>)
 800339e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80033a0:	f7ff fcf4 	bl	8002d8c <LCD_RD_DATA>
 80033a4:	4603      	mov	r3, r0
 80033a6:	461a      	mov	r2, r3
 80033a8:	4b97      	ldr	r3, [pc, #604]	; (8003608 <lcd_init+0x2b8>)
 80033aa:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 80033ac:	4b96      	ldr	r3, [pc, #600]	; (8003608 <lcd_init+0x2b8>)
 80033ae:	889b      	ldrh	r3, [r3, #4]
 80033b0:	021b      	lsls	r3, r3, #8
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	4b94      	ldr	r3, [pc, #592]	; (8003608 <lcd_init+0x2b8>)
 80033b6:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 80033b8:	f7ff fce8 	bl	8002d8c <LCD_RD_DATA>
 80033bc:	4603      	mov	r3, r0
 80033be:	461a      	mov	r2, r3
 80033c0:	4b91      	ldr	r3, [pc, #580]	; (8003608 <lcd_init+0x2b8>)
 80033c2:	889b      	ldrh	r3, [r3, #4]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	4b8f      	ldr	r3, [pc, #572]	; (8003608 <lcd_init+0x2b8>)
 80033ca:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80033cc:	20cf      	movs	r0, #207	; 0xcf
 80033ce:	f7ff fcbd 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80033d2:	2000      	movs	r0, #0
 80033d4:	f7ff fcca 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80033d8:	20c1      	movs	r0, #193	; 0xc1
 80033da:	f7ff fcc7 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80033de:	2030      	movs	r0, #48	; 0x30
 80033e0:	f7ff fcc4 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80033e4:	20ed      	movs	r0, #237	; 0xed
 80033e6:	f7ff fcb1 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80033ea:	2064      	movs	r0, #100	; 0x64
 80033ec:	f7ff fcbe 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80033f0:	2003      	movs	r0, #3
 80033f2:	f7ff fcbb 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80033f6:	2012      	movs	r0, #18
 80033f8:	f7ff fcb8 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80033fc:	2081      	movs	r0, #129	; 0x81
 80033fe:	f7ff fcb5 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8003402:	20e8      	movs	r0, #232	; 0xe8
 8003404:	f7ff fca2 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8003408:	2085      	movs	r0, #133	; 0x85
 800340a:	f7ff fcaf 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800340e:	2010      	movs	r0, #16
 8003410:	f7ff fcac 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8003414:	207a      	movs	r0, #122	; 0x7a
 8003416:	f7ff fca9 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800341a:	20cb      	movs	r0, #203	; 0xcb
 800341c:	f7ff fc96 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8003420:	2039      	movs	r0, #57	; 0x39
 8003422:	f7ff fca3 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8003426:	202c      	movs	r0, #44	; 0x2c
 8003428:	f7ff fca0 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800342c:	2000      	movs	r0, #0
 800342e:	f7ff fc9d 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8003432:	2034      	movs	r0, #52	; 0x34
 8003434:	f7ff fc9a 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8003438:	2002      	movs	r0, #2
 800343a:	f7ff fc97 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800343e:	20f7      	movs	r0, #247	; 0xf7
 8003440:	f7ff fc84 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8003444:	2020      	movs	r0, #32
 8003446:	f7ff fc91 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800344a:	20ea      	movs	r0, #234	; 0xea
 800344c:	f7ff fc7e 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003450:	2000      	movs	r0, #0
 8003452:	f7ff fc8b 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003456:	2000      	movs	r0, #0
 8003458:	f7ff fc88 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 800345c:	20c0      	movs	r0, #192	; 0xc0
 800345e:	f7ff fc75 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8003462:	201b      	movs	r0, #27
 8003464:	f7ff fc82 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8003468:	20c1      	movs	r0, #193	; 0xc1
 800346a:	f7ff fc6f 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800346e:	2001      	movs	r0, #1
 8003470:	f7ff fc7c 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8003474:	20c5      	movs	r0, #197	; 0xc5
 8003476:	f7ff fc69 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800347a:	2030      	movs	r0, #48	; 0x30
 800347c:	f7ff fc76 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8003480:	2030      	movs	r0, #48	; 0x30
 8003482:	f7ff fc73 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8003486:	20c7      	movs	r0, #199	; 0xc7
 8003488:	f7ff fc60 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 800348c:	20b7      	movs	r0, #183	; 0xb7
 800348e:	f7ff fc6d 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8003492:	2036      	movs	r0, #54	; 0x36
 8003494:	f7ff fc5a 	bl	8002d4c <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8003498:	2008      	movs	r0, #8
 800349a:	f7ff fc67 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800349e:	203a      	movs	r0, #58	; 0x3a
 80034a0:	f7ff fc54 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80034a4:	2055      	movs	r0, #85	; 0x55
 80034a6:	f7ff fc61 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80034aa:	20b1      	movs	r0, #177	; 0xb1
 80034ac:	f7ff fc4e 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80034b0:	2000      	movs	r0, #0
 80034b2:	f7ff fc5b 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80034b6:	201a      	movs	r0, #26
 80034b8:	f7ff fc58 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80034bc:	20b6      	movs	r0, #182	; 0xb6
 80034be:	f7ff fc45 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80034c2:	200a      	movs	r0, #10
 80034c4:	f7ff fc52 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80034c8:	20a2      	movs	r0, #162	; 0xa2
 80034ca:	f7ff fc4f 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80034ce:	20f2      	movs	r0, #242	; 0xf2
 80034d0:	f7ff fc3c 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80034d4:	2000      	movs	r0, #0
 80034d6:	f7ff fc49 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80034da:	2026      	movs	r0, #38	; 0x26
 80034dc:	f7ff fc36 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80034e0:	2001      	movs	r0, #1
 80034e2:	f7ff fc43 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80034e6:	20e0      	movs	r0, #224	; 0xe0
 80034e8:	f7ff fc30 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80034ec:	200f      	movs	r0, #15
 80034ee:	f7ff fc3d 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80034f2:	202a      	movs	r0, #42	; 0x2a
 80034f4:	f7ff fc3a 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80034f8:	2028      	movs	r0, #40	; 0x28
 80034fa:	f7ff fc37 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80034fe:	2008      	movs	r0, #8
 8003500:	f7ff fc34 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8003504:	200e      	movs	r0, #14
 8003506:	f7ff fc31 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800350a:	2008      	movs	r0, #8
 800350c:	f7ff fc2e 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8003510:	2054      	movs	r0, #84	; 0x54
 8003512:	f7ff fc2b 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8003516:	20a9      	movs	r0, #169	; 0xa9
 8003518:	f7ff fc28 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 800351c:	2043      	movs	r0, #67	; 0x43
 800351e:	f7ff fc25 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8003522:	200a      	movs	r0, #10
 8003524:	f7ff fc22 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8003528:	200f      	movs	r0, #15
 800352a:	f7ff fc1f 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800352e:	2000      	movs	r0, #0
 8003530:	f7ff fc1c 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003534:	2000      	movs	r0, #0
 8003536:	f7ff fc19 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800353a:	2000      	movs	r0, #0
 800353c:	f7ff fc16 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003540:	2000      	movs	r0, #0
 8003542:	f7ff fc13 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8003546:	20e1      	movs	r0, #225	; 0xe1
 8003548:	f7ff fc00 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800354c:	2000      	movs	r0, #0
 800354e:	f7ff fc0d 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8003552:	2015      	movs	r0, #21
 8003554:	f7ff fc0a 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8003558:	2017      	movs	r0, #23
 800355a:	f7ff fc07 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800355e:	2007      	movs	r0, #7
 8003560:	f7ff fc04 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8003564:	2011      	movs	r0, #17
 8003566:	f7ff fc01 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800356a:	2006      	movs	r0, #6
 800356c:	f7ff fbfe 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8003570:	202b      	movs	r0, #43	; 0x2b
 8003572:	f7ff fbfb 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8003576:	2056      	movs	r0, #86	; 0x56
 8003578:	f7ff fbf8 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 800357c:	203c      	movs	r0, #60	; 0x3c
 800357e:	f7ff fbf5 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8003582:	2005      	movs	r0, #5
 8003584:	f7ff fbf2 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8003588:	2010      	movs	r0, #16
 800358a:	f7ff fbef 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800358e:	200f      	movs	r0, #15
 8003590:	f7ff fbec 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8003594:	203f      	movs	r0, #63	; 0x3f
 8003596:	f7ff fbe9 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800359a:	203f      	movs	r0, #63	; 0x3f
 800359c:	f7ff fbe6 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80035a0:	200f      	movs	r0, #15
 80035a2:	f7ff fbe3 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80035a6:	202b      	movs	r0, #43	; 0x2b
 80035a8:	f7ff fbd0 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80035ac:	2000      	movs	r0, #0
 80035ae:	f7ff fbdd 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7ff fbda 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80035b8:	2001      	movs	r0, #1
 80035ba:	f7ff fbd7 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80035be:	203f      	movs	r0, #63	; 0x3f
 80035c0:	f7ff fbd4 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80035c4:	202a      	movs	r0, #42	; 0x2a
 80035c6:	f7ff fbc1 	bl	8002d4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80035ca:	2000      	movs	r0, #0
 80035cc:	f7ff fbce 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80035d0:	2000      	movs	r0, #0
 80035d2:	f7ff fbcb 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80035d6:	2000      	movs	r0, #0
 80035d8:	f7ff fbc8 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80035dc:	20ef      	movs	r0, #239	; 0xef
 80035de:	f7ff fbc5 	bl	8002d6c <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80035e2:	2011      	movs	r0, #17
 80035e4:	f7ff fbb2 	bl	8002d4c <LCD_WR_REG>
	HAL_Delay(120);
 80035e8:	2078      	movs	r0, #120	; 0x78
 80035ea:	f000 ff5f 	bl	80044ac <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80035ee:	2029      	movs	r0, #41	; 0x29
 80035f0:	f7ff fbac 	bl	8002d4c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80035f4:	2201      	movs	r2, #1
 80035f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035fa:	4804      	ldr	r0, [pc, #16]	; (800360c <lcd_init+0x2bc>)
 80035fc:	f001 ff74 	bl	80054e8 <HAL_GPIO_WritePin>
}
 8003600:	bf00      	nop
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40020800 	.word	0x40020800
 8003608:	20000384 	.word	0x20000384
 800360c:	40020000 	.word	0x40020000

08003610 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
 800361c:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	b29a      	uxth	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	b29b      	uxth	r3, r3
 8003626:	4413      	add	r3, r2
 8003628:	b298      	uxth	r0, r3
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	b29a      	uxth	r2, r3
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	b29b      	uxth	r3, r3
 8003632:	4413      	add	r3, r2
 8003634:	b29b      	uxth	r3, r3
 8003636:	8b3a      	ldrh	r2, [r7, #24]
 8003638:	4619      	mov	r1, r3
 800363a:	f7ff fc6d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	b29a      	uxth	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	b29b      	uxth	r3, r3
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	b298      	uxth	r0, r3
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	b29a      	uxth	r2, r3
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	b29b      	uxth	r3, r3
 8003652:	4413      	add	r3, r2
 8003654:	b29b      	uxth	r3, r3
 8003656:	8b3a      	ldrh	r2, [r7, #24]
 8003658:	4619      	mov	r1, r3
 800365a:	f7ff fc5d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	b29a      	uxth	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	b29b      	uxth	r3, r3
 8003666:	4413      	add	r3, r2
 8003668:	b298      	uxth	r0, r3
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	b29a      	uxth	r2, r3
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	b29b      	uxth	r3, r3
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	b29b      	uxth	r3, r3
 8003676:	8b3a      	ldrh	r2, [r7, #24]
 8003678:	4619      	mov	r1, r3
 800367a:	f7ff fc4d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	b29a      	uxth	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	b29b      	uxth	r3, r3
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	b298      	uxth	r0, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	b29a      	uxth	r2, r3
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	b29b      	uxth	r3, r3
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	b29b      	uxth	r3, r3
 8003696:	8b3a      	ldrh	r2, [r7, #24]
 8003698:	4619      	mov	r1, r3
 800369a:	f7ff fc3d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	4413      	add	r3, r2
 80036a8:	b298      	uxth	r0, r3
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	8b3a      	ldrh	r2, [r7, #24]
 80036b8:	4619      	mov	r1, r3
 80036ba:	f7ff fc2d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	b298      	uxth	r0, r3
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	8b3a      	ldrh	r2, [r7, #24]
 80036d8:	4619      	mov	r1, r3
 80036da:	f7ff fc1d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	4413      	add	r3, r2
 80036e8:	b298      	uxth	r0, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	8b3a      	ldrh	r2, [r7, #24]
 80036f8:	4619      	mov	r1, r3
 80036fa:	f7ff fc0d 	bl	8002f18 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	b29a      	uxth	r2, r3
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	b29b      	uxth	r3, r3
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	b298      	uxth	r0, r3
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	b29a      	uxth	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	b29b      	uxth	r3, r3
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	b29b      	uxth	r3, r3
 8003716:	8b3a      	ldrh	r2, [r7, #24]
 8003718:	4619      	mov	r1, r3
 800371a:	f7ff fbfd 	bl	8002f18 <lcd_draw_point>
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b08a      	sub	sp, #40	; 0x28
 800372a:	af02      	add	r7, sp, #8
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	603b      	str	r3, [r7, #0]
 8003732:	4613      	mov	r3, r2
 8003734:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	f1c3 0303 	rsb	r3, r3, #3
 8003746:	613b      	str	r3, [r7, #16]

	if (fill) {
 8003748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374a:	2b00      	cmp	r3, #0
 800374c:	d04f      	beq.n	80037ee <lcd_draw_circle+0xc8>
		while (x <= y) {
 800374e:	e029      	b.n	80037a4 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	e00a      	b.n	800376c <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8003756:	88fb      	ldrh	r3, [r7, #6]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	68b9      	ldr	r1, [r7, #8]
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f7ff ff55 	bl	8003610 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	3301      	adds	r3, #1
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	429a      	cmp	r2, r3
 8003772:	ddf0      	ble.n	8003756 <lcd_draw_circle+0x30>

			if (d < 0) {
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	da06      	bge.n	8003788 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	009a      	lsls	r2, r3, #2
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4413      	add	r3, r2
 8003782:	3306      	adds	r3, #6
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	e00a      	b.n	800379e <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8003788:	69fa      	ldr	r2, [r7, #28]
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	009a      	lsls	r2, r3, #2
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	4413      	add	r3, r2
 8003794:	330a      	adds	r3, #10
 8003796:	613b      	str	r3, [r7, #16]
				y--;
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	3b01      	subs	r3, #1
 800379c:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3301      	adds	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80037a4:	69fa      	ldr	r2, [r7, #28]
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	ddd1      	ble.n	8003750 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80037ac:	e023      	b.n	80037f6 <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	69fa      	ldr	r2, [r7, #28]
 80037b6:	68b9      	ldr	r1, [r7, #8]
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f7ff ff29 	bl	8003610 <_draw_circle_8>
			if (d < 0) {
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	da06      	bge.n	80037d2 <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	009a      	lsls	r2, r3, #2
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4413      	add	r3, r2
 80037cc:	3306      	adds	r3, #6
 80037ce:	613b      	str	r3, [r7, #16]
 80037d0:	e00a      	b.n	80037e8 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 80037d2:	69fa      	ldr	r2, [r7, #28]
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	009a      	lsls	r2, r3, #2
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	4413      	add	r3, r2
 80037de:	330a      	adds	r3, #10
 80037e0:	613b      	str	r3, [r7, #16]
				y--;
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	3b01      	subs	r3, #1
 80037e6:	61bb      	str	r3, [r7, #24]
			x++;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	3301      	adds	r3, #1
 80037ec:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	dddb      	ble.n	80037ae <lcd_draw_circle+0x88>
}
 80037f6:	bf00      	nop
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8003800:	b590      	push	{r4, r7, lr}
 8003802:	b08b      	sub	sp, #44	; 0x2c
 8003804:	af04      	add	r7, sp, #16
 8003806:	60ba      	str	r2, [r7, #8]
 8003808:	461a      	mov	r2, r3
 800380a:	4603      	mov	r3, r0
 800380c:	81fb      	strh	r3, [r7, #14]
 800380e:	460b      	mov	r3, r1
 8003810:	81bb      	strh	r3, [r7, #12]
 8003812:	4613      	mov	r3, r2
 8003814:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8003816:	89fb      	ldrh	r3, [r7, #14]
 8003818:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800381e:	e048      	b.n	80038b2 <lcd_show_string+0xb2>
		if (!bHz) {
 8003820:	7dfb      	ldrb	r3, [r7, #23]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d145      	bne.n	80038b2 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8003826:	89fa      	ldrh	r2, [r7, #14]
 8003828:	4b26      	ldr	r3, [pc, #152]	; (80038c4 <lcd_show_string+0xc4>)
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	4619      	mov	r1, r3
 800382e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003832:	085b      	lsrs	r3, r3, #1
 8003834:	b2db      	uxtb	r3, r3
 8003836:	1acb      	subs	r3, r1, r3
 8003838:	429a      	cmp	r2, r3
 800383a:	dc3f      	bgt.n	80038bc <lcd_show_string+0xbc>
 800383c:	89ba      	ldrh	r2, [r7, #12]
 800383e:	4b21      	ldr	r3, [pc, #132]	; (80038c4 <lcd_show_string+0xc4>)
 8003840:	885b      	ldrh	r3, [r3, #2]
 8003842:	4619      	mov	r1, r3
 8003844:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003848:	1acb      	subs	r3, r1, r3
 800384a:	429a      	cmp	r2, r3
 800384c:	dc36      	bgt.n	80038bc <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b80      	cmp	r3, #128	; 0x80
 8003854:	d902      	bls.n	800385c <lcd_show_string+0x5c>
				bHz = 1;
 8003856:	2301      	movs	r3, #1
 8003858:	75fb      	strb	r3, [r7, #23]
 800385a:	e02a      	b.n	80038b2 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b0d      	cmp	r3, #13
 8003862:	d10b      	bne.n	800387c <lcd_show_string+0x7c>
					y += sizey;
 8003864:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003868:	b29a      	uxth	r2, r3
 800386a:	89bb      	ldrh	r3, [r7, #12]
 800386c:	4413      	add	r3, r2
 800386e:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8003870:	8abb      	ldrh	r3, [r7, #20]
 8003872:	81fb      	strh	r3, [r7, #14]
					str++;
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	3301      	adds	r3, #1
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	e017      	b.n	80038ac <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	781a      	ldrb	r2, [r3, #0]
 8003880:	88fc      	ldrh	r4, [r7, #6]
 8003882:	89b9      	ldrh	r1, [r7, #12]
 8003884:	89f8      	ldrh	r0, [r7, #14]
 8003886:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800388a:	9302      	str	r3, [sp, #8]
 800388c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003890:	9301      	str	r3, [sp, #4]
 8003892:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	4623      	mov	r3, r4
 8003898:	f7ff fc10 	bl	80030bc <lcd_show_char>
					x += sizey / 2;
 800389c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80038a0:	085b      	lsrs	r3, r3, #1
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	89fb      	ldrh	r3, [r7, #14]
 80038a8:	4413      	add	r3, r2
 80038aa:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	3301      	adds	r3, #1
 80038b0:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1b2      	bne.n	8003820 <lcd_show_string+0x20>
 80038ba:	e000      	b.n	80038be <lcd_show_string+0xbe>
				return;
 80038bc:	bf00      	nop
			}
		}
	}
}
 80038be:	371c      	adds	r7, #28
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd90      	pop	{r4, r7, pc}
 80038c4:	20000384 	.word	0x20000384

080038c8 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08a      	sub	sp, #40	; 0x28
 80038cc:	af04      	add	r7, sp, #16
 80038ce:	60ba      	str	r2, [r7, #8]
 80038d0:	461a      	mov	r2, r3
 80038d2:	4603      	mov	r3, r0
 80038d4:	81fb      	strh	r3, [r7, #14]
 80038d6:	460b      	mov	r3, r1
 80038d8:	81bb      	strh	r3, [r7, #12]
 80038da:	4613      	mov	r3, r2
 80038dc:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 80038de:	68b8      	ldr	r0, [r7, #8]
 80038e0:	f7fc fcc6 	bl	8000270 <strlen>
 80038e4:	4603      	mov	r3, r0
 80038e6:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 80038e8:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <lcd_show_string_center+0x60>)
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	8afb      	ldrh	r3, [r7, #22]
 80038f0:	00db      	lsls	r3, r3, #3
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	0fda      	lsrs	r2, r3, #31
 80038f6:	4413      	add	r3, r2
 80038f8:	105b      	asrs	r3, r3, #1
 80038fa:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 80038fc:	89fa      	ldrh	r2, [r7, #14]
 80038fe:	8abb      	ldrh	r3, [r7, #20]
 8003900:	4413      	add	r3, r2
 8003902:	b298      	uxth	r0, r3
 8003904:	88fa      	ldrh	r2, [r7, #6]
 8003906:	89b9      	ldrh	r1, [r7, #12]
 8003908:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800390c:	9302      	str	r3, [sp, #8]
 800390e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003912:	9301      	str	r3, [sp, #4]
 8003914:	8c3b      	ldrh	r3, [r7, #32]
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	4613      	mov	r3, r2
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	f7ff ff70 	bl	8003800 <lcd_show_string>
}
 8003920:	bf00      	nop
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	20000384 	.word	0x20000384

0800392c <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8003930:	4b3f      	ldr	r3, [pc, #252]	; (8003a30 <led_7seg_display+0x104>)
 8003932:	881b      	ldrh	r3, [r3, #0]
 8003934:	b2db      	uxtb	r3, r3
 8003936:	b29a      	uxth	r2, r3
 8003938:	4b3d      	ldr	r3, [pc, #244]	; (8003a30 <led_7seg_display+0x104>)
 800393a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 800393c:	4b3d      	ldr	r3, [pc, #244]	; (8003a34 <led_7seg_display+0x108>)
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	461a      	mov	r2, r3
 8003942:	4b3d      	ldr	r3, [pc, #244]	; (8003a38 <led_7seg_display+0x10c>)
 8003944:	5c9b      	ldrb	r3, [r3, r2]
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	b21a      	sxth	r2, r3
 800394a:	4b39      	ldr	r3, [pc, #228]	; (8003a30 <led_7seg_display+0x104>)
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	b21b      	sxth	r3, r3
 8003950:	4313      	orrs	r3, r2
 8003952:	b21b      	sxth	r3, r3
 8003954:	b29a      	uxth	r2, r3
 8003956:	4b36      	ldr	r3, [pc, #216]	; (8003a30 <led_7seg_display+0x104>)
 8003958:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 800395a:	4b36      	ldr	r3, [pc, #216]	; (8003a34 <led_7seg_display+0x108>)
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	2b03      	cmp	r3, #3
 8003960:	d846      	bhi.n	80039f0 <led_7seg_display+0xc4>
 8003962:	a201      	add	r2, pc, #4	; (adr r2, 8003968 <led_7seg_display+0x3c>)
 8003964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003968:	08003979 	.word	0x08003979
 800396c:	08003997 	.word	0x08003997
 8003970:	080039b5 	.word	0x080039b5
 8003974:	080039d3 	.word	0x080039d3
	case 0:
		spi_buffer |= 0x00b0;
 8003978:	4b2d      	ldr	r3, [pc, #180]	; (8003a30 <led_7seg_display+0x104>)
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003980:	b29a      	uxth	r2, r3
 8003982:	4b2b      	ldr	r3, [pc, #172]	; (8003a30 <led_7seg_display+0x104>)
 8003984:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8003986:	4b2a      	ldr	r3, [pc, #168]	; (8003a30 <led_7seg_display+0x104>)
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800398e:	b29a      	uxth	r2, r3
 8003990:	4b27      	ldr	r3, [pc, #156]	; (8003a30 <led_7seg_display+0x104>)
 8003992:	801a      	strh	r2, [r3, #0]
		break;
 8003994:	e02d      	b.n	80039f2 <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8003996:	4b26      	ldr	r3, [pc, #152]	; (8003a30 <led_7seg_display+0x104>)
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800399e:	b29a      	uxth	r2, r3
 80039a0:	4b23      	ldr	r3, [pc, #140]	; (8003a30 <led_7seg_display+0x104>)
 80039a2:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 80039a4:	4b22      	ldr	r3, [pc, #136]	; (8003a30 <led_7seg_display+0x104>)
 80039a6:	881b      	ldrh	r3, [r3, #0]
 80039a8:	f023 0320 	bic.w	r3, r3, #32
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	4b20      	ldr	r3, [pc, #128]	; (8003a30 <led_7seg_display+0x104>)
 80039b0:	801a      	strh	r2, [r3, #0]
		break;
 80039b2:	e01e      	b.n	80039f2 <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80039b4:	4b1e      	ldr	r3, [pc, #120]	; (8003a30 <led_7seg_display+0x104>)
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80039bc:	b29a      	uxth	r2, r3
 80039be:	4b1c      	ldr	r3, [pc, #112]	; (8003a30 <led_7seg_display+0x104>)
 80039c0:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 80039c2:	4b1b      	ldr	r3, [pc, #108]	; (8003a30 <led_7seg_display+0x104>)
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	f023 0310 	bic.w	r3, r3, #16
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	4b18      	ldr	r3, [pc, #96]	; (8003a30 <led_7seg_display+0x104>)
 80039ce:	801a      	strh	r2, [r3, #0]
		break;
 80039d0:	e00f      	b.n	80039f2 <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80039d2:	4b17      	ldr	r3, [pc, #92]	; (8003a30 <led_7seg_display+0x104>)
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80039da:	b29a      	uxth	r2, r3
 80039dc:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <led_7seg_display+0x104>)
 80039de:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 80039e0:	4b13      	ldr	r3, [pc, #76]	; (8003a30 <led_7seg_display+0x104>)
 80039e2:	881b      	ldrh	r3, [r3, #0]
 80039e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <led_7seg_display+0x104>)
 80039ec:	801a      	strh	r2, [r3, #0]
		break;
 80039ee:	e000      	b.n	80039f2 <led_7seg_display+0xc6>
	default:
		break;
 80039f0:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 80039f2:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <led_7seg_display+0x108>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	3301      	adds	r3, #1
 80039f8:	425a      	negs	r2, r3
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	f002 0203 	and.w	r2, r2, #3
 8003a02:	bf58      	it	pl
 8003a04:	4253      	negpl	r3, r2
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <led_7seg_display+0x108>)
 8003a0a:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2140      	movs	r1, #64	; 0x40
 8003a10:	480a      	ldr	r0, [pc, #40]	; (8003a3c <led_7seg_display+0x110>)
 8003a12:	f001 fd69 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8003a16:	2301      	movs	r3, #1
 8003a18:	2202      	movs	r2, #2
 8003a1a:	4905      	ldr	r1, [pc, #20]	; (8003a30 <led_7seg_display+0x104>)
 8003a1c:	4808      	ldr	r0, [pc, #32]	; (8003a40 <led_7seg_display+0x114>)
 8003a1e:	f002 fd76 	bl	800650e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8003a22:	2201      	movs	r2, #1
 8003a24:	2140      	movs	r1, #64	; 0x40
 8003a26:	4805      	ldr	r0, [pc, #20]	; (8003a3c <led_7seg_display+0x110>)
 8003a28:	f001 fd5e 	bl	80054e8 <HAL_GPIO_WritePin>
}
 8003a2c:	bf00      	nop
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	20000004 	.word	0x20000004
 8003a34:	2000038a 	.word	0x2000038a
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	40021800 	.word	0x40021800
 8003a40:	20000624 	.word	0x20000624

08003a44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a4a:	f000 fcbd 	bl	80043c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a4e:	f000 f8cb 	bl	8003be8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a52:	f7ff f80d 	bl	8002a70 <MX_GPIO_Init>
  MX_DMA_Init();
 8003a56:	f7fd fbcb 	bl	80011f0 <MX_DMA_Init>
  MX_TIM2_Init();
 8003a5a:	f000 fb89 	bl	8004170 <MX_TIM2_Init>
  MX_SPI1_Init();
 8003a5e:	f000 f9c1 	bl	8003de4 <MX_SPI1_Init>
  MX_FSMC_Init();
 8003a62:	f7fd fc29 	bl	80012b8 <MX_FSMC_Init>
  MX_I2C1_Init();
 8003a66:	f7ff f8fb 	bl	8002c60 <MX_I2C1_Init>
  MX_TIM4_Init();
 8003a6a:	f000 fbcd 	bl	8004208 <MX_TIM4_Init>
  MX_ADC1_Init();
 8003a6e:	f7fd fa19 	bl	8000ea4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	system_init();
 8003a72:	f000 f923 	bl	8003cbc <system_init>
	timer2_set(20); // ~50 FPS ~ 20ms
 8003a76:	2014      	movs	r0, #20
 8003a78:	f000 f94c 	bl	8003d14 <timer2_set>
	game_state.status = GAME_START_SCREEN;
 8003a7c:	4b53      	ldr	r3, [pc, #332]	; (8003bcc <main+0x188>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
	// Display Intro Screen (Background Image + "PRESS BUTTON 1 TO PLAY")
	lcd_show_picture(0, 0, 240, 320, gImage_BK);
 8003a84:	4b52      	ldr	r3, [pc, #328]	; (8003bd0 <main+0x18c>)
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003a8c:	22f0      	movs	r2, #240	; 0xf0
 8003a8e:	2100      	movs	r1, #0
 8003a90:	2000      	movs	r0, #0
 8003a92:	f7ff fbe3 	bl	800325c <lcd_show_picture>
	lcd_show_string_center(0, 164, "PRESS BUTTON 1 TO PLAY", WHITE, 0, 16, 1);
 8003a96:	2301      	movs	r3, #1
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	2310      	movs	r3, #16
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aa6:	4a4b      	ldr	r2, [pc, #300]	; (8003bd4 <main+0x190>)
 8003aa8:	21a4      	movs	r1, #164	; 0xa4
 8003aaa:	2000      	movs	r0, #0
 8003aac:	f7ff ff0c 	bl	80038c8 <lcd_show_string_center>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		button_scan();
 8003ab0:	f7fd fb0e 	bl	80010d0 <button_scan>

		switch (game_state.status) {
 8003ab4:	4b45      	ldr	r3, [pc, #276]	; (8003bcc <main+0x188>)
 8003ab6:	f893 3289 	ldrb.w	r3, [r3, #649]	; 0x289
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d87b      	bhi.n	8003bb6 <main+0x172>
 8003abe:	a201      	add	r2, pc, #4	; (adr r2, 8003ac4 <main+0x80>)
 8003ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac4:	08003ad5 	.word	0x08003ad5
 8003ac8:	08003afb 	.word	0x08003afb
 8003acc:	08003b79 	.word	0x08003b79
 8003ad0:	08003b91 	.word	0x08003b91
		case GAME_START_SCREEN:
			if (button_count[0] == 1) { // Change from Intro to Playing Screen
 8003ad4:	4b40      	ldr	r3, [pc, #256]	; (8003bd8 <main+0x194>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d16e      	bne.n	8003bba <main+0x176>
				game_init_state(&game_state);
 8003adc:	483b      	ldr	r0, [pc, #236]	; (8003bcc <main+0x188>)
 8003ade:	f7fe f915 	bl	8001d0c <game_init_state>
				game_state.show_potentiometer_prompt = 1;
 8003ae2:	4b3a      	ldr	r3, [pc, #232]	; (8003bcc <main+0x188>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
				game_state.status = GAME_PLAYING;
 8003aea:	4b38      	ldr	r3, [pc, #224]	; (8003bcc <main+0x188>)
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
				game_draw_initial_scene(&game_state);
 8003af2:	4836      	ldr	r0, [pc, #216]	; (8003bcc <main+0x188>)
 8003af4:	f7fe f9cb 	bl	8001e8e <game_draw_initial_scene>
			}
			break;
 8003af8:	e05f      	b.n	8003bba <main+0x176>
		case GAME_PLAYING:
			if (!game_state.show_potentiometer_prompt && timer2_flag == 1) { // Game Update over ~50 FPS
 8003afa:	4b34      	ldr	r3, [pc, #208]	; (8003bcc <main+0x188>)
 8003afc:	f893 328a 	ldrb.w	r3, [r3, #650]	; 0x28a
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10e      	bne.n	8003b22 <main+0xde>
 8003b04:	4b35      	ldr	r3, [pc, #212]	; (8003bdc <main+0x198>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d10a      	bne.n	8003b22 <main+0xde>
				step_world(&game_state, 0.02f); // Assuming dt = 0.02 seconds for ~50 FPS
 8003b0c:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8003be0 <main+0x19c>
 8003b10:	482e      	ldr	r0, [pc, #184]	; (8003bcc <main+0x188>)
 8003b12:	f7fd ff31 	bl	8001978 <step_world>
				timer2_flag = 0;
 8003b16:	4b31      	ldr	r3, [pc, #196]	; (8003bdc <main+0x198>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	701a      	strb	r2, [r3, #0]
				game_update_screen(&game_state); // only updates changed components like paddle  and ball
 8003b1c:	482b      	ldr	r0, [pc, #172]	; (8003bcc <main+0x188>)
 8003b1e:	f7fe f9f4 	bl	8001f0a <game_update_screen>
			}
			if (game_state.show_potentiometer_prompt && button_count[2] == 1) { // Start Game after showing prompt, 
 8003b22:	4b2a      	ldr	r3, [pc, #168]	; (8003bcc <main+0x188>)
 8003b24:	f893 328a 	ldrb.w	r3, [r3, #650]	; 0x28a
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <main+0x104>
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <main+0x194>)
 8003b2e:	889b      	ldrh	r3, [r3, #4]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d109      	bne.n	8003b48 <main+0x104>
																				// use potentiometer check  in the future
				game_state.show_potentiometer_prompt = 0;
 8003b34:	4b25      	ldr	r3, [pc, #148]	; (8003bcc <main+0x188>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
				initialize_ball_velocity(&game_state.balls[0]);		
 8003b3c:	4829      	ldr	r0, [pc, #164]	; (8003be4 <main+0x1a0>)
 8003b3e:	f7fd ff0a 	bl	8001956 <initialize_ball_velocity>
				game_draw_initial_scene(&game_state);
 8003b42:	4822      	ldr	r0, [pc, #136]	; (8003bcc <main+0x188>)
 8003b44:	f7fe f9a3 	bl	8001e8e <game_draw_initial_scene>
			}

			if (button_count[4] == 1) { // Pause Button
 8003b48:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <main+0x194>)
 8003b4a:	891b      	ldrh	r3, [r3, #8]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d107      	bne.n	8003b60 <main+0x11c>
				game_state.status = GAME_PAUSED;
 8003b50:	4b1e      	ldr	r3, [pc, #120]	; (8003bcc <main+0x188>)
 8003b52:	2202      	movs	r2, #2
 8003b54:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
				game_draw_pause_screen(&game_state);
 8003b58:	481c      	ldr	r0, [pc, #112]	; (8003bcc <main+0x188>)
 8003b5a:	f7fe fb17 	bl	800218c <game_draw_pause_screen>
			} else if (button_count[5] == 1) { // Game Over Button
				game_state.status = GAME_OVER;
				game_draw_game_over_screen(&game_state);
			}
			break;
 8003b5e:	e02e      	b.n	8003bbe <main+0x17a>
			} else if (button_count[5] == 1) { // Game Over Button
 8003b60:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <main+0x194>)
 8003b62:	895b      	ldrh	r3, [r3, #10]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d12a      	bne.n	8003bbe <main+0x17a>
				game_state.status = GAME_OVER;
 8003b68:	4b18      	ldr	r3, [pc, #96]	; (8003bcc <main+0x188>)
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
				game_draw_game_over_screen(&game_state);
 8003b70:	4816      	ldr	r0, [pc, #88]	; (8003bcc <main+0x188>)
 8003b72:	f7fe fd19 	bl	80025a8 <game_draw_game_over_screen>
			break;
 8003b76:	e022      	b.n	8003bbe <main+0x17a>
		case GAME_PAUSED:
			if (button_count[4] == 1) { // Resume Button
 8003b78:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <main+0x194>)
 8003b7a:	891b      	ldrh	r3, [r3, #8]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d120      	bne.n	8003bc2 <main+0x17e>
				game_state.status = GAME_PLAYING;
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <main+0x188>)
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
				game_draw_initial_scene(&game_state);
 8003b88:	4810      	ldr	r0, [pc, #64]	; (8003bcc <main+0x188>)
 8003b8a:	f7fe f980 	bl	8001e8e <game_draw_initial_scene>
			}
			break;
 8003b8e:	e018      	b.n	8003bc2 <main+0x17e>
		case GAME_OVER:
			if (button_count[5] == 1) { // Restart Game from Game Over
 8003b90:	4b11      	ldr	r3, [pc, #68]	; (8003bd8 <main+0x194>)
 8003b92:	895b      	ldrh	r3, [r3, #10]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d116      	bne.n	8003bc6 <main+0x182>
				game_init_state(&game_state);
 8003b98:	480c      	ldr	r0, [pc, #48]	; (8003bcc <main+0x188>)
 8003b9a:	f7fe f8b7 	bl	8001d0c <game_init_state>
				game_state.status = GAME_PLAYING;
 8003b9e:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <main+0x188>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
				game_state.show_potentiometer_prompt = 1;
 8003ba6:	4b09      	ldr	r3, [pc, #36]	; (8003bcc <main+0x188>)
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
				game_draw_initial_scene(&game_state);
 8003bae:	4807      	ldr	r0, [pc, #28]	; (8003bcc <main+0x188>)
 8003bb0:	f7fe f96d 	bl	8001e8e <game_draw_initial_scene>
			}
			break;
 8003bb4:	e007      	b.n	8003bc6 <main+0x182>
		default:
			break;
 8003bb6:	bf00      	nop
 8003bb8:	e77a      	b.n	8003ab0 <main+0x6c>
			break;
 8003bba:	bf00      	nop
 8003bbc:	e778      	b.n	8003ab0 <main+0x6c>
			break;
 8003bbe:	bf00      	nop
 8003bc0:	e776      	b.n	8003ab0 <main+0x6c>
			break;
 8003bc2:	bf00      	nop
 8003bc4:	e774      	b.n	8003ab0 <main+0x6c>
			break;
 8003bc6:	bf00      	nop
		button_scan();
 8003bc8:	e772      	b.n	8003ab0 <main+0x6c>
 8003bca:	bf00      	nop
 8003bcc:	2000038c 	.word	0x2000038c
 8003bd0:	0800d938 	.word	0x0800d938
 8003bd4:	0800a9a0 	.word	0x0800a9a0
 8003bd8:	200002a0 	.word	0x200002a0
 8003bdc:	20000618 	.word	0x20000618
 8003be0:	3ca3d70a 	.word	0x3ca3d70a
 8003be4:	200005bc 	.word	0x200005bc

08003be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b094      	sub	sp, #80	; 0x50
 8003bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bee:	f107 0320 	add.w	r3, r7, #32
 8003bf2:	2230      	movs	r2, #48	; 0x30
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f004 fd51 	bl	800869e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bfc:	f107 030c 	add.w	r3, r7, #12
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	605a      	str	r2, [r3, #4]
 8003c06:	609a      	str	r2, [r3, #8]
 8003c08:	60da      	str	r2, [r3, #12]
 8003c0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <SystemClock_Config+0xcc>)
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	4a27      	ldr	r2, [pc, #156]	; (8003cb4 <SystemClock_Config+0xcc>)
 8003c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	6413      	str	r3, [r2, #64]	; 0x40
 8003c1c:	4b25      	ldr	r3, [pc, #148]	; (8003cb4 <SystemClock_Config+0xcc>)
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c28:	2300      	movs	r3, #0
 8003c2a:	607b      	str	r3, [r7, #4]
 8003c2c:	4b22      	ldr	r3, [pc, #136]	; (8003cb8 <SystemClock_Config+0xd0>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a21      	ldr	r2, [pc, #132]	; (8003cb8 <SystemClock_Config+0xd0>)
 8003c32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c36:	6013      	str	r3, [r2, #0]
 8003c38:	4b1f      	ldr	r3, [pc, #124]	; (8003cb8 <SystemClock_Config+0xd0>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003c44:	2302      	movs	r3, #2
 8003c46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c4c:	2310      	movs	r3, #16
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c50:	2302      	movs	r3, #2
 8003c52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003c54:	2300      	movs	r3, #0
 8003c56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003c58:	2308      	movs	r3, #8
 8003c5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003c5c:	23a8      	movs	r3, #168	; 0xa8
 8003c5e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003c60:	2302      	movs	r3, #2
 8003c62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003c64:	2304      	movs	r3, #4
 8003c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c68:	f107 0320 	add.w	r3, r7, #32
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f001 ff41 	bl	8005af4 <HAL_RCC_OscConfig>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003c78:	f000 f83c 	bl	8003cf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c7c:	230f      	movs	r3, #15
 8003c7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c80:	2302      	movs	r3, #2
 8003c82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c84:	2300      	movs	r3, #0
 8003c86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003c88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003c8e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c92:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003c94:	f107 030c 	add.w	r3, r7, #12
 8003c98:	2105      	movs	r1, #5
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f002 f9a2 	bl	8005fe4 <HAL_RCC_ClockConfig>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003ca6:	f000 f825 	bl	8003cf4 <Error_Handler>
  }
}
 8003caa:	bf00      	nop
 8003cac:	3750      	adds	r7, #80	; 0x50
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40007000 	.word	0x40007000

08003cbc <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2120      	movs	r1, #32
 8003cc4:	480a      	ldr	r0, [pc, #40]	; (8003cf0 <system_init+0x34>)
 8003cc6:	f001 fc0f 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2140      	movs	r1, #64	; 0x40
 8003cce:	4808      	ldr	r0, [pc, #32]	; (8003cf0 <system_init+0x34>)
 8003cd0:	f001 fc0a 	bl	80054e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2110      	movs	r1, #16
 8003cd8:	4805      	ldr	r0, [pc, #20]	; (8003cf0 <system_init+0x34>)
 8003cda:	f001 fc05 	bl	80054e8 <HAL_GPIO_WritePin>

	lcd_init();
 8003cde:	f7ff fb37 	bl	8003350 <lcd_init>
	ds3231_init();
 8003ce2:	f7fd faa5 	bl	8001230 <ds3231_init>

	timer2_init();
 8003ce6:	f000 f80b 	bl	8003d00 <timer2_init>
}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40021000 	.word	0x40021000

08003cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cf8:	b672      	cpsid	i
}
 8003cfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003cfc:	e7fe      	b.n	8003cfc <Error_Handler+0x8>
	...

08003d00 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003d04:	4802      	ldr	r0, [pc, #8]	; (8003d10 <timer2_init+0x10>)
 8003d06:	f003 f9e3 	bl	80070d0 <HAL_TIM_Base_Start_IT>
}
 8003d0a:	bf00      	nop
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000680 	.word	0x20000680

08003d14 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <timer2_set+0x2c>)
 8003d22:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8003d24:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <timer2_set+0x2c>)
 8003d26:	881a      	ldrh	r2, [r3, #0]
 8003d28:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <timer2_set+0x30>)
 8003d2a:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <timer2_set+0x34>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	701a      	strb	r2, [r3, #0]
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	2000061c 	.word	0x2000061c
 8003d44:	2000061a 	.word	0x2000061a
 8003d48:	20000618 	.word	0x20000618

08003d4c <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d5c:	d114      	bne.n	8003d88 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8003d5e:	4b1a      	ldr	r3, [pc, #104]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d60:	881b      	ldrh	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d010      	beq.n	8003d88 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8003d66:	4b18      	ldr	r3, [pc, #96]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	4b16      	ldr	r3, [pc, #88]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d70:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 8003d72:	4b15      	ldr	r3, [pc, #84]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d106      	bne.n	8003d88 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8003d7a:	4b14      	ldr	r3, [pc, #80]	; (8003dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8003d80:	4b13      	ldr	r3, [pc, #76]	; (8003dd0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003d82:	881a      	ldrh	r2, [r3, #0]
 8003d84:	4b10      	ldr	r3, [pc, #64]	; (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d86:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a11      	ldr	r2, [pc, #68]	; (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d116      	bne.n	8003dc0 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 8003d92:	4b11      	ldr	r3, [pc, #68]	; (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d010      	beq.n	8003dbc <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8003d9a:	4b0f      	ldr	r3, [pc, #60]	; (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	4b0d      	ldr	r3, [pc, #52]	; (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003da4:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 8003da6:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d106      	bne.n	8003dbc <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8003dae:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003db0:	2201      	movs	r2, #1
 8003db2:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8003db4:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003db6:	881a      	ldrh	r2, [r3, #0]
 8003db8:	4b07      	ldr	r3, [pc, #28]	; (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003dba:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8003dbc:	f7ff fdb6 	bl	800392c <led_7seg_display>
	}
}
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	2000061a 	.word	0x2000061a
 8003dcc:	20000618 	.word	0x20000618
 8003dd0:	2000061c 	.word	0x2000061c
 8003dd4:	40000800 	.word	0x40000800
 8003dd8:	20000620 	.word	0x20000620
 8003ddc:	2000061e 	.word	0x2000061e
 8003de0:	20000622 	.word	0x20000622

08003de4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003de8:	4b17      	ldr	r3, [pc, #92]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003dea:	4a18      	ldr	r2, [pc, #96]	; (8003e4c <MX_SPI1_Init+0x68>)
 8003dec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003dee:	4b16      	ldr	r3, [pc, #88]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003df0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003df4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003df6:	4b14      	ldr	r3, [pc, #80]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003dfc:	4b12      	ldr	r3, [pc, #72]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e02:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e08:	4b0f      	ldr	r3, [pc, #60]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e0e:	4b0e      	ldr	r3, [pc, #56]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e16:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e1c:	4b0a      	ldr	r3, [pc, #40]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e22:	4b09      	ldr	r3, [pc, #36]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e28:	4b07      	ldr	r3, [pc, #28]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003e2e:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e30:	220a      	movs	r2, #10
 8003e32:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e34:	4804      	ldr	r0, [pc, #16]	; (8003e48 <MX_SPI1_Init+0x64>)
 8003e36:	f002 fae1 	bl	80063fc <HAL_SPI_Init>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003e40:	f7ff ff58 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20000624 	.word	0x20000624
 8003e4c:	40013000 	.word	0x40013000

08003e50 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08a      	sub	sp, #40	; 0x28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e58:	f107 0314 	add.w	r3, r7, #20
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	605a      	str	r2, [r3, #4]
 8003e62:	609a      	str	r2, [r3, #8]
 8003e64:	60da      	str	r2, [r3, #12]
 8003e66:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <HAL_SPI_MspInit+0x84>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d12b      	bne.n	8003eca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	4b18      	ldr	r3, [pc, #96]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7a:	4a17      	ldr	r2, [pc, #92]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e80:	6453      	str	r3, [r2, #68]	; 0x44
 8003e82:	4b15      	ldr	r3, [pc, #84]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	4a10      	ldr	r2, [pc, #64]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e98:	f043 0302 	orr.w	r3, r3, #2
 8003e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	60fb      	str	r3, [r7, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003eaa:	2338      	movs	r3, #56	; 0x38
 8003eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003eba:	2305      	movs	r3, #5
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ebe:	f107 0314 	add.w	r3, r7, #20
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4805      	ldr	r0, [pc, #20]	; (8003edc <HAL_SPI_MspInit+0x8c>)
 8003ec6:	f001 f973 	bl	80051b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003eca:	bf00      	nop
 8003ecc:	3728      	adds	r7, #40	; 0x28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40013000 	.word	0x40013000
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40020400 	.word	0x40020400

08003ee0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <HAL_MspInit+0x4c>)
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	4a0f      	ldr	r2, [pc, #60]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ef4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ef6:	4b0d      	ldr	r3, [pc, #52]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003efe:	607b      	str	r3, [r7, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	603b      	str	r3, [r7, #0]
 8003f06:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	4a08      	ldr	r2, [pc, #32]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
 8003f12:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	603b      	str	r3, [r7, #0]
 8003f1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800

08003f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003f34:	e7fe      	b.n	8003f34 <NMI_Handler+0x4>

08003f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f36:	b480      	push	{r7}
 8003f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f3a:	e7fe      	b.n	8003f3a <HardFault_Handler+0x4>

08003f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f40:	e7fe      	b.n	8003f40 <MemManage_Handler+0x4>

08003f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f42:	b480      	push	{r7}
 8003f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f46:	e7fe      	b.n	8003f46 <BusFault_Handler+0x4>

08003f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f4c:	e7fe      	b.n	8003f4c <UsageFault_Handler+0x4>

08003f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f52:	bf00      	nop
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f7c:	f000 fa76 	bl	800446c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f80:	bf00      	nop
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f88:	4802      	ldr	r0, [pc, #8]	; (8003f94 <TIM2_IRQHandler+0x10>)
 8003f8a:	f003 f911 	bl	80071b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000680 	.word	0x20000680

08003f98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f9c:	4802      	ldr	r0, [pc, #8]	; (8003fa8 <TIM4_IRQHandler+0x10>)
 8003f9e:	f003 f907 	bl	80071b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003fa2:	bf00      	nop
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	200006c8 	.word	0x200006c8

08003fac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003fb0:	4802      	ldr	r0, [pc, #8]	; (8003fbc <DMA2_Stream0_IRQHandler+0x10>)
 8003fb2:	f000 fec1 	bl	8004d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003fb6:	bf00      	nop
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20000240 	.word	0x20000240

08003fc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
	return 1;
 8003fc4:	2301      	movs	r3, #1
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <_kill>:

int _kill(int pid, int sig)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003fda:	f004 fbb3 	bl	8008744 <__errno>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2216      	movs	r2, #22
 8003fe2:	601a      	str	r2, [r3, #0]
	return -1;
 8003fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <_exit>:

void _exit (int status)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff ffe7 	bl	8003fd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004002:	e7fe      	b.n	8004002 <_exit+0x12>

08004004 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004010:	2300      	movs	r3, #0
 8004012:	617b      	str	r3, [r7, #20]
 8004014:	e00a      	b.n	800402c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004016:	f3af 8000 	nop.w
 800401a:	4601      	mov	r1, r0
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	60ba      	str	r2, [r7, #8]
 8004022:	b2ca      	uxtb	r2, r1
 8004024:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	3301      	adds	r3, #1
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	429a      	cmp	r2, r3
 8004032:	dbf0      	blt.n	8004016 <_read+0x12>
	}

return len;
 8004034:	687b      	ldr	r3, [r7, #4]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b086      	sub	sp, #24
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
 800404e:	e009      	b.n	8004064 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	1c5a      	adds	r2, r3, #1
 8004054:	60ba      	str	r2, [r7, #8]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	4618      	mov	r0, r3
 800405a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	3301      	adds	r3, #1
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	429a      	cmp	r2, r3
 800406a:	dbf1      	blt.n	8004050 <_write+0x12>
	}
	return len;
 800406c:	687b      	ldr	r3, [r7, #4]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <_close>:

int _close(int file)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
	return -1;
 800407e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
 8004096:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800409e:	605a      	str	r2, [r3, #4]
	return 0;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <_isatty>:

int _isatty(int file)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
	return 1;
 80040b6:	2301      	movs	r3, #1
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
	return 0;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040e8:	4a14      	ldr	r2, [pc, #80]	; (800413c <_sbrk+0x5c>)
 80040ea:	4b15      	ldr	r3, [pc, #84]	; (8004140 <_sbrk+0x60>)
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040f4:	4b13      	ldr	r3, [pc, #76]	; (8004144 <_sbrk+0x64>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d102      	bne.n	8004102 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040fc:	4b11      	ldr	r3, [pc, #68]	; (8004144 <_sbrk+0x64>)
 80040fe:	4a12      	ldr	r2, [pc, #72]	; (8004148 <_sbrk+0x68>)
 8004100:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004102:	4b10      	ldr	r3, [pc, #64]	; (8004144 <_sbrk+0x64>)
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4413      	add	r3, r2
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	429a      	cmp	r2, r3
 800410e:	d207      	bcs.n	8004120 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004110:	f004 fb18 	bl	8008744 <__errno>
 8004114:	4603      	mov	r3, r0
 8004116:	220c      	movs	r2, #12
 8004118:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800411a:	f04f 33ff 	mov.w	r3, #4294967295
 800411e:	e009      	b.n	8004134 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004120:	4b08      	ldr	r3, [pc, #32]	; (8004144 <_sbrk+0x64>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004126:	4b07      	ldr	r3, [pc, #28]	; (8004144 <_sbrk+0x64>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4413      	add	r3, r2
 800412e:	4a05      	ldr	r2, [pc, #20]	; (8004144 <_sbrk+0x64>)
 8004130:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004132:	68fb      	ldr	r3, [r7, #12]
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	20020000 	.word	0x20020000
 8004140:	00000400 	.word	0x00000400
 8004144:	2000067c 	.word	0x2000067c
 8004148:	20000860 	.word	0x20000860

0800414c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004150:	4b06      	ldr	r3, [pc, #24]	; (800416c <SystemInit+0x20>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004156:	4a05      	ldr	r2, [pc, #20]	; (800416c <SystemInit+0x20>)
 8004158:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800415c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004160:	bf00      	nop
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	e000ed00 	.word	0xe000ed00

08004170 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004176:	f107 0308 	add.w	r3, r7, #8
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	605a      	str	r2, [r3, #4]
 8004180:	609a      	str	r2, [r3, #8]
 8004182:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004184:	463b      	mov	r3, r7
 8004186:	2200      	movs	r2, #0
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800418c:	4b1d      	ldr	r3, [pc, #116]	; (8004204 <MX_TIM2_Init+0x94>)
 800418e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004192:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8004194:	4b1b      	ldr	r3, [pc, #108]	; (8004204 <MX_TIM2_Init+0x94>)
 8004196:	f240 3247 	movw	r2, #839	; 0x347
 800419a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800419c:	4b19      	ldr	r3, [pc, #100]	; (8004204 <MX_TIM2_Init+0x94>)
 800419e:	2200      	movs	r2, #0
 80041a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80041a2:	4b18      	ldr	r3, [pc, #96]	; (8004204 <MX_TIM2_Init+0x94>)
 80041a4:	2263      	movs	r2, #99	; 0x63
 80041a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a8:	4b16      	ldr	r3, [pc, #88]	; (8004204 <MX_TIM2_Init+0x94>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041ae:	4b15      	ldr	r3, [pc, #84]	; (8004204 <MX_TIM2_Init+0x94>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041b4:	4813      	ldr	r0, [pc, #76]	; (8004204 <MX_TIM2_Init+0x94>)
 80041b6:	f002 ff3b 	bl	8007030 <HAL_TIM_Base_Init>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80041c0:	f7ff fd98 	bl	8003cf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041ca:	f107 0308 	add.w	r3, r7, #8
 80041ce:	4619      	mov	r1, r3
 80041d0:	480c      	ldr	r0, [pc, #48]	; (8004204 <MX_TIM2_Init+0x94>)
 80041d2:	f003 f8dd 	bl	8007390 <HAL_TIM_ConfigClockSource>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80041dc:	f7ff fd8a 	bl	8003cf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041e0:	2300      	movs	r3, #0
 80041e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041e4:	2300      	movs	r3, #0
 80041e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80041e8:	463b      	mov	r3, r7
 80041ea:	4619      	mov	r1, r3
 80041ec:	4805      	ldr	r0, [pc, #20]	; (8004204 <MX_TIM2_Init+0x94>)
 80041ee:	f003 faff 	bl	80077f0 <HAL_TIMEx_MasterConfigSynchronization>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80041f8:	f7ff fd7c 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80041fc:	bf00      	nop
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000680 	.word	0x20000680

08004208 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800420e:	f107 0308 	add.w	r3, r7, #8
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	605a      	str	r2, [r3, #4]
 8004218:	609a      	str	r2, [r3, #8]
 800421a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800421c:	463b      	mov	r3, r7
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004224:	4b1d      	ldr	r3, [pc, #116]	; (800429c <MX_TIM4_Init+0x94>)
 8004226:	4a1e      	ldr	r2, [pc, #120]	; (80042a0 <MX_TIM4_Init+0x98>)
 8004228:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 800422a:	4b1c      	ldr	r3, [pc, #112]	; (800429c <MX_TIM4_Init+0x94>)
 800422c:	f240 3247 	movw	r2, #839	; 0x347
 8004230:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004232:	4b1a      	ldr	r3, [pc, #104]	; (800429c <MX_TIM4_Init+0x94>)
 8004234:	2200      	movs	r2, #0
 8004236:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8004238:	4b18      	ldr	r3, [pc, #96]	; (800429c <MX_TIM4_Init+0x94>)
 800423a:	2263      	movs	r2, #99	; 0x63
 800423c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800423e:	4b17      	ldr	r3, [pc, #92]	; (800429c <MX_TIM4_Init+0x94>)
 8004240:	2200      	movs	r2, #0
 8004242:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004244:	4b15      	ldr	r3, [pc, #84]	; (800429c <MX_TIM4_Init+0x94>)
 8004246:	2200      	movs	r2, #0
 8004248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800424a:	4814      	ldr	r0, [pc, #80]	; (800429c <MX_TIM4_Init+0x94>)
 800424c:	f002 fef0 	bl	8007030 <HAL_TIM_Base_Init>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8004256:	f7ff fd4d 	bl	8003cf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800425a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800425e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004260:	f107 0308 	add.w	r3, r7, #8
 8004264:	4619      	mov	r1, r3
 8004266:	480d      	ldr	r0, [pc, #52]	; (800429c <MX_TIM4_Init+0x94>)
 8004268:	f003 f892 	bl	8007390 <HAL_TIM_ConfigClockSource>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8004272:	f7ff fd3f 	bl	8003cf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004276:	2300      	movs	r3, #0
 8004278:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800427a:	2300      	movs	r3, #0
 800427c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800427e:	463b      	mov	r3, r7
 8004280:	4619      	mov	r1, r3
 8004282:	4806      	ldr	r0, [pc, #24]	; (800429c <MX_TIM4_Init+0x94>)
 8004284:	f003 fab4 	bl	80077f0 <HAL_TIMEx_MasterConfigSynchronization>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800428e:	f7ff fd31 	bl	8003cf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004292:	bf00      	nop
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	200006c8 	.word	0x200006c8
 80042a0:	40000800 	.word	0x40000800

080042a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b4:	d116      	bne.n	80042e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042b6:	2300      	movs	r3, #0
 80042b8:	60fb      	str	r3, [r7, #12]
 80042ba:	4b1a      	ldr	r3, [pc, #104]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	4a19      	ldr	r2, [pc, #100]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	6413      	str	r3, [r2, #64]	; 0x40
 80042c6:	4b17      	ldr	r3, [pc, #92]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80042d2:	2200      	movs	r2, #0
 80042d4:	2100      	movs	r1, #0
 80042d6:	201c      	movs	r0, #28
 80042d8:	f000 fc49 	bl	8004b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80042dc:	201c      	movs	r0, #28
 80042de:	f000 fc62 	bl	8004ba6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80042e2:	e01a      	b.n	800431a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a0f      	ldr	r2, [pc, #60]	; (8004328 <HAL_TIM_Base_MspInit+0x84>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d115      	bne.n	800431a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	4a0b      	ldr	r2, [pc, #44]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 80042f8:	f043 0304 	orr.w	r3, r3, #4
 80042fc:	6413      	str	r3, [r2, #64]	; 0x40
 80042fe:	4b09      	ldr	r3, [pc, #36]	; (8004324 <HAL_TIM_Base_MspInit+0x80>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	60bb      	str	r3, [r7, #8]
 8004308:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800430a:	2200      	movs	r2, #0
 800430c:	2100      	movs	r1, #0
 800430e:	201e      	movs	r0, #30
 8004310:	f000 fc2d 	bl	8004b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004314:	201e      	movs	r0, #30
 8004316:	f000 fc46 	bl	8004ba6 <HAL_NVIC_EnableIRQ>
}
 800431a:	bf00      	nop
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40023800 	.word	0x40023800
 8004328:	40000800 	.word	0x40000800

0800432c <DEC2BCD>:

uint8_t BCD2DEC(uint8_t data) {
	return (data >> 4) * 10 + (data & 0x0f);
}

uint8_t DEC2BCD(uint8_t data) {
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	4a0d      	ldr	r2, [pc, #52]	; (8004370 <DEC2BCD+0x44>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	08db      	lsrs	r3, r3, #3
 8004340:	b2db      	uxtb	r3, r3
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	b258      	sxtb	r0, r3
 8004346:	79fa      	ldrb	r2, [r7, #7]
 8004348:	4b09      	ldr	r3, [pc, #36]	; (8004370 <DEC2BCD+0x44>)
 800434a:	fba3 1302 	umull	r1, r3, r3, r2
 800434e:	08d9      	lsrs	r1, r3, #3
 8004350:	460b      	mov	r3, r1
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	440b      	add	r3, r1
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	b25b      	sxtb	r3, r3
 800435e:	4303      	orrs	r3, r0
 8004360:	b25b      	sxtb	r3, r3
 8004362:	b2db      	uxtb	r3, r3
}
 8004364:	4618      	mov	r0, r3
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	cccccccd 	.word	0xcccccccd

08004374 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004378:	480d      	ldr	r0, [pc, #52]	; (80043b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800437a:	490e      	ldr	r1, [pc, #56]	; (80043b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800437c:	4a0e      	ldr	r2, [pc, #56]	; (80043b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800437e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004380:	e002      	b.n	8004388 <LoopCopyDataInit>

08004382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004386:	3304      	adds	r3, #4

08004388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800438a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800438c:	d3f9      	bcc.n	8004382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800438e:	4a0b      	ldr	r2, [pc, #44]	; (80043bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004390:	4c0b      	ldr	r4, [pc, #44]	; (80043c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004394:	e001      	b.n	800439a <LoopFillZerobss>

08004396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004398:	3204      	adds	r2, #4

0800439a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800439a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800439c:	d3fb      	bcc.n	8004396 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800439e:	f7ff fed5 	bl	800414c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80043a2:	f004 f9d5 	bl	8008750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043a6:	f7ff fb4d 	bl	8003a44 <main>
  bx  lr    
 80043aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80043ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80043b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043b4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80043b8:	08033530 	.word	0x08033530
  ldr r2, =_sbss
 80043bc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80043c0:	20000860 	.word	0x20000860

080043c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043c4:	e7fe      	b.n	80043c4 <ADC_IRQHandler>
	...

080043c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043cc:	4b0e      	ldr	r3, [pc, #56]	; (8004408 <HAL_Init+0x40>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a0d      	ldr	r2, [pc, #52]	; (8004408 <HAL_Init+0x40>)
 80043d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043d8:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <HAL_Init+0x40>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a0a      	ldr	r2, [pc, #40]	; (8004408 <HAL_Init+0x40>)
 80043de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043e4:	4b08      	ldr	r3, [pc, #32]	; (8004408 <HAL_Init+0x40>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a07      	ldr	r2, [pc, #28]	; (8004408 <HAL_Init+0x40>)
 80043ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043f0:	2003      	movs	r0, #3
 80043f2:	f000 fbb1 	bl	8004b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043f6:	200f      	movs	r0, #15
 80043f8:	f000 f808 	bl	800440c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043fc:	f7ff fd70 	bl	8003ee0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40023c00 	.word	0x40023c00

0800440c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004414:	4b12      	ldr	r3, [pc, #72]	; (8004460 <HAL_InitTick+0x54>)
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	4b12      	ldr	r3, [pc, #72]	; (8004464 <HAL_InitTick+0x58>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	4619      	mov	r1, r3
 800441e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004422:	fbb3 f3f1 	udiv	r3, r3, r1
 8004426:	fbb2 f3f3 	udiv	r3, r2, r3
 800442a:	4618      	mov	r0, r3
 800442c:	f000 fbc9 	bl	8004bc2 <HAL_SYSTICK_Config>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e00e      	b.n	8004458 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b0f      	cmp	r3, #15
 800443e:	d80a      	bhi.n	8004456 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004440:	2200      	movs	r2, #0
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
 8004448:	f000 fb91 	bl	8004b6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800444c:	4a06      	ldr	r2, [pc, #24]	; (8004468 <HAL_InitTick+0x5c>)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	e000      	b.n	8004458 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	20000008 	.word	0x20000008
 8004464:	20000010 	.word	0x20000010
 8004468:	2000000c 	.word	0x2000000c

0800446c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004470:	4b06      	ldr	r3, [pc, #24]	; (800448c <HAL_IncTick+0x20>)
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	461a      	mov	r2, r3
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <HAL_IncTick+0x24>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4413      	add	r3, r2
 800447c:	4a04      	ldr	r2, [pc, #16]	; (8004490 <HAL_IncTick+0x24>)
 800447e:	6013      	str	r3, [r2, #0]
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	20000010 	.word	0x20000010
 8004490:	20000710 	.word	0x20000710

08004494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  return uwTick;
 8004498:	4b03      	ldr	r3, [pc, #12]	; (80044a8 <HAL_GetTick+0x14>)
 800449a:	681b      	ldr	r3, [r3, #0]
}
 800449c:	4618      	mov	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	20000710 	.word	0x20000710

080044ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044b4:	f7ff ffee 	bl	8004494 <HAL_GetTick>
 80044b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c4:	d005      	beq.n	80044d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044c6:	4b0a      	ldr	r3, [pc, #40]	; (80044f0 <HAL_Delay+0x44>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4413      	add	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80044d2:	bf00      	nop
 80044d4:	f7ff ffde 	bl	8004494 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d8f7      	bhi.n	80044d4 <HAL_Delay+0x28>
  {
  }
}
 80044e4:	bf00      	nop
 80044e6:	bf00      	nop
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20000010 	.word	0x20000010

080044f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e033      	b.n	8004572 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	2b00      	cmp	r3, #0
 8004510:	d109      	bne.n	8004526 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc fd48 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b00      	cmp	r3, #0
 8004530:	d118      	bne.n	8004564 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004536:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800453a:	f023 0302 	bic.w	r3, r3, #2
 800453e:	f043 0202 	orr.w	r2, r3, #2
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f93a 	bl	80047c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	f023 0303 	bic.w	r3, r3, #3
 800455a:	f043 0201 	orr.w	r2, r3, #1
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	641a      	str	r2, [r3, #64]	; 0x40
 8004562:	e001      	b.n	8004568 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004570:	7bfb      	ldrb	r3, [r7, #15]
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_ADC_ConfigChannel+0x1c>
 8004594:	2302      	movs	r3, #2
 8004596:	e105      	b.n	80047a4 <HAL_ADC_ConfigChannel+0x228>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b09      	cmp	r3, #9
 80045a6:	d925      	bls.n	80045f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68d9      	ldr	r1, [r3, #12]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	461a      	mov	r2, r3
 80045b6:	4613      	mov	r3, r2
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	4413      	add	r3, r2
 80045bc:	3b1e      	subs	r3, #30
 80045be:	2207      	movs	r2, #7
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	43da      	mvns	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	400a      	ands	r2, r1
 80045cc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68d9      	ldr	r1, [r3, #12]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	b29b      	uxth	r3, r3
 80045de:	4618      	mov	r0, r3
 80045e0:	4603      	mov	r3, r0
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	4403      	add	r3, r0
 80045e6:	3b1e      	subs	r3, #30
 80045e8:	409a      	lsls	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	60da      	str	r2, [r3, #12]
 80045f2:	e022      	b.n	800463a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6919      	ldr	r1, [r3, #16]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	461a      	mov	r2, r3
 8004602:	4613      	mov	r3, r2
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	4413      	add	r3, r2
 8004608:	2207      	movs	r2, #7
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43da      	mvns	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	400a      	ands	r2, r1
 8004616:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6919      	ldr	r1, [r3, #16]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	689a      	ldr	r2, [r3, #8]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	b29b      	uxth	r3, r3
 8004628:	4618      	mov	r0, r3
 800462a:	4603      	mov	r3, r0
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	4403      	add	r3, r0
 8004630:	409a      	lsls	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b06      	cmp	r3, #6
 8004640:	d824      	bhi.n	800468c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	3b05      	subs	r3, #5
 8004654:	221f      	movs	r2, #31
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	43da      	mvns	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	400a      	ands	r2, r1
 8004662:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	b29b      	uxth	r3, r3
 8004670:	4618      	mov	r0, r3
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	3b05      	subs	r3, #5
 800467e:	fa00 f203 	lsl.w	r2, r0, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	635a      	str	r2, [r3, #52]	; 0x34
 800468a:	e04c      	b.n	8004726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	2b0c      	cmp	r3, #12
 8004692:	d824      	bhi.n	80046de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	3b23      	subs	r3, #35	; 0x23
 80046a6:	221f      	movs	r2, #31
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	43da      	mvns	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	400a      	ands	r2, r1
 80046b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	4618      	mov	r0, r3
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	3b23      	subs	r3, #35	; 0x23
 80046d0:	fa00 f203 	lsl.w	r2, r0, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	631a      	str	r2, [r3, #48]	; 0x30
 80046dc:	e023      	b.n	8004726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	3b41      	subs	r3, #65	; 0x41
 80046f0:	221f      	movs	r2, #31
 80046f2:	fa02 f303 	lsl.w	r3, r2, r3
 80046f6:	43da      	mvns	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	400a      	ands	r2, r1
 80046fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	b29b      	uxth	r3, r3
 800470c:	4618      	mov	r0, r3
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	4613      	mov	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	3b41      	subs	r3, #65	; 0x41
 800471a:	fa00 f203 	lsl.w	r2, r0, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	430a      	orrs	r2, r1
 8004724:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004726:	4b22      	ldr	r3, [pc, #136]	; (80047b0 <HAL_ADC_ConfigChannel+0x234>)
 8004728:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a21      	ldr	r2, [pc, #132]	; (80047b4 <HAL_ADC_ConfigChannel+0x238>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d109      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x1cc>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b12      	cmp	r3, #18
 800473a:	d105      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a19      	ldr	r2, [pc, #100]	; (80047b4 <HAL_ADC_ConfigChannel+0x238>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d123      	bne.n	800479a <HAL_ADC_ConfigChannel+0x21e>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b10      	cmp	r3, #16
 8004758:	d003      	beq.n	8004762 <HAL_ADC_ConfigChannel+0x1e6>
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b11      	cmp	r3, #17
 8004760:	d11b      	bne.n	800479a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b10      	cmp	r3, #16
 8004774:	d111      	bne.n	800479a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004776:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <HAL_ADC_ConfigChannel+0x23c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a10      	ldr	r2, [pc, #64]	; (80047bc <HAL_ADC_ConfigChannel+0x240>)
 800477c:	fba2 2303 	umull	r2, r3, r2, r3
 8004780:	0c9a      	lsrs	r2, r3, #18
 8004782:	4613      	mov	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4413      	add	r3, r2
 8004788:	005b      	lsls	r3, r3, #1
 800478a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800478c:	e002      	b.n	8004794 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	3b01      	subs	r3, #1
 8004792:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1f9      	bne.n	800478e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr
 80047b0:	40012300 	.word	0x40012300
 80047b4:	40012000 	.word	0x40012000
 80047b8:	20000008 	.word	0x20000008
 80047bc:	431bde83 	.word	0x431bde83

080047c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047c8:	4b79      	ldr	r3, [pc, #484]	; (80049b0 <ADC_Init+0x1f0>)
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	431a      	orrs	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6859      	ldr	r1, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	021a      	lsls	r2, r3, #8
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6859      	ldr	r1, [r3, #4]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800483a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6899      	ldr	r1, [r3, #8]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004852:	4a58      	ldr	r2, [pc, #352]	; (80049b4 <ADC_Init+0x1f4>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d022      	beq.n	800489e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004866:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6899      	ldr	r1, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6899      	ldr	r1, [r3, #8]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	609a      	str	r2, [r3, #8]
 800489c:	e00f      	b.n	80048be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80048ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689a      	ldr	r2, [r3, #8]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80048bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0202 	bic.w	r2, r2, #2
 80048cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6899      	ldr	r1, [r3, #8]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	7e1b      	ldrb	r3, [r3, #24]
 80048d8:	005a      	lsls	r2, r3, #1
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01b      	beq.n	8004924 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800490a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	3b01      	subs	r3, #1
 8004918:	035a      	lsls	r2, r3, #13
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	e007      	b.n	8004934 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004932:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	3b01      	subs	r3, #1
 8004950:	051a      	lsls	r2, r3, #20
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004968:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6899      	ldr	r1, [r3, #8]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004976:	025a      	lsls	r2, r3, #9
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800498e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6899      	ldr	r1, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	029a      	lsls	r2, r3, #10
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	609a      	str	r2, [r3, #8]
}
 80049a4:	bf00      	nop
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr
 80049b0:	40012300 	.word	0x40012300
 80049b4:	0f000001 	.word	0x0f000001

080049b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049c8:	4b0c      	ldr	r3, [pc, #48]	; (80049fc <__NVIC_SetPriorityGrouping+0x44>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049d4:	4013      	ands	r3, r2
 80049d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049ea:	4a04      	ldr	r2, [pc, #16]	; (80049fc <__NVIC_SetPriorityGrouping+0x44>)
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	60d3      	str	r3, [r2, #12]
}
 80049f0:	bf00      	nop
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	e000ed00 	.word	0xe000ed00

08004a00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <__NVIC_GetPriorityGrouping+0x18>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	0a1b      	lsrs	r3, r3, #8
 8004a0a:	f003 0307 	and.w	r3, r3, #7
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	e000ed00 	.word	0xe000ed00

08004a1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	db0b      	blt.n	8004a46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	f003 021f 	and.w	r2, r3, #31
 8004a34:	4907      	ldr	r1, [pc, #28]	; (8004a54 <__NVIC_EnableIRQ+0x38>)
 8004a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3a:	095b      	lsrs	r3, r3, #5
 8004a3c:	2001      	movs	r0, #1
 8004a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	e000e100 	.word	0xe000e100

08004a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	6039      	str	r1, [r7, #0]
 8004a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	db0a      	blt.n	8004a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	490c      	ldr	r1, [pc, #48]	; (8004aa4 <__NVIC_SetPriority+0x4c>)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	0112      	lsls	r2, r2, #4
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	440b      	add	r3, r1
 8004a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a80:	e00a      	b.n	8004a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	b2da      	uxtb	r2, r3
 8004a86:	4908      	ldr	r1, [pc, #32]	; (8004aa8 <__NVIC_SetPriority+0x50>)
 8004a88:	79fb      	ldrb	r3, [r7, #7]
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	3b04      	subs	r3, #4
 8004a90:	0112      	lsls	r2, r2, #4
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	440b      	add	r3, r1
 8004a96:	761a      	strb	r2, [r3, #24]
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	e000e100 	.word	0xe000e100
 8004aa8:	e000ed00 	.word	0xe000ed00

08004aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b089      	sub	sp, #36	; 0x24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f1c3 0307 	rsb	r3, r3, #7
 8004ac6:	2b04      	cmp	r3, #4
 8004ac8:	bf28      	it	cs
 8004aca:	2304      	movcs	r3, #4
 8004acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	3304      	adds	r3, #4
 8004ad2:	2b06      	cmp	r3, #6
 8004ad4:	d902      	bls.n	8004adc <NVIC_EncodePriority+0x30>
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	3b03      	subs	r3, #3
 8004ada:	e000      	b.n	8004ade <NVIC_EncodePriority+0x32>
 8004adc:	2300      	movs	r3, #0
 8004ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43da      	mvns	r2, r3
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	401a      	ands	r2, r3
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004af4:	f04f 31ff 	mov.w	r1, #4294967295
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	fa01 f303 	lsl.w	r3, r1, r3
 8004afe:	43d9      	mvns	r1, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b04:	4313      	orrs	r3, r2
         );
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3724      	adds	r7, #36	; 0x24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
	...

08004b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b24:	d301      	bcc.n	8004b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b26:	2301      	movs	r3, #1
 8004b28:	e00f      	b.n	8004b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b2a:	4a0a      	ldr	r2, [pc, #40]	; (8004b54 <SysTick_Config+0x40>)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b32:	210f      	movs	r1, #15
 8004b34:	f04f 30ff 	mov.w	r0, #4294967295
 8004b38:	f7ff ff8e 	bl	8004a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b3c:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <SysTick_Config+0x40>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b42:	4b04      	ldr	r3, [pc, #16]	; (8004b54 <SysTick_Config+0x40>)
 8004b44:	2207      	movs	r2, #7
 8004b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3708      	adds	r7, #8
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	e000e010 	.word	0xe000e010

08004b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff ff29 	bl	80049b8 <__NVIC_SetPriorityGrouping>
}
 8004b66:	bf00      	nop
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b086      	sub	sp, #24
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	4603      	mov	r3, r0
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
 8004b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b80:	f7ff ff3e 	bl	8004a00 <__NVIC_GetPriorityGrouping>
 8004b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	68b9      	ldr	r1, [r7, #8]
 8004b8a:	6978      	ldr	r0, [r7, #20]
 8004b8c:	f7ff ff8e 	bl	8004aac <NVIC_EncodePriority>
 8004b90:	4602      	mov	r2, r0
 8004b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b96:	4611      	mov	r1, r2
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff ff5d 	bl	8004a58 <__NVIC_SetPriority>
}
 8004b9e:	bf00      	nop
 8004ba0:	3718      	adds	r7, #24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b082      	sub	sp, #8
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	4603      	mov	r3, r0
 8004bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff ff31 	bl	8004a1c <__NVIC_EnableIRQ>
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b082      	sub	sp, #8
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7ff ffa2 	bl	8004b14 <SysTick_Config>
 8004bd0:	4603      	mov	r3, r0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3708      	adds	r7, #8
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
	...

08004bdc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004be8:	f7ff fc54 	bl	8004494 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e099      	b.n	8004d2c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0201 	bic.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c18:	e00f      	b.n	8004c3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c1a:	f7ff fc3b 	bl	8004494 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b05      	cmp	r3, #5
 8004c26:	d908      	bls.n	8004c3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2203      	movs	r2, #3
 8004c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e078      	b.n	8004d2c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e8      	bne.n	8004c1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4b38      	ldr	r3, [pc, #224]	; (8004d34 <HAL_DMA_Init+0x158>)
 8004c54:	4013      	ands	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d107      	bne.n	8004ca4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f023 0307 	bic.w	r3, r3, #7
 8004cba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d117      	bne.n	8004cfe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00e      	beq.n	8004cfe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f9e9 	bl	80050b8 <DMA_CheckFifoParam>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d008      	beq.n	8004cfe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2240      	movs	r2, #64	; 0x40
 8004cf0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e016      	b.n	8004d2c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f9a0 	bl	800504c <DMA_CalcBaseAndBitshift>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d14:	223f      	movs	r2, #63	; 0x3f
 8004d16:	409a      	lsls	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	f010803f 	.word	0xf010803f

08004d38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d44:	4b8e      	ldr	r3, [pc, #568]	; (8004f80 <HAL_DMA_IRQHandler+0x248>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a8e      	ldr	r2, [pc, #568]	; (8004f84 <HAL_DMA_IRQHandler+0x24c>)
 8004d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4e:	0a9b      	lsrs	r3, r3, #10
 8004d50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d62:	2208      	movs	r2, #8
 8004d64:	409a      	lsls	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d01a      	beq.n	8004da4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d013      	beq.n	8004da4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0204 	bic.w	r2, r2, #4
 8004d8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d90:	2208      	movs	r2, #8
 8004d92:	409a      	lsls	r2, r3
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9c:	f043 0201 	orr.w	r2, r3, #1
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da8:	2201      	movs	r2, #1
 8004daa:	409a      	lsls	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4013      	ands	r3, r2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d012      	beq.n	8004dda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	409a      	lsls	r2, r3
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd2:	f043 0202 	orr.w	r2, r3, #2
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dde:	2204      	movs	r2, #4
 8004de0:	409a      	lsls	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d012      	beq.n	8004e10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00b      	beq.n	8004e10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	409a      	lsls	r2, r3
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e08:	f043 0204 	orr.w	r2, r3, #4
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e14:	2210      	movs	r2, #16
 8004e16:	409a      	lsls	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d043      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0308 	and.w	r3, r3, #8
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d03c      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e32:	2210      	movs	r2, #16
 8004e34:	409a      	lsls	r2, r3
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d018      	beq.n	8004e7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d108      	bne.n	8004e68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d024      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	4798      	blx	r3
 8004e66:	e01f      	b.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d01b      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	4798      	blx	r3
 8004e78:	e016      	b.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d107      	bne.n	8004e98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0208 	bic.w	r2, r2, #8
 8004e96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d003      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eac:	2220      	movs	r2, #32
 8004eae:	409a      	lsls	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 808f 	beq.w	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0310 	and.w	r3, r3, #16
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 8087 	beq.w	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ece:	2220      	movs	r2, #32
 8004ed0:	409a      	lsls	r2, r3
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b05      	cmp	r3, #5
 8004ee0:	d136      	bne.n	8004f50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f022 0216 	bic.w	r2, r2, #22
 8004ef0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695a      	ldr	r2, [r3, #20]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d103      	bne.n	8004f12 <HAL_DMA_IRQHandler+0x1da>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0208 	bic.w	r2, r2, #8
 8004f20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f26:	223f      	movs	r2, #63	; 0x3f
 8004f28:	409a      	lsls	r2, r3
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d07e      	beq.n	8005044 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	4798      	blx	r3
        }
        return;
 8004f4e:	e079      	b.n	8005044 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d01d      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10d      	bne.n	8004f88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d031      	beq.n	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	4798      	blx	r3
 8004f7c:	e02c      	b.n	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
 8004f7e:	bf00      	nop
 8004f80:	20000008 	.word	0x20000008
 8004f84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d023      	beq.n	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
 8004f98:	e01e      	b.n	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10f      	bne.n	8004fc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0210 	bic.w	r2, r2, #16
 8004fb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d003      	beq.n	8004fd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d032      	beq.n	8005046 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d022      	beq.n	8005032 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2205      	movs	r2, #5
 8004ff0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0201 	bic.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	3301      	adds	r3, #1
 8005008:	60bb      	str	r3, [r7, #8]
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	429a      	cmp	r2, r3
 800500e:	d307      	bcc.n	8005020 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1f2      	bne.n	8005004 <HAL_DMA_IRQHandler+0x2cc>
 800501e:	e000      	b.n	8005022 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005020:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	4798      	blx	r3
 8005042:	e000      	b.n	8005046 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005044:	bf00      	nop
    }
  }
}
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	b2db      	uxtb	r3, r3
 800505a:	3b10      	subs	r3, #16
 800505c:	4a14      	ldr	r2, [pc, #80]	; (80050b0 <DMA_CalcBaseAndBitshift+0x64>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	091b      	lsrs	r3, r3, #4
 8005064:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005066:	4a13      	ldr	r2, [pc, #76]	; (80050b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4413      	add	r3, r2
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	461a      	mov	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b03      	cmp	r3, #3
 8005078:	d909      	bls.n	800508e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	1d1a      	adds	r2, r3, #4
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	659a      	str	r2, [r3, #88]	; 0x58
 800508c:	e007      	b.n	800509e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005096:	f023 0303 	bic.w	r3, r3, #3
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	aaaaaaab 	.word	0xaaaaaaab
 80050b4:	08033150 	.word	0x08033150

080050b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d11f      	bne.n	8005112 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	d856      	bhi.n	8005186 <DMA_CheckFifoParam+0xce>
 80050d8:	a201      	add	r2, pc, #4	; (adr r2, 80050e0 <DMA_CheckFifoParam+0x28>)
 80050da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050de:	bf00      	nop
 80050e0:	080050f1 	.word	0x080050f1
 80050e4:	08005103 	.word	0x08005103
 80050e8:	080050f1 	.word	0x080050f1
 80050ec:	08005187 	.word	0x08005187
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d046      	beq.n	800518a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005100:	e043      	b.n	800518a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005106:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800510a:	d140      	bne.n	800518e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005110:	e03d      	b.n	800518e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800511a:	d121      	bne.n	8005160 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d837      	bhi.n	8005192 <DMA_CheckFifoParam+0xda>
 8005122:	a201      	add	r2, pc, #4	; (adr r2, 8005128 <DMA_CheckFifoParam+0x70>)
 8005124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005128:	08005139 	.word	0x08005139
 800512c:	0800513f 	.word	0x0800513f
 8005130:	08005139 	.word	0x08005139
 8005134:	08005151 	.word	0x08005151
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
      break;
 800513c:	e030      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005142:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d025      	beq.n	8005196 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800514e:	e022      	b.n	8005196 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005154:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005158:	d11f      	bne.n	800519a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800515e:	e01c      	b.n	800519a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d903      	bls.n	800516e <DMA_CheckFifoParam+0xb6>
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	2b03      	cmp	r3, #3
 800516a:	d003      	beq.n	8005174 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800516c:	e018      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	73fb      	strb	r3, [r7, #15]
      break;
 8005172:	e015      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005178:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00e      	beq.n	800519e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	73fb      	strb	r3, [r7, #15]
      break;
 8005184:	e00b      	b.n	800519e <DMA_CheckFifoParam+0xe6>
      break;
 8005186:	bf00      	nop
 8005188:	e00a      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;
 800518a:	bf00      	nop
 800518c:	e008      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;
 800518e:	bf00      	nop
 8005190:	e006      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005192:	bf00      	nop
 8005194:	e004      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005196:	bf00      	nop
 8005198:	e002      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800519a:	bf00      	nop
 800519c:	e000      	b.n	80051a0 <DMA_CheckFifoParam+0xe8>
      break;
 800519e:	bf00      	nop
    }
  } 
  
  return status; 
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3714      	adds	r7, #20
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop

080051b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b089      	sub	sp, #36	; 0x24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051be:	2300      	movs	r3, #0
 80051c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051c2:	2300      	movs	r3, #0
 80051c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
 80051ca:	e16b      	b.n	80054a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051cc:	2201      	movs	r2, #1
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4013      	ands	r3, r2
 80051de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	f040 815a 	bne.w	800549e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d005      	beq.n	8005202 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d130      	bne.n	8005264 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	005b      	lsls	r3, r3, #1
 800520c:	2203      	movs	r2, #3
 800520e:	fa02 f303 	lsl.w	r3, r2, r3
 8005212:	43db      	mvns	r3, r3
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	4013      	ands	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	4313      	orrs	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005238:	2201      	movs	r2, #1
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	43db      	mvns	r3, r3
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	4013      	ands	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	091b      	lsrs	r3, r3, #4
 800524e:	f003 0201 	and.w	r2, r3, #1
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	fa02 f303 	lsl.w	r3, r2, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4313      	orrs	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f003 0303 	and.w	r3, r3, #3
 800526c:	2b03      	cmp	r3, #3
 800526e:	d017      	beq.n	80052a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	2203      	movs	r2, #3
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	43db      	mvns	r3, r3
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	4013      	ands	r3, r2
 8005286:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	4313      	orrs	r3, r2
 8005298:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f003 0303 	and.w	r3, r3, #3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d123      	bne.n	80052f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	08da      	lsrs	r2, r3, #3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	3208      	adds	r2, #8
 80052b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	220f      	movs	r2, #15
 80052c4:	fa02 f303 	lsl.w	r3, r2, r3
 80052c8:	43db      	mvns	r3, r3
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4013      	ands	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	fa02 f303 	lsl.w	r3, r2, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	08da      	lsrs	r2, r3, #3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	3208      	adds	r2, #8
 80052ee:	69b9      	ldr	r1, [r7, #24]
 80052f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	2203      	movs	r2, #3
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	43db      	mvns	r3, r3
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	4013      	ands	r3, r2
 800530a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f003 0203 	and.w	r2, r3, #3
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	4313      	orrs	r3, r2
 8005320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 80b4 	beq.w	800549e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	4b60      	ldr	r3, [pc, #384]	; (80054bc <HAL_GPIO_Init+0x30c>)
 800533c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800533e:	4a5f      	ldr	r2, [pc, #380]	; (80054bc <HAL_GPIO_Init+0x30c>)
 8005340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005344:	6453      	str	r3, [r2, #68]	; 0x44
 8005346:	4b5d      	ldr	r3, [pc, #372]	; (80054bc <HAL_GPIO_Init+0x30c>)
 8005348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800534a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005352:	4a5b      	ldr	r2, [pc, #364]	; (80054c0 <HAL_GPIO_Init+0x310>)
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	089b      	lsrs	r3, r3, #2
 8005358:	3302      	adds	r3, #2
 800535a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800535e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f003 0303 	and.w	r3, r3, #3
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	220f      	movs	r2, #15
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	43db      	mvns	r3, r3
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	4013      	ands	r3, r2
 8005374:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a52      	ldr	r2, [pc, #328]	; (80054c4 <HAL_GPIO_Init+0x314>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d02b      	beq.n	80053d6 <HAL_GPIO_Init+0x226>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a51      	ldr	r2, [pc, #324]	; (80054c8 <HAL_GPIO_Init+0x318>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d025      	beq.n	80053d2 <HAL_GPIO_Init+0x222>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a50      	ldr	r2, [pc, #320]	; (80054cc <HAL_GPIO_Init+0x31c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d01f      	beq.n	80053ce <HAL_GPIO_Init+0x21e>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a4f      	ldr	r2, [pc, #316]	; (80054d0 <HAL_GPIO_Init+0x320>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d019      	beq.n	80053ca <HAL_GPIO_Init+0x21a>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a4e      	ldr	r2, [pc, #312]	; (80054d4 <HAL_GPIO_Init+0x324>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d013      	beq.n	80053c6 <HAL_GPIO_Init+0x216>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a4d      	ldr	r2, [pc, #308]	; (80054d8 <HAL_GPIO_Init+0x328>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d00d      	beq.n	80053c2 <HAL_GPIO_Init+0x212>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a4c      	ldr	r2, [pc, #304]	; (80054dc <HAL_GPIO_Init+0x32c>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d007      	beq.n	80053be <HAL_GPIO_Init+0x20e>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a4b      	ldr	r2, [pc, #300]	; (80054e0 <HAL_GPIO_Init+0x330>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d101      	bne.n	80053ba <HAL_GPIO_Init+0x20a>
 80053b6:	2307      	movs	r3, #7
 80053b8:	e00e      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053ba:	2308      	movs	r3, #8
 80053bc:	e00c      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053be:	2306      	movs	r3, #6
 80053c0:	e00a      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053c2:	2305      	movs	r3, #5
 80053c4:	e008      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053c6:	2304      	movs	r3, #4
 80053c8:	e006      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053ca:	2303      	movs	r3, #3
 80053cc:	e004      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053ce:	2302      	movs	r3, #2
 80053d0:	e002      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_GPIO_Init+0x228>
 80053d6:	2300      	movs	r3, #0
 80053d8:	69fa      	ldr	r2, [r7, #28]
 80053da:	f002 0203 	and.w	r2, r2, #3
 80053de:	0092      	lsls	r2, r2, #2
 80053e0:	4093      	lsls	r3, r2
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053e8:	4935      	ldr	r1, [pc, #212]	; (80054c0 <HAL_GPIO_Init+0x310>)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	089b      	lsrs	r3, r3, #2
 80053ee:	3302      	adds	r3, #2
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053f6:	4b3b      	ldr	r3, [pc, #236]	; (80054e4 <HAL_GPIO_Init+0x334>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	43db      	mvns	r3, r3
 8005400:	69ba      	ldr	r2, [r7, #24]
 8005402:	4013      	ands	r3, r2
 8005404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	4313      	orrs	r3, r2
 8005418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800541a:	4a32      	ldr	r2, [pc, #200]	; (80054e4 <HAL_GPIO_Init+0x334>)
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005420:	4b30      	ldr	r3, [pc, #192]	; (80054e4 <HAL_GPIO_Init+0x334>)
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	43db      	mvns	r3, r3
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	4013      	ands	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d003      	beq.n	8005444 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005444:	4a27      	ldr	r2, [pc, #156]	; (80054e4 <HAL_GPIO_Init+0x334>)
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800544a:	4b26      	ldr	r3, [pc, #152]	; (80054e4 <HAL_GPIO_Init+0x334>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	43db      	mvns	r3, r3
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	4013      	ands	r3, r2
 8005458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800546e:	4a1d      	ldr	r2, [pc, #116]	; (80054e4 <HAL_GPIO_Init+0x334>)
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005474:	4b1b      	ldr	r3, [pc, #108]	; (80054e4 <HAL_GPIO_Init+0x334>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	43db      	mvns	r3, r3
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	4013      	ands	r3, r2
 8005482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005498:	4a12      	ldr	r2, [pc, #72]	; (80054e4 <HAL_GPIO_Init+0x334>)
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	3301      	adds	r3, #1
 80054a2:	61fb      	str	r3, [r7, #28]
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	2b0f      	cmp	r3, #15
 80054a8:	f67f ae90 	bls.w	80051cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	3724      	adds	r7, #36	; 0x24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	40023800 	.word	0x40023800
 80054c0:	40013800 	.word	0x40013800
 80054c4:	40020000 	.word	0x40020000
 80054c8:	40020400 	.word	0x40020400
 80054cc:	40020800 	.word	0x40020800
 80054d0:	40020c00 	.word	0x40020c00
 80054d4:	40021000 	.word	0x40021000
 80054d8:	40021400 	.word	0x40021400
 80054dc:	40021800 	.word	0x40021800
 80054e0:	40021c00 	.word	0x40021c00
 80054e4:	40013c00 	.word	0x40013c00

080054e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	460b      	mov	r3, r1
 80054f2:	807b      	strh	r3, [r7, #2]
 80054f4:	4613      	mov	r3, r2
 80054f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80054f8:	787b      	ldrb	r3, [r7, #1]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054fe:	887a      	ldrh	r2, [r7, #2]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005504:	e003      	b.n	800550e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005506:	887b      	ldrh	r3, [r7, #2]
 8005508:	041a      	lsls	r2, r3, #16
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	619a      	str	r2, [r3, #24]
}
 800550e:	bf00      	nop
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e12b      	b.n	8005786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7fd fbba 	bl	8002cbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2224      	movs	r2, #36	; 0x24
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0201 	bic.w	r2, r2, #1
 800555e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800556e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800557e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005580:	f000 ff28 	bl	80063d4 <HAL_RCC_GetPCLK1Freq>
 8005584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	4a81      	ldr	r2, [pc, #516]	; (8005790 <HAL_I2C_Init+0x274>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d807      	bhi.n	80055a0 <HAL_I2C_Init+0x84>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4a80      	ldr	r2, [pc, #512]	; (8005794 <HAL_I2C_Init+0x278>)
 8005594:	4293      	cmp	r3, r2
 8005596:	bf94      	ite	ls
 8005598:	2301      	movls	r3, #1
 800559a:	2300      	movhi	r3, #0
 800559c:	b2db      	uxtb	r3, r3
 800559e:	e006      	b.n	80055ae <HAL_I2C_Init+0x92>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	4a7d      	ldr	r2, [pc, #500]	; (8005798 <HAL_I2C_Init+0x27c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	bf94      	ite	ls
 80055a8:	2301      	movls	r3, #1
 80055aa:	2300      	movhi	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e0e7      	b.n	8005786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4a78      	ldr	r2, [pc, #480]	; (800579c <HAL_I2C_Init+0x280>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	0c9b      	lsrs	r3, r3, #18
 80055c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4a6a      	ldr	r2, [pc, #424]	; (8005790 <HAL_I2C_Init+0x274>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d802      	bhi.n	80055f0 <HAL_I2C_Init+0xd4>
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	3301      	adds	r3, #1
 80055ee:	e009      	b.n	8005604 <HAL_I2C_Init+0xe8>
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055f6:	fb02 f303 	mul.w	r3, r2, r3
 80055fa:	4a69      	ldr	r2, [pc, #420]	; (80057a0 <HAL_I2C_Init+0x284>)
 80055fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005600:	099b      	lsrs	r3, r3, #6
 8005602:	3301      	adds	r3, #1
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	430b      	orrs	r3, r1
 800560a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	495c      	ldr	r1, [pc, #368]	; (8005790 <HAL_I2C_Init+0x274>)
 8005620:	428b      	cmp	r3, r1
 8005622:	d819      	bhi.n	8005658 <HAL_I2C_Init+0x13c>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1e59      	subs	r1, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	005b      	lsls	r3, r3, #1
 800562e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005632:	1c59      	adds	r1, r3, #1
 8005634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005638:	400b      	ands	r3, r1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_I2C_Init+0x138>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1e59      	subs	r1, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	fbb1 f3f3 	udiv	r3, r1, r3
 800564c:	3301      	adds	r3, #1
 800564e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005652:	e051      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 8005654:	2304      	movs	r3, #4
 8005656:	e04f      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d111      	bne.n	8005684 <HAL_I2C_Init+0x168>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	1e58      	subs	r0, r3, #1
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6859      	ldr	r1, [r3, #4]
 8005668:	460b      	mov	r3, r1
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	440b      	add	r3, r1
 800566e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005672:	3301      	adds	r3, #1
 8005674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005678:	2b00      	cmp	r3, #0
 800567a:	bf0c      	ite	eq
 800567c:	2301      	moveq	r3, #1
 800567e:	2300      	movne	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e012      	b.n	80056aa <HAL_I2C_Init+0x18e>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	1e58      	subs	r0, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6859      	ldr	r1, [r3, #4]
 800568c:	460b      	mov	r3, r1
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	440b      	add	r3, r1
 8005692:	0099      	lsls	r1, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	fbb0 f3f3 	udiv	r3, r0, r3
 800569a:	3301      	adds	r3, #1
 800569c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bf0c      	ite	eq
 80056a4:	2301      	moveq	r3, #1
 80056a6:	2300      	movne	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <HAL_I2C_Init+0x196>
 80056ae:	2301      	movs	r3, #1
 80056b0:	e022      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10e      	bne.n	80056d8 <HAL_I2C_Init+0x1bc>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	1e58      	subs	r0, r3, #1
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6859      	ldr	r1, [r3, #4]
 80056c2:	460b      	mov	r3, r1
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	440b      	add	r3, r1
 80056c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80056cc:	3301      	adds	r3, #1
 80056ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056d6:	e00f      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	1e58      	subs	r0, r3, #1
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6859      	ldr	r1, [r3, #4]
 80056e0:	460b      	mov	r3, r1
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	0099      	lsls	r1, r3, #2
 80056e8:	440b      	add	r3, r1
 80056ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80056ee:	3301      	adds	r3, #1
 80056f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	6809      	ldr	r1, [r1, #0]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	69da      	ldr	r2, [r3, #28]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6911      	ldr	r1, [r2, #16]
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	68d2      	ldr	r2, [r2, #12]
 8005732:	4311      	orrs	r1, r2
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	430b      	orrs	r3, r1
 800573a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0201 	orr.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	000186a0 	.word	0x000186a0
 8005794:	001e847f 	.word	0x001e847f
 8005798:	003d08ff 	.word	0x003d08ff
 800579c:	431bde83 	.word	0x431bde83
 80057a0:	10624dd3 	.word	0x10624dd3

080057a4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b08a      	sub	sp, #40	; 0x28
 80057a8:	af02      	add	r7, sp, #8
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	603b      	str	r3, [r7, #0]
 80057b0:	460b      	mov	r3, r1
 80057b2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80057b4:	f7fe fe6e 	bl	8004494 <HAL_GetTick>
 80057b8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b20      	cmp	r3, #32
 80057c8:	f040 8111 	bne.w	80059ee <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	2319      	movs	r3, #25
 80057d2:	2201      	movs	r2, #1
 80057d4:	4988      	ldr	r1, [pc, #544]	; (80059f8 <HAL_I2C_IsDeviceReady+0x254>)
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 f912 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80057e2:	2302      	movs	r3, #2
 80057e4:	e104      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_I2C_IsDeviceReady+0x50>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e0fd      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b01      	cmp	r3, #1
 8005808:	d007      	beq.n	800581a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005828:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2224      	movs	r2, #36	; 0x24
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4a70      	ldr	r2, [pc, #448]	; (80059fc <HAL_I2C_IsDeviceReady+0x258>)
 800583c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800584c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2200      	movs	r2, #0
 8005856:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f8d0 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00d      	beq.n	8005882 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005874:	d103      	bne.n	800587e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800587c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e0b6      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005882:	897b      	ldrh	r3, [r7, #10]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005890:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005892:	f7fe fdff 	bl	8004494 <HAL_GetTick>
 8005896:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	bf0c      	ite	eq
 80058a6:	2301      	moveq	r3, #1
 80058a8:	2300      	movne	r3, #0
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058bc:	bf0c      	ite	eq
 80058be:	2301      	moveq	r3, #1
 80058c0:	2300      	movne	r3, #0
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058c6:	e025      	b.n	8005914 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058c8:	f7fe fde4 	bl	8004494 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d302      	bcc.n	80058de <HAL_I2C_IsDeviceReady+0x13a>
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d103      	bne.n	80058e6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	22a0      	movs	r2, #160	; 0xa0
 80058e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800590a:	bf0c      	ite	eq
 800590c:	2301      	moveq	r3, #1
 800590e:	2300      	movne	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2ba0      	cmp	r3, #160	; 0xa0
 800591e:	d005      	beq.n	800592c <HAL_I2C_IsDeviceReady+0x188>
 8005920:	7dfb      	ldrb	r3, [r7, #23]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d102      	bne.n	800592c <HAL_I2C_IsDeviceReady+0x188>
 8005926:	7dbb      	ldrb	r3, [r7, #22]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0cd      	beq.n	80058c8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2220      	movs	r2, #32
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b02      	cmp	r3, #2
 8005940:	d129      	bne.n	8005996 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005950:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005952:	2300      	movs	r3, #0
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	613b      	str	r3, [r7, #16]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	2319      	movs	r3, #25
 800596e:	2201      	movs	r2, #1
 8005970:	4921      	ldr	r1, [pc, #132]	; (80059f8 <HAL_I2C_IsDeviceReady+0x254>)
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 f844 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e036      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	e02c      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059ae:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	2319      	movs	r3, #25
 80059b6:	2201      	movs	r2, #1
 80059b8:	490f      	ldr	r1, [pc, #60]	; (80059f8 <HAL_I2C_IsDeviceReady+0x254>)
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f000 f820 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e012      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	3301      	adds	r3, #1
 80059ce:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	f4ff af32 	bcc.w	800583e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e000      	b.n	80059f0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3720      	adds	r7, #32
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	00100002 	.word	0x00100002
 80059fc:	ffff0000 	.word	0xffff0000

08005a00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	603b      	str	r3, [r7, #0]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a10:	e048      	b.n	8005aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d044      	beq.n	8005aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1a:	f7fe fd3b 	bl	8004494 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d302      	bcc.n	8005a30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d139      	bne.n	8005aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	0c1b      	lsrs	r3, r3, #16
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d10d      	bne.n	8005a56 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	43da      	mvns	r2, r3
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	4013      	ands	r3, r2
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	bf0c      	ite	eq
 8005a4c:	2301      	moveq	r3, #1
 8005a4e:	2300      	movne	r3, #0
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	461a      	mov	r2, r3
 8005a54:	e00c      	b.n	8005a70 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	43da      	mvns	r2, r3
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	4013      	ands	r3, r2
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	bf0c      	ite	eq
 8005a68:	2301      	moveq	r3, #1
 8005a6a:	2300      	movne	r3, #0
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	461a      	mov	r2, r3
 8005a70:	79fb      	ldrb	r3, [r7, #7]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d116      	bne.n	8005aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2220      	movs	r2, #32
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e023      	b.n	8005aec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	0c1b      	lsrs	r3, r3, #16
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d10d      	bne.n	8005aca <I2C_WaitOnFlagUntilTimeout+0xca>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	43da      	mvns	r2, r3
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	bf0c      	ite	eq
 8005ac0:	2301      	moveq	r3, #1
 8005ac2:	2300      	movne	r3, #0
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	e00c      	b.n	8005ae4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	43da      	mvns	r2, r3
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	bf0c      	ite	eq
 8005adc:	2301      	moveq	r3, #1
 8005ade:	2300      	movne	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	79fb      	ldrb	r3, [r7, #7]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d093      	beq.n	8005a12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e267      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d075      	beq.n	8005bfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b12:	4b88      	ldr	r3, [pc, #544]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 030c 	and.w	r3, r3, #12
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d00c      	beq.n	8005b38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b1e:	4b85      	ldr	r3, [pc, #532]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b26:	2b08      	cmp	r3, #8
 8005b28:	d112      	bne.n	8005b50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b2a:	4b82      	ldr	r3, [pc, #520]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b36:	d10b      	bne.n	8005b50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b38:	4b7e      	ldr	r3, [pc, #504]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d05b      	beq.n	8005bfc <HAL_RCC_OscConfig+0x108>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d157      	bne.n	8005bfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e242      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b58:	d106      	bne.n	8005b68 <HAL_RCC_OscConfig+0x74>
 8005b5a:	4b76      	ldr	r3, [pc, #472]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a75      	ldr	r2, [pc, #468]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b64:	6013      	str	r3, [r2, #0]
 8005b66:	e01d      	b.n	8005ba4 <HAL_RCC_OscConfig+0xb0>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b70:	d10c      	bne.n	8005b8c <HAL_RCC_OscConfig+0x98>
 8005b72:	4b70      	ldr	r3, [pc, #448]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a6f      	ldr	r2, [pc, #444]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b7c:	6013      	str	r3, [r2, #0]
 8005b7e:	4b6d      	ldr	r3, [pc, #436]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a6c      	ldr	r2, [pc, #432]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	e00b      	b.n	8005ba4 <HAL_RCC_OscConfig+0xb0>
 8005b8c:	4b69      	ldr	r3, [pc, #420]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a68      	ldr	r2, [pc, #416]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b96:	6013      	str	r3, [r2, #0]
 8005b98:	4b66      	ldr	r3, [pc, #408]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a65      	ldr	r2, [pc, #404]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d013      	beq.n	8005bd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bac:	f7fe fc72 	bl	8004494 <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bb4:	f7fe fc6e 	bl	8004494 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b64      	cmp	r3, #100	; 0x64
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e207      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc6:	4b5b      	ldr	r3, [pc, #364]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d0f0      	beq.n	8005bb4 <HAL_RCC_OscConfig+0xc0>
 8005bd2:	e014      	b.n	8005bfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd4:	f7fe fc5e 	bl	8004494 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bdc:	f7fe fc5a 	bl	8004494 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b64      	cmp	r3, #100	; 0x64
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e1f3      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bee:	4b51      	ldr	r3, [pc, #324]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1f0      	bne.n	8005bdc <HAL_RCC_OscConfig+0xe8>
 8005bfa:	e000      	b.n	8005bfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d063      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c0a:	4b4a      	ldr	r3, [pc, #296]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 030c 	and.w	r3, r3, #12
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00b      	beq.n	8005c2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c16:	4b47      	ldr	r3, [pc, #284]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d11c      	bne.n	8005c5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c22:	4b44      	ldr	r3, [pc, #272]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d116      	bne.n	8005c5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c2e:	4b41      	ldr	r3, [pc, #260]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d005      	beq.n	8005c46 <HAL_RCC_OscConfig+0x152>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d001      	beq.n	8005c46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e1c7      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c46:	4b3b      	ldr	r3, [pc, #236]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	4937      	ldr	r1, [pc, #220]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c5a:	e03a      	b.n	8005cd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d020      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c64:	4b34      	ldr	r3, [pc, #208]	; (8005d38 <HAL_RCC_OscConfig+0x244>)
 8005c66:	2201      	movs	r2, #1
 8005c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c6a:	f7fe fc13 	bl	8004494 <HAL_GetTick>
 8005c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c70:	e008      	b.n	8005c84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c72:	f7fe fc0f 	bl	8004494 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d901      	bls.n	8005c84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e1a8      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c84:	4b2b      	ldr	r3, [pc, #172]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d0f0      	beq.n	8005c72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c90:	4b28      	ldr	r3, [pc, #160]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	00db      	lsls	r3, r3, #3
 8005c9e:	4925      	ldr	r1, [pc, #148]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	600b      	str	r3, [r1, #0]
 8005ca4:	e015      	b.n	8005cd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ca6:	4b24      	ldr	r3, [pc, #144]	; (8005d38 <HAL_RCC_OscConfig+0x244>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cac:	f7fe fbf2 	bl	8004494 <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cb4:	f7fe fbee 	bl	8004494 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e187      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cc6:	4b1b      	ldr	r3, [pc, #108]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1f0      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0308 	and.w	r3, r3, #8
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d036      	beq.n	8005d4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d016      	beq.n	8005d14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ce6:	4b15      	ldr	r3, [pc, #84]	; (8005d3c <HAL_RCC_OscConfig+0x248>)
 8005ce8:	2201      	movs	r2, #1
 8005cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cec:	f7fe fbd2 	bl	8004494 <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cf4:	f7fe fbce 	bl	8004494 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e167      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d06:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <HAL_RCC_OscConfig+0x240>)
 8005d08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f0      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x200>
 8005d12:	e01b      	b.n	8005d4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d14:	4b09      	ldr	r3, [pc, #36]	; (8005d3c <HAL_RCC_OscConfig+0x248>)
 8005d16:	2200      	movs	r2, #0
 8005d18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d1a:	f7fe fbbb 	bl	8004494 <HAL_GetTick>
 8005d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d20:	e00e      	b.n	8005d40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d22:	f7fe fbb7 	bl	8004494 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d907      	bls.n	8005d40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e150      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
 8005d34:	40023800 	.word	0x40023800
 8005d38:	42470000 	.word	0x42470000
 8005d3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d40:	4b88      	ldr	r3, [pc, #544]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005d42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1ea      	bne.n	8005d22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f000 8097 	beq.w	8005e88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d5e:	4b81      	ldr	r3, [pc, #516]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10f      	bne.n	8005d8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	4b7d      	ldr	r3, [pc, #500]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	4a7c      	ldr	r2, [pc, #496]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d78:	6413      	str	r3, [r2, #64]	; 0x40
 8005d7a:	4b7a      	ldr	r3, [pc, #488]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d82:	60bb      	str	r3, [r7, #8]
 8005d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d86:	2301      	movs	r3, #1
 8005d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d8a:	4b77      	ldr	r3, [pc, #476]	; (8005f68 <HAL_RCC_OscConfig+0x474>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d118      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d96:	4b74      	ldr	r3, [pc, #464]	; (8005f68 <HAL_RCC_OscConfig+0x474>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a73      	ldr	r2, [pc, #460]	; (8005f68 <HAL_RCC_OscConfig+0x474>)
 8005d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005da2:	f7fe fb77 	bl	8004494 <HAL_GetTick>
 8005da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005daa:	f7fe fb73 	bl	8004494 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e10c      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dbc:	4b6a      	ldr	r3, [pc, #424]	; (8005f68 <HAL_RCC_OscConfig+0x474>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d106      	bne.n	8005dde <HAL_RCC_OscConfig+0x2ea>
 8005dd0:	4b64      	ldr	r3, [pc, #400]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd4:	4a63      	ldr	r2, [pc, #396]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	6713      	str	r3, [r2, #112]	; 0x70
 8005ddc:	e01c      	b.n	8005e18 <HAL_RCC_OscConfig+0x324>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	2b05      	cmp	r3, #5
 8005de4:	d10c      	bne.n	8005e00 <HAL_RCC_OscConfig+0x30c>
 8005de6:	4b5f      	ldr	r3, [pc, #380]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dea:	4a5e      	ldr	r2, [pc, #376]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005dec:	f043 0304 	orr.w	r3, r3, #4
 8005df0:	6713      	str	r3, [r2, #112]	; 0x70
 8005df2:	4b5c      	ldr	r3, [pc, #368]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df6:	4a5b      	ldr	r2, [pc, #364]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005df8:	f043 0301 	orr.w	r3, r3, #1
 8005dfc:	6713      	str	r3, [r2, #112]	; 0x70
 8005dfe:	e00b      	b.n	8005e18 <HAL_RCC_OscConfig+0x324>
 8005e00:	4b58      	ldr	r3, [pc, #352]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e04:	4a57      	ldr	r2, [pc, #348]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e06:	f023 0301 	bic.w	r3, r3, #1
 8005e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8005e0c:	4b55      	ldr	r3, [pc, #340]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e10:	4a54      	ldr	r2, [pc, #336]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e12:	f023 0304 	bic.w	r3, r3, #4
 8005e16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d015      	beq.n	8005e4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e20:	f7fe fb38 	bl	8004494 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e26:	e00a      	b.n	8005e3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e28:	f7fe fb34 	bl	8004494 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e0cb      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e3e:	4b49      	ldr	r3, [pc, #292]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0ee      	beq.n	8005e28 <HAL_RCC_OscConfig+0x334>
 8005e4a:	e014      	b.n	8005e76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e4c:	f7fe fb22 	bl	8004494 <HAL_GetTick>
 8005e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e52:	e00a      	b.n	8005e6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e54:	f7fe fb1e 	bl	8004494 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e0b5      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e6a:	4b3e      	ldr	r3, [pc, #248]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6e:	f003 0302 	and.w	r3, r3, #2
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1ee      	bne.n	8005e54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d105      	bne.n	8005e88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e7c:	4b39      	ldr	r3, [pc, #228]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e80:	4a38      	ldr	r2, [pc, #224]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f000 80a1 	beq.w	8005fd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e92:	4b34      	ldr	r3, [pc, #208]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 030c 	and.w	r3, r3, #12
 8005e9a:	2b08      	cmp	r3, #8
 8005e9c:	d05c      	beq.n	8005f58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d141      	bne.n	8005f2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b31      	ldr	r3, [pc, #196]	; (8005f6c <HAL_RCC_OscConfig+0x478>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eac:	f7fe faf2 	bl	8004494 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7fe faee 	bl	8004494 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e087      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec6:	4b27      	ldr	r3, [pc, #156]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	69da      	ldr	r2, [r3, #28]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	019b      	lsls	r3, r3, #6
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee8:	085b      	lsrs	r3, r3, #1
 8005eea:	3b01      	subs	r3, #1
 8005eec:	041b      	lsls	r3, r3, #16
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef4:	061b      	lsls	r3, r3, #24
 8005ef6:	491b      	ldr	r1, [pc, #108]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005efc:	4b1b      	ldr	r3, [pc, #108]	; (8005f6c <HAL_RCC_OscConfig+0x478>)
 8005efe:	2201      	movs	r2, #1
 8005f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f02:	f7fe fac7 	bl	8004494 <HAL_GetTick>
 8005f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f08:	e008      	b.n	8005f1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f0a:	f7fe fac3 	bl	8004494 <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d901      	bls.n	8005f1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e05c      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f1c:	4b11      	ldr	r3, [pc, #68]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d0f0      	beq.n	8005f0a <HAL_RCC_OscConfig+0x416>
 8005f28:	e054      	b.n	8005fd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f2a:	4b10      	ldr	r3, [pc, #64]	; (8005f6c <HAL_RCC_OscConfig+0x478>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f30:	f7fe fab0 	bl	8004494 <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f38:	f7fe faac 	bl	8004494 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e045      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f4a:	4b06      	ldr	r3, [pc, #24]	; (8005f64 <HAL_RCC_OscConfig+0x470>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1f0      	bne.n	8005f38 <HAL_RCC_OscConfig+0x444>
 8005f56:	e03d      	b.n	8005fd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d107      	bne.n	8005f70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e038      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
 8005f64:	40023800 	.word	0x40023800
 8005f68:	40007000 	.word	0x40007000
 8005f6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f70:	4b1b      	ldr	r3, [pc, #108]	; (8005fe0 <HAL_RCC_OscConfig+0x4ec>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d028      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d121      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d11a      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005fa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d111      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb6:	085b      	lsrs	r3, r3, #1
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d107      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d001      	beq.n	8005fd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e000      	b.n	8005fd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3718      	adds	r7, #24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	40023800 	.word	0x40023800

08005fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d101      	bne.n	8005ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e0cc      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ff8:	4b68      	ldr	r3, [pc, #416]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0307 	and.w	r3, r3, #7
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	429a      	cmp	r2, r3
 8006004:	d90c      	bls.n	8006020 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006006:	4b65      	ldr	r3, [pc, #404]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	b2d2      	uxtb	r2, r2
 800600c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800600e:	4b63      	ldr	r3, [pc, #396]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0307 	and.w	r3, r3, #7
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	429a      	cmp	r2, r3
 800601a:	d001      	beq.n	8006020 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e0b8      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0302 	and.w	r3, r3, #2
 8006028:	2b00      	cmp	r3, #0
 800602a:	d020      	beq.n	800606e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006038:	4b59      	ldr	r3, [pc, #356]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	4a58      	ldr	r2, [pc, #352]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 800603e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006042:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0308 	and.w	r3, r3, #8
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006050:	4b53      	ldr	r3, [pc, #332]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	4a52      	ldr	r2, [pc, #328]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006056:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800605a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800605c:	4b50      	ldr	r3, [pc, #320]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	494d      	ldr	r1, [pc, #308]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 800606a:	4313      	orrs	r3, r2
 800606c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d044      	beq.n	8006104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d107      	bne.n	8006092 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006082:	4b47      	ldr	r3, [pc, #284]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d119      	bne.n	80060c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e07f      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	2b02      	cmp	r3, #2
 8006098:	d003      	beq.n	80060a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d107      	bne.n	80060b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060a2:	4b3f      	ldr	r3, [pc, #252]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d109      	bne.n	80060c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e06f      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060b2:	4b3b      	ldr	r3, [pc, #236]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e067      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060c2:	4b37      	ldr	r3, [pc, #220]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f023 0203 	bic.w	r2, r3, #3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	4934      	ldr	r1, [pc, #208]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060d4:	f7fe f9de 	bl	8004494 <HAL_GetTick>
 80060d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060da:	e00a      	b.n	80060f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060dc:	f7fe f9da 	bl	8004494 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e04f      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060f2:	4b2b      	ldr	r3, [pc, #172]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f003 020c 	and.w	r2, r3, #12
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	429a      	cmp	r2, r3
 8006102:	d1eb      	bne.n	80060dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006104:	4b25      	ldr	r3, [pc, #148]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	429a      	cmp	r2, r3
 8006110:	d20c      	bcs.n	800612c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006112:	4b22      	ldr	r3, [pc, #136]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	b2d2      	uxtb	r2, r2
 8006118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800611a:	4b20      	ldr	r3, [pc, #128]	; (800619c <HAL_RCC_ClockConfig+0x1b8>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0307 	and.w	r3, r3, #7
 8006122:	683a      	ldr	r2, [r7, #0]
 8006124:	429a      	cmp	r2, r3
 8006126:	d001      	beq.n	800612c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e032      	b.n	8006192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b00      	cmp	r3, #0
 8006136:	d008      	beq.n	800614a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006138:	4b19      	ldr	r3, [pc, #100]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	4916      	ldr	r1, [pc, #88]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006146:	4313      	orrs	r3, r2
 8006148:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0308 	and.w	r3, r3, #8
 8006152:	2b00      	cmp	r3, #0
 8006154:	d009      	beq.n	800616a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006156:	4b12      	ldr	r3, [pc, #72]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	00db      	lsls	r3, r3, #3
 8006164:	490e      	ldr	r1, [pc, #56]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006166:	4313      	orrs	r3, r2
 8006168:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800616a:	f000 f821 	bl	80061b0 <HAL_RCC_GetSysClockFreq>
 800616e:	4602      	mov	r2, r0
 8006170:	4b0b      	ldr	r3, [pc, #44]	; (80061a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	f003 030f 	and.w	r3, r3, #15
 800617a:	490a      	ldr	r1, [pc, #40]	; (80061a4 <HAL_RCC_ClockConfig+0x1c0>)
 800617c:	5ccb      	ldrb	r3, [r1, r3]
 800617e:	fa22 f303 	lsr.w	r3, r2, r3
 8006182:	4a09      	ldr	r2, [pc, #36]	; (80061a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006186:	4b09      	ldr	r3, [pc, #36]	; (80061ac <HAL_RCC_ClockConfig+0x1c8>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4618      	mov	r0, r3
 800618c:	f7fe f93e 	bl	800440c <HAL_InitTick>

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	40023c00 	.word	0x40023c00
 80061a0:	40023800 	.word	0x40023800
 80061a4:	08033138 	.word	0x08033138
 80061a8:	20000008 	.word	0x20000008
 80061ac:	2000000c 	.word	0x2000000c

080061b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061b4:	b094      	sub	sp, #80	; 0x50
 80061b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80061bc:	2300      	movs	r3, #0
 80061be:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061c8:	4b79      	ldr	r3, [pc, #484]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f003 030c 	and.w	r3, r3, #12
 80061d0:	2b08      	cmp	r3, #8
 80061d2:	d00d      	beq.n	80061f0 <HAL_RCC_GetSysClockFreq+0x40>
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	f200 80e1 	bhi.w	800639c <HAL_RCC_GetSysClockFreq+0x1ec>
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d002      	beq.n	80061e4 <HAL_RCC_GetSysClockFreq+0x34>
 80061de:	2b04      	cmp	r3, #4
 80061e0:	d003      	beq.n	80061ea <HAL_RCC_GetSysClockFreq+0x3a>
 80061e2:	e0db      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061e4:	4b73      	ldr	r3, [pc, #460]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80061e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80061e8:	e0db      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061ea:	4b73      	ldr	r3, [pc, #460]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80061ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80061ee:	e0d8      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061f0:	4b6f      	ldr	r3, [pc, #444]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061f8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061fa:	4b6d      	ldr	r3, [pc, #436]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d063      	beq.n	80062ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006206:	4b6a      	ldr	r3, [pc, #424]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	099b      	lsrs	r3, r3, #6
 800620c:	2200      	movs	r2, #0
 800620e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006210:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006218:	633b      	str	r3, [r7, #48]	; 0x30
 800621a:	2300      	movs	r3, #0
 800621c:	637b      	str	r3, [r7, #52]	; 0x34
 800621e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006222:	4622      	mov	r2, r4
 8006224:	462b      	mov	r3, r5
 8006226:	f04f 0000 	mov.w	r0, #0
 800622a:	f04f 0100 	mov.w	r1, #0
 800622e:	0159      	lsls	r1, r3, #5
 8006230:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006234:	0150      	lsls	r0, r2, #5
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	4621      	mov	r1, r4
 800623c:	1a51      	subs	r1, r2, r1
 800623e:	6139      	str	r1, [r7, #16]
 8006240:	4629      	mov	r1, r5
 8006242:	eb63 0301 	sbc.w	r3, r3, r1
 8006246:	617b      	str	r3, [r7, #20]
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006254:	4659      	mov	r1, fp
 8006256:	018b      	lsls	r3, r1, #6
 8006258:	4651      	mov	r1, sl
 800625a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800625e:	4651      	mov	r1, sl
 8006260:	018a      	lsls	r2, r1, #6
 8006262:	4651      	mov	r1, sl
 8006264:	ebb2 0801 	subs.w	r8, r2, r1
 8006268:	4659      	mov	r1, fp
 800626a:	eb63 0901 	sbc.w	r9, r3, r1
 800626e:	f04f 0200 	mov.w	r2, #0
 8006272:	f04f 0300 	mov.w	r3, #0
 8006276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800627a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800627e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006282:	4690      	mov	r8, r2
 8006284:	4699      	mov	r9, r3
 8006286:	4623      	mov	r3, r4
 8006288:	eb18 0303 	adds.w	r3, r8, r3
 800628c:	60bb      	str	r3, [r7, #8]
 800628e:	462b      	mov	r3, r5
 8006290:	eb49 0303 	adc.w	r3, r9, r3
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	f04f 0300 	mov.w	r3, #0
 800629e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80062a2:	4629      	mov	r1, r5
 80062a4:	024b      	lsls	r3, r1, #9
 80062a6:	4621      	mov	r1, r4
 80062a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80062ac:	4621      	mov	r1, r4
 80062ae:	024a      	lsls	r2, r1, #9
 80062b0:	4610      	mov	r0, r2
 80062b2:	4619      	mov	r1, r3
 80062b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062b6:	2200      	movs	r2, #0
 80062b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80062ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062c0:	f7fa fc72 	bl	8000ba8 <__aeabi_uldivmod>
 80062c4:	4602      	mov	r2, r0
 80062c6:	460b      	mov	r3, r1
 80062c8:	4613      	mov	r3, r2
 80062ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062cc:	e058      	b.n	8006380 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062ce:	4b38      	ldr	r3, [pc, #224]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	099b      	lsrs	r3, r3, #6
 80062d4:	2200      	movs	r2, #0
 80062d6:	4618      	mov	r0, r3
 80062d8:	4611      	mov	r1, r2
 80062da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80062de:	623b      	str	r3, [r7, #32]
 80062e0:	2300      	movs	r3, #0
 80062e2:	627b      	str	r3, [r7, #36]	; 0x24
 80062e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80062e8:	4642      	mov	r2, r8
 80062ea:	464b      	mov	r3, r9
 80062ec:	f04f 0000 	mov.w	r0, #0
 80062f0:	f04f 0100 	mov.w	r1, #0
 80062f4:	0159      	lsls	r1, r3, #5
 80062f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062fa:	0150      	lsls	r0, r2, #5
 80062fc:	4602      	mov	r2, r0
 80062fe:	460b      	mov	r3, r1
 8006300:	4641      	mov	r1, r8
 8006302:	ebb2 0a01 	subs.w	sl, r2, r1
 8006306:	4649      	mov	r1, r9
 8006308:	eb63 0b01 	sbc.w	fp, r3, r1
 800630c:	f04f 0200 	mov.w	r2, #0
 8006310:	f04f 0300 	mov.w	r3, #0
 8006314:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006318:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800631c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006320:	ebb2 040a 	subs.w	r4, r2, sl
 8006324:	eb63 050b 	sbc.w	r5, r3, fp
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	f04f 0300 	mov.w	r3, #0
 8006330:	00eb      	lsls	r3, r5, #3
 8006332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006336:	00e2      	lsls	r2, r4, #3
 8006338:	4614      	mov	r4, r2
 800633a:	461d      	mov	r5, r3
 800633c:	4643      	mov	r3, r8
 800633e:	18e3      	adds	r3, r4, r3
 8006340:	603b      	str	r3, [r7, #0]
 8006342:	464b      	mov	r3, r9
 8006344:	eb45 0303 	adc.w	r3, r5, r3
 8006348:	607b      	str	r3, [r7, #4]
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006356:	4629      	mov	r1, r5
 8006358:	028b      	lsls	r3, r1, #10
 800635a:	4621      	mov	r1, r4
 800635c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006360:	4621      	mov	r1, r4
 8006362:	028a      	lsls	r2, r1, #10
 8006364:	4610      	mov	r0, r2
 8006366:	4619      	mov	r1, r3
 8006368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800636a:	2200      	movs	r2, #0
 800636c:	61bb      	str	r3, [r7, #24]
 800636e:	61fa      	str	r2, [r7, #28]
 8006370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006374:	f7fa fc18 	bl	8000ba8 <__aeabi_uldivmod>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4613      	mov	r3, r2
 800637e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006380:	4b0b      	ldr	r3, [pc, #44]	; (80063b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	0c1b      	lsrs	r3, r3, #16
 8006386:	f003 0303 	and.w	r3, r3, #3
 800638a:	3301      	adds	r3, #1
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8006390:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800639a:	e002      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800639c:	4b05      	ldr	r3, [pc, #20]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800639e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3750      	adds	r7, #80	; 0x50
 80063a8:	46bd      	mov	sp, r7
 80063aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063ae:	bf00      	nop
 80063b0:	40023800 	.word	0x40023800
 80063b4:	00f42400 	.word	0x00f42400
 80063b8:	007a1200 	.word	0x007a1200

080063bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063c0:	4b03      	ldr	r3, [pc, #12]	; (80063d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80063c2:	681b      	ldr	r3, [r3, #0]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	20000008 	.word	0x20000008

080063d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063d8:	f7ff fff0 	bl	80063bc <HAL_RCC_GetHCLKFreq>
 80063dc:	4602      	mov	r2, r0
 80063de:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	0a9b      	lsrs	r3, r3, #10
 80063e4:	f003 0307 	and.w	r3, r3, #7
 80063e8:	4903      	ldr	r1, [pc, #12]	; (80063f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ea:	5ccb      	ldrb	r3, [r1, r3]
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	40023800 	.word	0x40023800
 80063f8:	08033148 	.word	0x08033148

080063fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e07b      	b.n	8006506 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006412:	2b00      	cmp	r3, #0
 8006414:	d108      	bne.n	8006428 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800641e:	d009      	beq.n	8006434 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	61da      	str	r2, [r3, #28]
 8006426:	e005      	b.n	8006434 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d106      	bne.n	8006454 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f7fd fcfe 	bl	8003e50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800646a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800647c:	431a      	orrs	r2, r3
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006486:	431a      	orrs	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	431a      	orrs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064a4:	431a      	orrs	r2, r3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064ae:	431a      	orrs	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b8:	ea42 0103 	orr.w	r1, r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	430a      	orrs	r2, r1
 80064ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	0c1b      	lsrs	r3, r3, #16
 80064d2:	f003 0104 	and.w	r1, r3, #4
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064da:	f003 0210 	and.w	r2, r3, #16
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	69da      	ldr	r2, [r3, #28]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b088      	sub	sp, #32
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	603b      	str	r3, [r7, #0]
 800651a:	4613      	mov	r3, r2
 800651c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800651e:	f7fd ffb9 	bl	8004494 <HAL_GetTick>
 8006522:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006524:	88fb      	ldrh	r3, [r7, #6]
 8006526:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b01      	cmp	r3, #1
 8006532:	d001      	beq.n	8006538 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006534:	2302      	movs	r3, #2
 8006536:	e12a      	b.n	800678e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <HAL_SPI_Transmit+0x36>
 800653e:	88fb      	ldrh	r3, [r7, #6]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e122      	b.n	800678e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800654e:	2b01      	cmp	r3, #1
 8006550:	d101      	bne.n	8006556 <HAL_SPI_Transmit+0x48>
 8006552:	2302      	movs	r3, #2
 8006554:	e11b      	b.n	800678e <HAL_SPI_Transmit+0x280>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2203      	movs	r2, #3
 8006562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	88fa      	ldrh	r2, [r7, #6]
 8006576:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	88fa      	ldrh	r2, [r7, #6]
 800657c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065a4:	d10f      	bne.n	80065c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d0:	2b40      	cmp	r3, #64	; 0x40
 80065d2:	d007      	beq.n	80065e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065ec:	d152      	bne.n	8006694 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d002      	beq.n	80065fc <HAL_SPI_Transmit+0xee>
 80065f6:	8b7b      	ldrh	r3, [r7, #26]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d145      	bne.n	8006688 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006600:	881a      	ldrh	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660c:	1c9a      	adds	r2, r3, #2
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006616:	b29b      	uxth	r3, r3
 8006618:	3b01      	subs	r3, #1
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006620:	e032      	b.n	8006688 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b02      	cmp	r3, #2
 800662e:	d112      	bne.n	8006656 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006634:	881a      	ldrh	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006640:	1c9a      	adds	r2, r3, #2
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800664a:	b29b      	uxth	r3, r3
 800664c:	3b01      	subs	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	86da      	strh	r2, [r3, #54]	; 0x36
 8006654:	e018      	b.n	8006688 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006656:	f7fd ff1d 	bl	8004494 <HAL_GetTick>
 800665a:	4602      	mov	r2, r0
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	429a      	cmp	r2, r3
 8006664:	d803      	bhi.n	800666e <HAL_SPI_Transmit+0x160>
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666c:	d102      	bne.n	8006674 <HAL_SPI_Transmit+0x166>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d109      	bne.n	8006688 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e082      	b.n	800678e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1c7      	bne.n	8006622 <HAL_SPI_Transmit+0x114>
 8006692:	e053      	b.n	800673c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_SPI_Transmit+0x194>
 800669c:	8b7b      	ldrh	r3, [r7, #26]
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d147      	bne.n	8006732 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	330c      	adds	r3, #12
 80066ac:	7812      	ldrb	r2, [r2, #0]
 80066ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80066c8:	e033      	b.n	8006732 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 0302 	and.w	r3, r3, #2
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d113      	bne.n	8006700 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	330c      	adds	r3, #12
 80066e2:	7812      	ldrb	r2, [r2, #0]
 80066e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ea:	1c5a      	adds	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	3b01      	subs	r3, #1
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80066fe:	e018      	b.n	8006732 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006700:	f7fd fec8 	bl	8004494 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	683a      	ldr	r2, [r7, #0]
 800670c:	429a      	cmp	r2, r3
 800670e:	d803      	bhi.n	8006718 <HAL_SPI_Transmit+0x20a>
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006716:	d102      	bne.n	800671e <HAL_SPI_Transmit+0x210>
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d109      	bne.n	8006732 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e02d      	b.n	800678e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1c6      	bne.n	80066ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800673c:	69fa      	ldr	r2, [r7, #28]
 800673e:	6839      	ldr	r1, [r7, #0]
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 fbd9 	bl	8006ef8 <SPI_EndRxTxTransaction>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10a      	bne.n	8006770 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800675a:	2300      	movs	r3, #0
 800675c:	617b      	str	r3, [r7, #20]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	617b      	str	r3, [r7, #20]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006784:	2b00      	cmp	r3, #0
 8006786:	d001      	beq.n	800678c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e000      	b.n	800678e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800678c:	2300      	movs	r3, #0
  }
}
 800678e:	4618      	mov	r0, r3
 8006790:	3720      	adds	r7, #32
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b088      	sub	sp, #32
 800679a:	af02      	add	r7, sp, #8
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	60b9      	str	r1, [r7, #8]
 80067a0:	603b      	str	r3, [r7, #0]
 80067a2:	4613      	mov	r3, r2
 80067a4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d001      	beq.n	80067b6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80067b2:	2302      	movs	r3, #2
 80067b4:	e104      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <HAL_SPI_Receive+0x2c>
 80067bc:	88fb      	ldrh	r3, [r7, #6]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e0fc      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067ce:	d112      	bne.n	80067f6 <HAL_SPI_Receive+0x60>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10e      	bne.n	80067f6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2204      	movs	r2, #4
 80067dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80067e0:	88fa      	ldrh	r2, [r7, #6]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	4613      	mov	r3, r2
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f8eb 	bl	80069c8 <HAL_SPI_TransmitReceive>
 80067f2:	4603      	mov	r3, r0
 80067f4:	e0e4      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067f6:	f7fd fe4d 	bl	8004494 <HAL_GetTick>
 80067fa:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006802:	2b01      	cmp	r3, #1
 8006804:	d101      	bne.n	800680a <HAL_SPI_Receive+0x74>
 8006806:	2302      	movs	r3, #2
 8006808:	e0da      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2201      	movs	r2, #1
 800680e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2204      	movs	r2, #4
 8006816:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	88fa      	ldrh	r2, [r7, #6]
 800682a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	88fa      	ldrh	r2, [r7, #6]
 8006830:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006858:	d10f      	bne.n	800687a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006868:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006878:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006884:	2b40      	cmp	r3, #64	; 0x40
 8006886:	d007      	beq.n	8006898 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006896:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d170      	bne.n	8006982 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80068a0:	e035      	b.n	800690e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d115      	bne.n	80068dc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f103 020c 	add.w	r2, r3, #12
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068bc:	7812      	ldrb	r2, [r2, #0]
 80068be:	b2d2      	uxtb	r2, r2
 80068c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c6:	1c5a      	adds	r2, r3, #1
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	3b01      	subs	r3, #1
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80068da:	e018      	b.n	800690e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068dc:	f7fd fdda 	bl	8004494 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	683a      	ldr	r2, [r7, #0]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d803      	bhi.n	80068f4 <HAL_SPI_Receive+0x15e>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f2:	d102      	bne.n	80068fa <HAL_SPI_Receive+0x164>
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d109      	bne.n	800690e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e058      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006912:	b29b      	uxth	r3, r3
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1c4      	bne.n	80068a2 <HAL_SPI_Receive+0x10c>
 8006918:	e038      	b.n	800698c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b01      	cmp	r3, #1
 8006926:	d113      	bne.n	8006950 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68da      	ldr	r2, [r3, #12]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006932:	b292      	uxth	r2, r2
 8006934:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693a:	1c9a      	adds	r2, r3, #2
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006944:	b29b      	uxth	r3, r3
 8006946:	3b01      	subs	r3, #1
 8006948:	b29a      	uxth	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800694e:	e018      	b.n	8006982 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006950:	f7fd fda0 	bl	8004494 <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	429a      	cmp	r2, r3
 800695e:	d803      	bhi.n	8006968 <HAL_SPI_Receive+0x1d2>
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006966:	d102      	bne.n	800696e <HAL_SPI_Receive+0x1d8>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d109      	bne.n	8006982 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e01e      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006986:	b29b      	uxth	r3, r3
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1c6      	bne.n	800691a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	6839      	ldr	r1, [r7, #0]
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fa4b 	bl	8006e2c <SPI_EndRxTransaction>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d002      	beq.n	80069a2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2220      	movs	r2, #32
 80069a0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80069be:	2300      	movs	r3, #0
  }
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3718      	adds	r7, #24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b08a      	sub	sp, #40	; 0x28
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80069d6:	2301      	movs	r3, #1
 80069d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069da:	f7fd fd5b 	bl	8004494 <HAL_GetTick>
 80069de:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069e6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80069ee:	887b      	ldrh	r3, [r7, #2]
 80069f0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80069f2:	7ffb      	ldrb	r3, [r7, #31]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d00c      	beq.n	8006a12 <HAL_SPI_TransmitReceive+0x4a>
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069fe:	d106      	bne.n	8006a0e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d102      	bne.n	8006a0e <HAL_SPI_TransmitReceive+0x46>
 8006a08:	7ffb      	ldrb	r3, [r7, #31]
 8006a0a:	2b04      	cmp	r3, #4
 8006a0c:	d001      	beq.n	8006a12 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a0e:	2302      	movs	r3, #2
 8006a10:	e17f      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <HAL_SPI_TransmitReceive+0x5c>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d002      	beq.n	8006a24 <HAL_SPI_TransmitReceive+0x5c>
 8006a1e:	887b      	ldrh	r3, [r7, #2]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e174      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d101      	bne.n	8006a36 <HAL_SPI_TransmitReceive+0x6e>
 8006a32:	2302      	movs	r3, #2
 8006a34:	e16d      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d003      	beq.n	8006a52 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2205      	movs	r2, #5
 8006a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	887a      	ldrh	r2, [r7, #2]
 8006a62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	887a      	ldrh	r2, [r7, #2]
 8006a68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	887a      	ldrh	r2, [r7, #2]
 8006a74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	887a      	ldrh	r2, [r7, #2]
 8006a7a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a92:	2b40      	cmp	r3, #64	; 0x40
 8006a94:	d007      	beq.n	8006aa6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006aa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aae:	d17e      	bne.n	8006bae <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d002      	beq.n	8006abe <HAL_SPI_TransmitReceive+0xf6>
 8006ab8:	8afb      	ldrh	r3, [r7, #22]
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d16c      	bne.n	8006b98 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac2:	881a      	ldrh	r2, [r3, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	1c9a      	adds	r2, r3, #2
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	3b01      	subs	r3, #1
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ae2:	e059      	b.n	8006b98 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d11b      	bne.n	8006b2a <HAL_SPI_TransmitReceive+0x162>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d016      	beq.n	8006b2a <HAL_SPI_TransmitReceive+0x162>
 8006afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d113      	bne.n	8006b2a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b06:	881a      	ldrh	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b12:	1c9a      	adds	r2, r3, #2
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d119      	bne.n	8006b6c <HAL_SPI_TransmitReceive+0x1a4>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d014      	beq.n	8006b6c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b54:	1c9a      	adds	r2, r3, #2
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b6c:	f7fd fc92 	bl	8004494 <HAL_GetTick>
 8006b70:	4602      	mov	r2, r0
 8006b72:	6a3b      	ldr	r3, [r7, #32]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d80d      	bhi.n	8006b98 <HAL_SPI_TransmitReceive+0x1d0>
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b82:	d009      	beq.n	8006b98 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e0bc      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1a0      	bne.n	8006ae4 <HAL_SPI_TransmitReceive+0x11c>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d19b      	bne.n	8006ae4 <HAL_SPI_TransmitReceive+0x11c>
 8006bac:	e082      	b.n	8006cb4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d002      	beq.n	8006bbc <HAL_SPI_TransmitReceive+0x1f4>
 8006bb6:	8afb      	ldrh	r3, [r7, #22]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d171      	bne.n	8006ca0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	330c      	adds	r3, #12
 8006bc6:	7812      	ldrb	r2, [r2, #0]
 8006bc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bce:	1c5a      	adds	r2, r3, #1
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006be2:	e05d      	b.n	8006ca0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d11c      	bne.n	8006c2c <HAL_SPI_TransmitReceive+0x264>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d017      	beq.n	8006c2c <HAL_SPI_TransmitReceive+0x264>
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d114      	bne.n	8006c2c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	330c      	adds	r3, #12
 8006c0c:	7812      	ldrb	r2, [r2, #0]
 8006c0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c14:	1c5a      	adds	r2, r3, #1
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	3b01      	subs	r3, #1
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d119      	bne.n	8006c6e <HAL_SPI_TransmitReceive+0x2a6>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d014      	beq.n	8006c6e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4e:	b2d2      	uxtb	r2, r2
 8006c50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c6e:	f7fd fc11 	bl	8004494 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	6a3b      	ldr	r3, [r7, #32]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d803      	bhi.n	8006c86 <HAL_SPI_TransmitReceive+0x2be>
 8006c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c84:	d102      	bne.n	8006c8c <HAL_SPI_TransmitReceive+0x2c4>
 8006c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d109      	bne.n	8006ca0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e038      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d19c      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x21c>
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d197      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cb4:	6a3a      	ldr	r2, [r7, #32]
 8006cb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 f91d 	bl	8006ef8 <SPI_EndRxTxTransaction>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d008      	beq.n	8006cd6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e01d      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10a      	bne.n	8006cf4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cde:	2300      	movs	r3, #0
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	613b      	str	r3, [r7, #16]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	613b      	str	r3, [r7, #16]
 8006cf2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e000      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006d10:	2300      	movs	r3, #0
  }
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3728      	adds	r7, #40	; 0x28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b088      	sub	sp, #32
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	603b      	str	r3, [r7, #0]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d2c:	f7fd fbb2 	bl	8004494 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d34:	1a9b      	subs	r3, r3, r2
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	4413      	add	r3, r2
 8006d3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d3c:	f7fd fbaa 	bl	8004494 <HAL_GetTick>
 8006d40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d42:	4b39      	ldr	r3, [pc, #228]	; (8006e28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	015b      	lsls	r3, r3, #5
 8006d48:	0d1b      	lsrs	r3, r3, #20
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	fb02 f303 	mul.w	r3, r2, r3
 8006d50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d52:	e055      	b.n	8006e00 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d5a:	d051      	beq.n	8006e00 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d5c:	f7fd fb9a 	bl	8004494 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	69fa      	ldr	r2, [r7, #28]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d902      	bls.n	8006d72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d13d      	bne.n	8006dee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d8a:	d111      	bne.n	8006db0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d94:	d004      	beq.n	8006da0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d9e:	d107      	bne.n	8006db0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006db8:	d10f      	bne.n	8006dda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dc8:	601a      	str	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e018      	b.n	8006e20 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d102      	bne.n	8006dfa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	e002      	b.n	8006e00 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689a      	ldr	r2, [r3, #8]
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	bf0c      	ite	eq
 8006e10:	2301      	moveq	r3, #1
 8006e12:	2300      	movne	r3, #0
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	461a      	mov	r2, r3
 8006e18:	79fb      	ldrb	r3, [r7, #7]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d19a      	bne.n	8006d54 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3720      	adds	r7, #32
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20000008 	.word	0x20000008

08006e2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af02      	add	r7, sp, #8
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e40:	d111      	bne.n	8006e66 <SPI_EndRxTransaction+0x3a>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e4a:	d004      	beq.n	8006e56 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e54:	d107      	bne.n	8006e66 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e64:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e6e:	d12a      	bne.n	8006ec6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e78:	d012      	beq.n	8006ea0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2200      	movs	r2, #0
 8006e82:	2180      	movs	r1, #128	; 0x80
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f7ff ff49 	bl	8006d1c <SPI_WaitFlagStateUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d02d      	beq.n	8006eec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e94:	f043 0220 	orr.w	r2, r3, #32
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e026      	b.n	8006eee <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f7ff ff36 	bl	8006d1c <SPI_WaitFlagStateUntilTimeout>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d01a      	beq.n	8006eec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eba:	f043 0220 	orr.w	r2, r3, #32
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	e013      	b.n	8006eee <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	2101      	movs	r1, #1
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f7ff ff23 	bl	8006d1c <SPI_WaitFlagStateUntilTimeout>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d007      	beq.n	8006eec <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee0:	f043 0220 	orr.w	r2, r3, #32
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e000      	b.n	8006eee <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
	...

08006ef8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	2102      	movs	r1, #2
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f7ff ff04 	bl	8006d1c <SPI_WaitFlagStateUntilTimeout>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d007      	beq.n	8006f2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f1e:	f043 0220 	orr.w	r2, r3, #32
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e032      	b.n	8006f90 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f2a:	4b1b      	ldr	r3, [pc, #108]	; (8006f98 <SPI_EndRxTxTransaction+0xa0>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a1b      	ldr	r2, [pc, #108]	; (8006f9c <SPI_EndRxTxTransaction+0xa4>)
 8006f30:	fba2 2303 	umull	r2, r3, r2, r3
 8006f34:	0d5b      	lsrs	r3, r3, #21
 8006f36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006f3a:	fb02 f303 	mul.w	r3, r2, r3
 8006f3e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f48:	d112      	bne.n	8006f70 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	2200      	movs	r2, #0
 8006f52:	2180      	movs	r1, #128	; 0x80
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7ff fee1 	bl	8006d1c <SPI_WaitFlagStateUntilTimeout>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d016      	beq.n	8006f8e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f64:	f043 0220 	orr.w	r2, r3, #32
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f6c:	2303      	movs	r3, #3
 8006f6e:	e00f      	b.n	8006f90 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f86:	2b80      	cmp	r3, #128	; 0x80
 8006f88:	d0f2      	beq.n	8006f70 <SPI_EndRxTxTransaction+0x78>
 8006f8a:	e000      	b.n	8006f8e <SPI_EndRxTxTransaction+0x96>
        break;
 8006f8c:	bf00      	nop
  }

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	20000008 	.word	0x20000008
 8006f9c:	165e9f81 	.word	0x165e9f81

08006fa0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e038      	b.n	8007028 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d106      	bne.n	8006fd0 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f7fa fa3a 	bl	8001444 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	3308      	adds	r3, #8
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4610      	mov	r0, r2
 8006fdc:	f000 fc98 	bl	8007910 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6818      	ldr	r0, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	461a      	mov	r2, r3
 8006fea:	68b9      	ldr	r1, [r7, #8]
 8006fec:	f000 fcfa 	bl	80079e4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6858      	ldr	r0, [r3, #4]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	689a      	ldr	r2, [r3, #8]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffc:	6879      	ldr	r1, [r7, #4]
 8006ffe:	f000 fd1f 	bl	8007a40 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	6892      	ldr	r2, [r2, #8]
 800700a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	6892      	ldr	r2, [r2, #8]
 8007016:	f041 0101 	orr.w	r1, r1, #1
 800701a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d101      	bne.n	8007042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e041      	b.n	80070c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b00      	cmp	r3, #0
 800704c:	d106      	bne.n	800705c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f7fd f924 	bl	80042a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2202      	movs	r2, #2
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3304      	adds	r3, #4
 800706c:	4619      	mov	r1, r3
 800706e:	4610      	mov	r0, r2
 8007070:	f000 fa7e 	bl	8007570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
	...

080070d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d001      	beq.n	80070e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	e04e      	b.n	8007186 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68da      	ldr	r2, [r3, #12]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a23      	ldr	r2, [pc, #140]	; (8007194 <HAL_TIM_Base_Start_IT+0xc4>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d022      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007112:	d01d      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a1f      	ldr	r2, [pc, #124]	; (8007198 <HAL_TIM_Base_Start_IT+0xc8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d018      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a1e      	ldr	r2, [pc, #120]	; (800719c <HAL_TIM_Base_Start_IT+0xcc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d013      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a1c      	ldr	r2, [pc, #112]	; (80071a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d00e      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a1b      	ldr	r2, [pc, #108]	; (80071a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d009      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a19      	ldr	r2, [pc, #100]	; (80071a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d004      	beq.n	8007150 <HAL_TIM_Base_Start_IT+0x80>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a18      	ldr	r2, [pc, #96]	; (80071ac <HAL_TIM_Base_Start_IT+0xdc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d111      	bne.n	8007174 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f003 0307 	and.w	r3, r3, #7
 800715a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2b06      	cmp	r3, #6
 8007160:	d010      	beq.n	8007184 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f042 0201 	orr.w	r2, r2, #1
 8007170:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007172:	e007      	b.n	8007184 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f042 0201 	orr.w	r2, r2, #1
 8007182:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3714      	adds	r7, #20
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	40010000 	.word	0x40010000
 8007198:	40000400 	.word	0x40000400
 800719c:	40000800 	.word	0x40000800
 80071a0:	40000c00 	.word	0x40000c00
 80071a4:	40010400 	.word	0x40010400
 80071a8:	40014000 	.word	0x40014000
 80071ac:	40001800 	.word	0x40001800

080071b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d020      	beq.n	8007214 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f003 0302 	and.w	r3, r3, #2
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d01b      	beq.n	8007214 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f06f 0202 	mvn.w	r2, #2
 80071e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	f003 0303 	and.w	r3, r3, #3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f999 	bl	8007532 <HAL_TIM_IC_CaptureCallback>
 8007200:	e005      	b.n	800720e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f98b 	bl	800751e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f99c 	bl	8007546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	f003 0304 	and.w	r3, r3, #4
 800721a:	2b00      	cmp	r3, #0
 800721c:	d020      	beq.n	8007260 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f003 0304 	and.w	r3, r3, #4
 8007224:	2b00      	cmp	r3, #0
 8007226:	d01b      	beq.n	8007260 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f06f 0204 	mvn.w	r2, #4
 8007230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2202      	movs	r2, #2
 8007236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007242:	2b00      	cmp	r3, #0
 8007244:	d003      	beq.n	800724e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f973 	bl	8007532 <HAL_TIM_IC_CaptureCallback>
 800724c:	e005      	b.n	800725a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f965 	bl	800751e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f976 	bl	8007546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f003 0308 	and.w	r3, r3, #8
 8007266:	2b00      	cmp	r3, #0
 8007268:	d020      	beq.n	80072ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f003 0308 	and.w	r3, r3, #8
 8007270:	2b00      	cmp	r3, #0
 8007272:	d01b      	beq.n	80072ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f06f 0208 	mvn.w	r2, #8
 800727c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2204      	movs	r2, #4
 8007282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	f003 0303 	and.w	r3, r3, #3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d003      	beq.n	800729a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f94d 	bl	8007532 <HAL_TIM_IC_CaptureCallback>
 8007298:	e005      	b.n	80072a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f93f 	bl	800751e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 f950 	bl	8007546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f003 0310 	and.w	r3, r3, #16
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d020      	beq.n	80072f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f003 0310 	and.w	r3, r3, #16
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d01b      	beq.n	80072f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f06f 0210 	mvn.w	r2, #16
 80072c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2208      	movs	r2, #8
 80072ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f927 	bl	8007532 <HAL_TIM_IC_CaptureCallback>
 80072e4:	e005      	b.n	80072f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f919 	bl	800751e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f000 f92a 	bl	8007546 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00c      	beq.n	800731c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	2b00      	cmp	r3, #0
 800730a:	d007      	beq.n	800731c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f06f 0201 	mvn.w	r2, #1
 8007314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fc fd18 	bl	8003d4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00c      	beq.n	8007340 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800732c:	2b00      	cmp	r3, #0
 800732e:	d007      	beq.n	8007340 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fade 	bl	80078fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00c      	beq.n	8007364 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800735c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f8fb 	bl	800755a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 0320 	and.w	r3, r3, #32
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00c      	beq.n	8007388 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f003 0320 	and.w	r3, r3, #32
 8007374:	2b00      	cmp	r3, #0
 8007376:	d007      	beq.n	8007388 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0220 	mvn.w	r2, #32
 8007380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fab0 	bl	80078e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007388:	bf00      	nop
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d101      	bne.n	80073ac <HAL_TIM_ConfigClockSource+0x1c>
 80073a8:	2302      	movs	r3, #2
 80073aa:	e0b4      	b.n	8007516 <HAL_TIM_ConfigClockSource+0x186>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80073ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073e4:	d03e      	beq.n	8007464 <HAL_TIM_ConfigClockSource+0xd4>
 80073e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073ea:	f200 8087 	bhi.w	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 80073ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073f2:	f000 8086 	beq.w	8007502 <HAL_TIM_ConfigClockSource+0x172>
 80073f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073fa:	d87f      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 80073fc:	2b70      	cmp	r3, #112	; 0x70
 80073fe:	d01a      	beq.n	8007436 <HAL_TIM_ConfigClockSource+0xa6>
 8007400:	2b70      	cmp	r3, #112	; 0x70
 8007402:	d87b      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 8007404:	2b60      	cmp	r3, #96	; 0x60
 8007406:	d050      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x11a>
 8007408:	2b60      	cmp	r3, #96	; 0x60
 800740a:	d877      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 800740c:	2b50      	cmp	r3, #80	; 0x50
 800740e:	d03c      	beq.n	800748a <HAL_TIM_ConfigClockSource+0xfa>
 8007410:	2b50      	cmp	r3, #80	; 0x50
 8007412:	d873      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 8007414:	2b40      	cmp	r3, #64	; 0x40
 8007416:	d058      	beq.n	80074ca <HAL_TIM_ConfigClockSource+0x13a>
 8007418:	2b40      	cmp	r3, #64	; 0x40
 800741a:	d86f      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 800741c:	2b30      	cmp	r3, #48	; 0x30
 800741e:	d064      	beq.n	80074ea <HAL_TIM_ConfigClockSource+0x15a>
 8007420:	2b30      	cmp	r3, #48	; 0x30
 8007422:	d86b      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 8007424:	2b20      	cmp	r3, #32
 8007426:	d060      	beq.n	80074ea <HAL_TIM_ConfigClockSource+0x15a>
 8007428:	2b20      	cmp	r3, #32
 800742a:	d867      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
 800742c:	2b00      	cmp	r3, #0
 800742e:	d05c      	beq.n	80074ea <HAL_TIM_ConfigClockSource+0x15a>
 8007430:	2b10      	cmp	r3, #16
 8007432:	d05a      	beq.n	80074ea <HAL_TIM_ConfigClockSource+0x15a>
 8007434:	e062      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007446:	f000 f9b3 	bl	80077b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	68ba      	ldr	r2, [r7, #8]
 8007460:	609a      	str	r2, [r3, #8]
      break;
 8007462:	e04f      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007474:	f000 f99c 	bl	80077b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689a      	ldr	r2, [r3, #8]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007486:	609a      	str	r2, [r3, #8]
      break;
 8007488:	e03c      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007496:	461a      	mov	r2, r3
 8007498:	f000 f910 	bl	80076bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2150      	movs	r1, #80	; 0x50
 80074a2:	4618      	mov	r0, r3
 80074a4:	f000 f969 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 80074a8:	e02c      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074b6:	461a      	mov	r2, r3
 80074b8:	f000 f92f 	bl	800771a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2160      	movs	r1, #96	; 0x60
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 f959 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 80074c8:	e01c      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074d6:	461a      	mov	r2, r3
 80074d8:	f000 f8f0 	bl	80076bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2140      	movs	r1, #64	; 0x40
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 f949 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 80074e8:	e00c      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4619      	mov	r1, r3
 80074f4:	4610      	mov	r0, r2
 80074f6:	f000 f940 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 80074fa:	e003      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007500:	e000      	b.n	8007504 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007514:	7bfb      	ldrb	r3, [r7, #15]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800751e:	b480      	push	{r7}
 8007520:	b083      	sub	sp, #12
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007526:	bf00      	nop
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800753a:	bf00      	nop
 800753c:	370c      	adds	r7, #12
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr

08007546 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800754e:	bf00      	nop
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800755a:	b480      	push	{r7}
 800755c:	b083      	sub	sp, #12
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007562:	bf00      	nop
 8007564:	370c      	adds	r7, #12
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
	...

08007570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a43      	ldr	r2, [pc, #268]	; (8007690 <TIM_Base_SetConfig+0x120>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d013      	beq.n	80075b0 <TIM_Base_SetConfig+0x40>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800758e:	d00f      	beq.n	80075b0 <TIM_Base_SetConfig+0x40>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a40      	ldr	r2, [pc, #256]	; (8007694 <TIM_Base_SetConfig+0x124>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d00b      	beq.n	80075b0 <TIM_Base_SetConfig+0x40>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a3f      	ldr	r2, [pc, #252]	; (8007698 <TIM_Base_SetConfig+0x128>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d007      	beq.n	80075b0 <TIM_Base_SetConfig+0x40>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a3e      	ldr	r2, [pc, #248]	; (800769c <TIM_Base_SetConfig+0x12c>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d003      	beq.n	80075b0 <TIM_Base_SetConfig+0x40>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a3d      	ldr	r2, [pc, #244]	; (80076a0 <TIM_Base_SetConfig+0x130>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d108      	bne.n	80075c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	68fa      	ldr	r2, [r7, #12]
 80075be:	4313      	orrs	r3, r2
 80075c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a32      	ldr	r2, [pc, #200]	; (8007690 <TIM_Base_SetConfig+0x120>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d02b      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d0:	d027      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a2f      	ldr	r2, [pc, #188]	; (8007694 <TIM_Base_SetConfig+0x124>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d023      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a2e      	ldr	r2, [pc, #184]	; (8007698 <TIM_Base_SetConfig+0x128>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d01f      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a2d      	ldr	r2, [pc, #180]	; (800769c <TIM_Base_SetConfig+0x12c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d01b      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a2c      	ldr	r2, [pc, #176]	; (80076a0 <TIM_Base_SetConfig+0x130>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d017      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a2b      	ldr	r2, [pc, #172]	; (80076a4 <TIM_Base_SetConfig+0x134>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d013      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a2a      	ldr	r2, [pc, #168]	; (80076a8 <TIM_Base_SetConfig+0x138>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00f      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a29      	ldr	r2, [pc, #164]	; (80076ac <TIM_Base_SetConfig+0x13c>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d00b      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a28      	ldr	r2, [pc, #160]	; (80076b0 <TIM_Base_SetConfig+0x140>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d007      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a27      	ldr	r2, [pc, #156]	; (80076b4 <TIM_Base_SetConfig+0x144>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d003      	beq.n	8007622 <TIM_Base_SetConfig+0xb2>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a26      	ldr	r2, [pc, #152]	; (80076b8 <TIM_Base_SetConfig+0x148>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d108      	bne.n	8007634 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	689a      	ldr	r2, [r3, #8]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a0e      	ldr	r2, [pc, #56]	; (8007690 <TIM_Base_SetConfig+0x120>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d003      	beq.n	8007662 <TIM_Base_SetConfig+0xf2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a10      	ldr	r2, [pc, #64]	; (80076a0 <TIM_Base_SetConfig+0x130>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d103      	bne.n	800766a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	691a      	ldr	r2, [r3, #16]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f043 0204 	orr.w	r2, r3, #4
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2201      	movs	r2, #1
 800767a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	601a      	str	r2, [r3, #0]
}
 8007682:	bf00      	nop
 8007684:	3714      	adds	r7, #20
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	40010000 	.word	0x40010000
 8007694:	40000400 	.word	0x40000400
 8007698:	40000800 	.word	0x40000800
 800769c:	40000c00 	.word	0x40000c00
 80076a0:	40010400 	.word	0x40010400
 80076a4:	40014000 	.word	0x40014000
 80076a8:	40014400 	.word	0x40014400
 80076ac:	40014800 	.word	0x40014800
 80076b0:	40001800 	.word	0x40001800
 80076b4:	40001c00 	.word	0x40001c00
 80076b8:	40002000 	.word	0x40002000

080076bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076bc:	b480      	push	{r7}
 80076be:	b087      	sub	sp, #28
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	f023 0201 	bic.w	r2, r3, #1
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	011b      	lsls	r3, r3, #4
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f023 030a 	bic.w	r3, r3, #10
 80076f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	693a      	ldr	r2, [r7, #16]
 8007706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	621a      	str	r2, [r3, #32]
}
 800770e:	bf00      	nop
 8007710:	371c      	adds	r7, #28
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800771a:	b480      	push	{r7}
 800771c:	b087      	sub	sp, #28
 800771e:	af00      	add	r7, sp, #0
 8007720:	60f8      	str	r0, [r7, #12]
 8007722:	60b9      	str	r1, [r7, #8]
 8007724:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	f023 0210 	bic.w	r2, r3, #16
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007744:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	031b      	lsls	r3, r3, #12
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007756:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	011b      	lsls	r3, r3, #4
 800775c:	697a      	ldr	r2, [r7, #20]
 800775e:	4313      	orrs	r3, r2
 8007760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	621a      	str	r2, [r3, #32]
}
 800776e:	bf00      	nop
 8007770:	371c      	adds	r7, #28
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800777a:	b480      	push	{r7}
 800777c:	b085      	sub	sp, #20
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
 8007782:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007790:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	f043 0307 	orr.w	r3, r3, #7
 800779c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	609a      	str	r2, [r3, #8]
}
 80077a4:	bf00      	nop
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	021a      	lsls	r2, r3, #8
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	431a      	orrs	r2, r3
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	609a      	str	r2, [r3, #8]
}
 80077e4:	bf00      	nop
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007804:	2302      	movs	r3, #2
 8007806:	e05a      	b.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2202      	movs	r2, #2
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a21      	ldr	r2, [pc, #132]	; (80078cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d022      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007854:	d01d      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a1d      	ldr	r2, [pc, #116]	; (80078d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d018      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a1b      	ldr	r2, [pc, #108]	; (80078d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d013      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a1a      	ldr	r2, [pc, #104]	; (80078d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d00e      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a18      	ldr	r2, [pc, #96]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d009      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a17      	ldr	r2, [pc, #92]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d004      	beq.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a15      	ldr	r2, [pc, #84]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d10c      	bne.n	80078ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007898:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	68ba      	ldr	r2, [r7, #8]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68ba      	ldr	r2, [r7, #8]
 80078aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40010000 	.word	0x40010000
 80078d0:	40000400 	.word	0x40000400
 80078d4:	40000800 	.word	0x40000800
 80078d8:	40000c00 	.word	0x40000c00
 80078dc:	40010400 	.word	0x40010400
 80078e0:	40014000 	.word	0x40014000
 80078e4:	40001800 	.word	0x40001800

080078e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007924:	683a      	ldr	r2, [r7, #0]
 8007926:	6812      	ldr	r2, [r2, #0]
 8007928:	f023 0101 	bic.w	r1, r3, #1
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	2b08      	cmp	r3, #8
 8007938:	d102      	bne.n	8007940 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800793a:	2340      	movs	r3, #64	; 0x40
 800793c:	617b      	str	r3, [r7, #20]
 800793e:	e001      	b.n	8007944 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007940:	2300      	movs	r3, #0
 8007942:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007950:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007956:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800795c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007962:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007968:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800796e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8007974:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800797a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8007980:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8007986:	4313      	orrs	r3, r2
 8007988:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	4313      	orrs	r3, r2
 800799c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800799e:	4b10      	ldr	r3, [pc, #64]	; (80079e0 <FSMC_NORSRAM_Init+0xd0>)
 80079a0:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079a8:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80079b0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	43db      	mvns	r3, r3
 80079c0:	ea02 0103 	and.w	r1, r2, r3
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	4319      	orrs	r1, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	371c      	adds	r7, #28
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	0008fb7f 	.word	0x0008fb7f

080079e4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80079fa:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007a02:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8007a0a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	691b      	ldr	r3, [r3, #16]
 8007a10:	3b01      	subs	r3, #1
 8007a12:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007a14:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	3b02      	subs	r3, #2
 8007a1c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007a1e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007a2a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3714      	adds	r7, #20
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a54:	d11d      	bne.n	8007a92 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007a5e:	4b13      	ldr	r3, [pc, #76]	; (8007aac <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007a60:	4013      	ands	r3, r2
 8007a62:	68ba      	ldr	r2, [r7, #8]
 8007a64:	6811      	ldr	r1, [r2, #0]
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	6852      	ldr	r2, [r2, #4]
 8007a6a:	0112      	lsls	r2, r2, #4
 8007a6c:	4311      	orrs	r1, r2
 8007a6e:	68ba      	ldr	r2, [r7, #8]
 8007a70:	6892      	ldr	r2, [r2, #8]
 8007a72:	0212      	lsls	r2, r2, #8
 8007a74:	4311      	orrs	r1, r2
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	6992      	ldr	r2, [r2, #24]
 8007a7a:	4311      	orrs	r1, r2
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	68d2      	ldr	r2, [r2, #12]
 8007a80:	0412      	lsls	r2, r2, #16
 8007a82:	430a      	orrs	r2, r1
 8007a84:	ea43 0102 	orr.w	r1, r3, r2
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007a90:	e005      	b.n	8007a9e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr
 8007aac:	cff00000 	.word	0xcff00000

08007ab0 <srand>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	4b10      	ldr	r3, [pc, #64]	; (8007af4 <srand+0x44>)
 8007ab4:	681d      	ldr	r5, [r3, #0]
 8007ab6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007ab8:	4604      	mov	r4, r0
 8007aba:	b9b3      	cbnz	r3, 8007aea <srand+0x3a>
 8007abc:	2018      	movs	r0, #24
 8007abe:	f001 fd55 	bl	800956c <malloc>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	6328      	str	r0, [r5, #48]	; 0x30
 8007ac6:	b920      	cbnz	r0, 8007ad2 <srand+0x22>
 8007ac8:	4b0b      	ldr	r3, [pc, #44]	; (8007af8 <srand+0x48>)
 8007aca:	480c      	ldr	r0, [pc, #48]	; (8007afc <srand+0x4c>)
 8007acc:	2146      	movs	r1, #70	; 0x46
 8007ace:	f000 fe67 	bl	80087a0 <__assert_func>
 8007ad2:	490b      	ldr	r1, [pc, #44]	; (8007b00 <srand+0x50>)
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <srand+0x54>)
 8007ad6:	e9c0 1300 	strd	r1, r3, [r0]
 8007ada:	4b0b      	ldr	r3, [pc, #44]	; (8007b08 <srand+0x58>)
 8007adc:	6083      	str	r3, [r0, #8]
 8007ade:	230b      	movs	r3, #11
 8007ae0:	8183      	strh	r3, [r0, #12]
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	2001      	movs	r0, #1
 8007ae6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007aea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007aec:	2200      	movs	r2, #0
 8007aee:	611c      	str	r4, [r3, #16]
 8007af0:	615a      	str	r2, [r3, #20]
 8007af2:	bd38      	pop	{r3, r4, r5, pc}
 8007af4:	2000006c 	.word	0x2000006c
 8007af8:	08033158 	.word	0x08033158
 8007afc:	0803316f 	.word	0x0803316f
 8007b00:	abcd330e 	.word	0xabcd330e
 8007b04:	e66d1234 	.word	0xe66d1234
 8007b08:	0005deec 	.word	0x0005deec

08007b0c <rand>:
 8007b0c:	4b16      	ldr	r3, [pc, #88]	; (8007b68 <rand+0x5c>)
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	681c      	ldr	r4, [r3, #0]
 8007b12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007b14:	b9b3      	cbnz	r3, 8007b44 <rand+0x38>
 8007b16:	2018      	movs	r0, #24
 8007b18:	f001 fd28 	bl	800956c <malloc>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	6320      	str	r0, [r4, #48]	; 0x30
 8007b20:	b920      	cbnz	r0, 8007b2c <rand+0x20>
 8007b22:	4b12      	ldr	r3, [pc, #72]	; (8007b6c <rand+0x60>)
 8007b24:	4812      	ldr	r0, [pc, #72]	; (8007b70 <rand+0x64>)
 8007b26:	2152      	movs	r1, #82	; 0x52
 8007b28:	f000 fe3a 	bl	80087a0 <__assert_func>
 8007b2c:	4911      	ldr	r1, [pc, #68]	; (8007b74 <rand+0x68>)
 8007b2e:	4b12      	ldr	r3, [pc, #72]	; (8007b78 <rand+0x6c>)
 8007b30:	e9c0 1300 	strd	r1, r3, [r0]
 8007b34:	4b11      	ldr	r3, [pc, #68]	; (8007b7c <rand+0x70>)
 8007b36:	6083      	str	r3, [r0, #8]
 8007b38:	230b      	movs	r3, #11
 8007b3a:	8183      	strh	r3, [r0, #12]
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	2001      	movs	r0, #1
 8007b40:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007b44:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007b46:	480e      	ldr	r0, [pc, #56]	; (8007b80 <rand+0x74>)
 8007b48:	690b      	ldr	r3, [r1, #16]
 8007b4a:	694c      	ldr	r4, [r1, #20]
 8007b4c:	4a0d      	ldr	r2, [pc, #52]	; (8007b84 <rand+0x78>)
 8007b4e:	4358      	muls	r0, r3
 8007b50:	fb02 0004 	mla	r0, r2, r4, r0
 8007b54:	fba3 3202 	umull	r3, r2, r3, r2
 8007b58:	3301      	adds	r3, #1
 8007b5a:	eb40 0002 	adc.w	r0, r0, r2
 8007b5e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007b62:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007b66:	bd10      	pop	{r4, pc}
 8007b68:	2000006c 	.word	0x2000006c
 8007b6c:	08033158 	.word	0x08033158
 8007b70:	0803316f 	.word	0x0803316f
 8007b74:	abcd330e 	.word	0xabcd330e
 8007b78:	e66d1234 	.word	0xe66d1234
 8007b7c:	0005deec 	.word	0x0005deec
 8007b80:	5851f42d 	.word	0x5851f42d
 8007b84:	4c957f2d 	.word	0x4c957f2d

08007b88 <__cvt>:
 8007b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b8c:	ec55 4b10 	vmov	r4, r5, d0
 8007b90:	2d00      	cmp	r5, #0
 8007b92:	460e      	mov	r6, r1
 8007b94:	4619      	mov	r1, r3
 8007b96:	462b      	mov	r3, r5
 8007b98:	bfbb      	ittet	lt
 8007b9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b9e:	461d      	movlt	r5, r3
 8007ba0:	2300      	movge	r3, #0
 8007ba2:	232d      	movlt	r3, #45	; 0x2d
 8007ba4:	700b      	strb	r3, [r1, #0]
 8007ba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ba8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007bac:	4691      	mov	r9, r2
 8007bae:	f023 0820 	bic.w	r8, r3, #32
 8007bb2:	bfbc      	itt	lt
 8007bb4:	4622      	movlt	r2, r4
 8007bb6:	4614      	movlt	r4, r2
 8007bb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bbc:	d005      	beq.n	8007bca <__cvt+0x42>
 8007bbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007bc2:	d100      	bne.n	8007bc6 <__cvt+0x3e>
 8007bc4:	3601      	adds	r6, #1
 8007bc6:	2102      	movs	r1, #2
 8007bc8:	e000      	b.n	8007bcc <__cvt+0x44>
 8007bca:	2103      	movs	r1, #3
 8007bcc:	ab03      	add	r3, sp, #12
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	ab02      	add	r3, sp, #8
 8007bd2:	9300      	str	r3, [sp, #0]
 8007bd4:	ec45 4b10 	vmov	d0, r4, r5
 8007bd8:	4653      	mov	r3, sl
 8007bda:	4632      	mov	r2, r6
 8007bdc:	f000 fe88 	bl	80088f0 <_dtoa_r>
 8007be0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007be4:	4607      	mov	r7, r0
 8007be6:	d102      	bne.n	8007bee <__cvt+0x66>
 8007be8:	f019 0f01 	tst.w	r9, #1
 8007bec:	d022      	beq.n	8007c34 <__cvt+0xac>
 8007bee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bf2:	eb07 0906 	add.w	r9, r7, r6
 8007bf6:	d110      	bne.n	8007c1a <__cvt+0x92>
 8007bf8:	783b      	ldrb	r3, [r7, #0]
 8007bfa:	2b30      	cmp	r3, #48	; 0x30
 8007bfc:	d10a      	bne.n	8007c14 <__cvt+0x8c>
 8007bfe:	2200      	movs	r2, #0
 8007c00:	2300      	movs	r3, #0
 8007c02:	4620      	mov	r0, r4
 8007c04:	4629      	mov	r1, r5
 8007c06:	f7f8 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c0a:	b918      	cbnz	r0, 8007c14 <__cvt+0x8c>
 8007c0c:	f1c6 0601 	rsb	r6, r6, #1
 8007c10:	f8ca 6000 	str.w	r6, [sl]
 8007c14:	f8da 3000 	ldr.w	r3, [sl]
 8007c18:	4499      	add	r9, r3
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	f7f8 ff51 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c26:	b108      	cbz	r0, 8007c2c <__cvt+0xa4>
 8007c28:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c2c:	2230      	movs	r2, #48	; 0x30
 8007c2e:	9b03      	ldr	r3, [sp, #12]
 8007c30:	454b      	cmp	r3, r9
 8007c32:	d307      	bcc.n	8007c44 <__cvt+0xbc>
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c38:	1bdb      	subs	r3, r3, r7
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	6013      	str	r3, [r2, #0]
 8007c3e:	b004      	add	sp, #16
 8007c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c44:	1c59      	adds	r1, r3, #1
 8007c46:	9103      	str	r1, [sp, #12]
 8007c48:	701a      	strb	r2, [r3, #0]
 8007c4a:	e7f0      	b.n	8007c2e <__cvt+0xa6>

08007c4c <__exponent>:
 8007c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2900      	cmp	r1, #0
 8007c52:	bfb8      	it	lt
 8007c54:	4249      	neglt	r1, r1
 8007c56:	f803 2b02 	strb.w	r2, [r3], #2
 8007c5a:	bfb4      	ite	lt
 8007c5c:	222d      	movlt	r2, #45	; 0x2d
 8007c5e:	222b      	movge	r2, #43	; 0x2b
 8007c60:	2909      	cmp	r1, #9
 8007c62:	7042      	strb	r2, [r0, #1]
 8007c64:	dd2a      	ble.n	8007cbc <__exponent+0x70>
 8007c66:	f10d 0207 	add.w	r2, sp, #7
 8007c6a:	4617      	mov	r7, r2
 8007c6c:	260a      	movs	r6, #10
 8007c6e:	4694      	mov	ip, r2
 8007c70:	fb91 f5f6 	sdiv	r5, r1, r6
 8007c74:	fb06 1415 	mls	r4, r6, r5, r1
 8007c78:	3430      	adds	r4, #48	; 0x30
 8007c7a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007c7e:	460c      	mov	r4, r1
 8007c80:	2c63      	cmp	r4, #99	; 0x63
 8007c82:	f102 32ff 	add.w	r2, r2, #4294967295
 8007c86:	4629      	mov	r1, r5
 8007c88:	dcf1      	bgt.n	8007c6e <__exponent+0x22>
 8007c8a:	3130      	adds	r1, #48	; 0x30
 8007c8c:	f1ac 0402 	sub.w	r4, ip, #2
 8007c90:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007c94:	1c41      	adds	r1, r0, #1
 8007c96:	4622      	mov	r2, r4
 8007c98:	42ba      	cmp	r2, r7
 8007c9a:	d30a      	bcc.n	8007cb2 <__exponent+0x66>
 8007c9c:	f10d 0209 	add.w	r2, sp, #9
 8007ca0:	eba2 020c 	sub.w	r2, r2, ip
 8007ca4:	42bc      	cmp	r4, r7
 8007ca6:	bf88      	it	hi
 8007ca8:	2200      	movhi	r2, #0
 8007caa:	4413      	add	r3, r2
 8007cac:	1a18      	subs	r0, r3, r0
 8007cae:	b003      	add	sp, #12
 8007cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cb2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007cb6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007cba:	e7ed      	b.n	8007c98 <__exponent+0x4c>
 8007cbc:	2330      	movs	r3, #48	; 0x30
 8007cbe:	3130      	adds	r1, #48	; 0x30
 8007cc0:	7083      	strb	r3, [r0, #2]
 8007cc2:	70c1      	strb	r1, [r0, #3]
 8007cc4:	1d03      	adds	r3, r0, #4
 8007cc6:	e7f1      	b.n	8007cac <__exponent+0x60>

08007cc8 <_printf_float>:
 8007cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ccc:	ed2d 8b02 	vpush	{d8}
 8007cd0:	b08d      	sub	sp, #52	; 0x34
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007cd8:	4616      	mov	r6, r2
 8007cda:	461f      	mov	r7, r3
 8007cdc:	4605      	mov	r5, r0
 8007cde:	f000 fce7 	bl	80086b0 <_localeconv_r>
 8007ce2:	f8d0 a000 	ldr.w	sl, [r0]
 8007ce6:	4650      	mov	r0, sl
 8007ce8:	f7f8 fac2 	bl	8000270 <strlen>
 8007cec:	2300      	movs	r3, #0
 8007cee:	930a      	str	r3, [sp, #40]	; 0x28
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	9305      	str	r3, [sp, #20]
 8007cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007cfc:	3307      	adds	r3, #7
 8007cfe:	f023 0307 	bic.w	r3, r3, #7
 8007d02:	f103 0208 	add.w	r2, r3, #8
 8007d06:	f8c8 2000 	str.w	r2, [r8]
 8007d0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d12:	9307      	str	r3, [sp, #28]
 8007d14:	f8cd 8018 	str.w	r8, [sp, #24]
 8007d18:	ee08 0a10 	vmov	s16, r0
 8007d1c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007d20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d24:	4b9e      	ldr	r3, [pc, #632]	; (8007fa0 <_printf_float+0x2d8>)
 8007d26:	f04f 32ff 	mov.w	r2, #4294967295
 8007d2a:	f7f8 feff 	bl	8000b2c <__aeabi_dcmpun>
 8007d2e:	bb88      	cbnz	r0, 8007d94 <_printf_float+0xcc>
 8007d30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d34:	4b9a      	ldr	r3, [pc, #616]	; (8007fa0 <_printf_float+0x2d8>)
 8007d36:	f04f 32ff 	mov.w	r2, #4294967295
 8007d3a:	f7f8 fed9 	bl	8000af0 <__aeabi_dcmple>
 8007d3e:	bb48      	cbnz	r0, 8007d94 <_printf_float+0xcc>
 8007d40:	2200      	movs	r2, #0
 8007d42:	2300      	movs	r3, #0
 8007d44:	4640      	mov	r0, r8
 8007d46:	4649      	mov	r1, r9
 8007d48:	f7f8 fec8 	bl	8000adc <__aeabi_dcmplt>
 8007d4c:	b110      	cbz	r0, 8007d54 <_printf_float+0x8c>
 8007d4e:	232d      	movs	r3, #45	; 0x2d
 8007d50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d54:	4a93      	ldr	r2, [pc, #588]	; (8007fa4 <_printf_float+0x2dc>)
 8007d56:	4b94      	ldr	r3, [pc, #592]	; (8007fa8 <_printf_float+0x2e0>)
 8007d58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007d5c:	bf94      	ite	ls
 8007d5e:	4690      	movls	r8, r2
 8007d60:	4698      	movhi	r8, r3
 8007d62:	2303      	movs	r3, #3
 8007d64:	6123      	str	r3, [r4, #16]
 8007d66:	9b05      	ldr	r3, [sp, #20]
 8007d68:	f023 0304 	bic.w	r3, r3, #4
 8007d6c:	6023      	str	r3, [r4, #0]
 8007d6e:	f04f 0900 	mov.w	r9, #0
 8007d72:	9700      	str	r7, [sp, #0]
 8007d74:	4633      	mov	r3, r6
 8007d76:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d78:	4621      	mov	r1, r4
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	f000 f9da 	bl	8008134 <_printf_common>
 8007d80:	3001      	adds	r0, #1
 8007d82:	f040 8090 	bne.w	8007ea6 <_printf_float+0x1de>
 8007d86:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8a:	b00d      	add	sp, #52	; 0x34
 8007d8c:	ecbd 8b02 	vpop	{d8}
 8007d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d94:	4642      	mov	r2, r8
 8007d96:	464b      	mov	r3, r9
 8007d98:	4640      	mov	r0, r8
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	f7f8 fec6 	bl	8000b2c <__aeabi_dcmpun>
 8007da0:	b140      	cbz	r0, 8007db4 <_printf_float+0xec>
 8007da2:	464b      	mov	r3, r9
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	bfbc      	itt	lt
 8007da8:	232d      	movlt	r3, #45	; 0x2d
 8007daa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007dae:	4a7f      	ldr	r2, [pc, #508]	; (8007fac <_printf_float+0x2e4>)
 8007db0:	4b7f      	ldr	r3, [pc, #508]	; (8007fb0 <_printf_float+0x2e8>)
 8007db2:	e7d1      	b.n	8007d58 <_printf_float+0x90>
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007dba:	9206      	str	r2, [sp, #24]
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	d13f      	bne.n	8007e40 <_printf_float+0x178>
 8007dc0:	2306      	movs	r3, #6
 8007dc2:	6063      	str	r3, [r4, #4]
 8007dc4:	9b05      	ldr	r3, [sp, #20]
 8007dc6:	6861      	ldr	r1, [r4, #4]
 8007dc8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007dcc:	2300      	movs	r3, #0
 8007dce:	9303      	str	r3, [sp, #12]
 8007dd0:	ab0a      	add	r3, sp, #40	; 0x28
 8007dd2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007dd6:	ab09      	add	r3, sp, #36	; 0x24
 8007dd8:	ec49 8b10 	vmov	d0, r8, r9
 8007ddc:	9300      	str	r3, [sp, #0]
 8007dde:	6022      	str	r2, [r4, #0]
 8007de0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007de4:	4628      	mov	r0, r5
 8007de6:	f7ff fecf 	bl	8007b88 <__cvt>
 8007dea:	9b06      	ldr	r3, [sp, #24]
 8007dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dee:	2b47      	cmp	r3, #71	; 0x47
 8007df0:	4680      	mov	r8, r0
 8007df2:	d108      	bne.n	8007e06 <_printf_float+0x13e>
 8007df4:	1cc8      	adds	r0, r1, #3
 8007df6:	db02      	blt.n	8007dfe <_printf_float+0x136>
 8007df8:	6863      	ldr	r3, [r4, #4]
 8007dfa:	4299      	cmp	r1, r3
 8007dfc:	dd41      	ble.n	8007e82 <_printf_float+0x1ba>
 8007dfe:	f1ab 0302 	sub.w	r3, fp, #2
 8007e02:	fa5f fb83 	uxtb.w	fp, r3
 8007e06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007e0a:	d820      	bhi.n	8007e4e <_printf_float+0x186>
 8007e0c:	3901      	subs	r1, #1
 8007e0e:	465a      	mov	r2, fp
 8007e10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007e14:	9109      	str	r1, [sp, #36]	; 0x24
 8007e16:	f7ff ff19 	bl	8007c4c <__exponent>
 8007e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e1c:	1813      	adds	r3, r2, r0
 8007e1e:	2a01      	cmp	r2, #1
 8007e20:	4681      	mov	r9, r0
 8007e22:	6123      	str	r3, [r4, #16]
 8007e24:	dc02      	bgt.n	8007e2c <_printf_float+0x164>
 8007e26:	6822      	ldr	r2, [r4, #0]
 8007e28:	07d2      	lsls	r2, r2, #31
 8007e2a:	d501      	bpl.n	8007e30 <_printf_float+0x168>
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	6123      	str	r3, [r4, #16]
 8007e30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d09c      	beq.n	8007d72 <_printf_float+0xaa>
 8007e38:	232d      	movs	r3, #45	; 0x2d
 8007e3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e3e:	e798      	b.n	8007d72 <_printf_float+0xaa>
 8007e40:	9a06      	ldr	r2, [sp, #24]
 8007e42:	2a47      	cmp	r2, #71	; 0x47
 8007e44:	d1be      	bne.n	8007dc4 <_printf_float+0xfc>
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1bc      	bne.n	8007dc4 <_printf_float+0xfc>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e7b9      	b.n	8007dc2 <_printf_float+0xfa>
 8007e4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007e52:	d118      	bne.n	8007e86 <_printf_float+0x1be>
 8007e54:	2900      	cmp	r1, #0
 8007e56:	6863      	ldr	r3, [r4, #4]
 8007e58:	dd0b      	ble.n	8007e72 <_printf_float+0x1aa>
 8007e5a:	6121      	str	r1, [r4, #16]
 8007e5c:	b913      	cbnz	r3, 8007e64 <_printf_float+0x19c>
 8007e5e:	6822      	ldr	r2, [r4, #0]
 8007e60:	07d0      	lsls	r0, r2, #31
 8007e62:	d502      	bpl.n	8007e6a <_printf_float+0x1a2>
 8007e64:	3301      	adds	r3, #1
 8007e66:	440b      	add	r3, r1
 8007e68:	6123      	str	r3, [r4, #16]
 8007e6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8007e6c:	f04f 0900 	mov.w	r9, #0
 8007e70:	e7de      	b.n	8007e30 <_printf_float+0x168>
 8007e72:	b913      	cbnz	r3, 8007e7a <_printf_float+0x1b2>
 8007e74:	6822      	ldr	r2, [r4, #0]
 8007e76:	07d2      	lsls	r2, r2, #31
 8007e78:	d501      	bpl.n	8007e7e <_printf_float+0x1b6>
 8007e7a:	3302      	adds	r3, #2
 8007e7c:	e7f4      	b.n	8007e68 <_printf_float+0x1a0>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e7f2      	b.n	8007e68 <_printf_float+0x1a0>
 8007e82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e88:	4299      	cmp	r1, r3
 8007e8a:	db05      	blt.n	8007e98 <_printf_float+0x1d0>
 8007e8c:	6823      	ldr	r3, [r4, #0]
 8007e8e:	6121      	str	r1, [r4, #16]
 8007e90:	07d8      	lsls	r0, r3, #31
 8007e92:	d5ea      	bpl.n	8007e6a <_printf_float+0x1a2>
 8007e94:	1c4b      	adds	r3, r1, #1
 8007e96:	e7e7      	b.n	8007e68 <_printf_float+0x1a0>
 8007e98:	2900      	cmp	r1, #0
 8007e9a:	bfd4      	ite	le
 8007e9c:	f1c1 0202 	rsble	r2, r1, #2
 8007ea0:	2201      	movgt	r2, #1
 8007ea2:	4413      	add	r3, r2
 8007ea4:	e7e0      	b.n	8007e68 <_printf_float+0x1a0>
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	055a      	lsls	r2, r3, #21
 8007eaa:	d407      	bmi.n	8007ebc <_printf_float+0x1f4>
 8007eac:	6923      	ldr	r3, [r4, #16]
 8007eae:	4642      	mov	r2, r8
 8007eb0:	4631      	mov	r1, r6
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	47b8      	blx	r7
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	d12c      	bne.n	8007f14 <_printf_float+0x24c>
 8007eba:	e764      	b.n	8007d86 <_printf_float+0xbe>
 8007ebc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007ec0:	f240 80e0 	bls.w	8008084 <_printf_float+0x3bc>
 8007ec4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ec8:	2200      	movs	r2, #0
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f7f8 fdfc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d034      	beq.n	8007f3e <_printf_float+0x276>
 8007ed4:	4a37      	ldr	r2, [pc, #220]	; (8007fb4 <_printf_float+0x2ec>)
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4628      	mov	r0, r5
 8007edc:	47b8      	blx	r7
 8007ede:	3001      	adds	r0, #1
 8007ee0:	f43f af51 	beq.w	8007d86 <_printf_float+0xbe>
 8007ee4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	db02      	blt.n	8007ef2 <_printf_float+0x22a>
 8007eec:	6823      	ldr	r3, [r4, #0]
 8007eee:	07d8      	lsls	r0, r3, #31
 8007ef0:	d510      	bpl.n	8007f14 <_printf_float+0x24c>
 8007ef2:	ee18 3a10 	vmov	r3, s16
 8007ef6:	4652      	mov	r2, sl
 8007ef8:	4631      	mov	r1, r6
 8007efa:	4628      	mov	r0, r5
 8007efc:	47b8      	blx	r7
 8007efe:	3001      	adds	r0, #1
 8007f00:	f43f af41 	beq.w	8007d86 <_printf_float+0xbe>
 8007f04:	f04f 0800 	mov.w	r8, #0
 8007f08:	f104 091a 	add.w	r9, r4, #26
 8007f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	4543      	cmp	r3, r8
 8007f12:	dc09      	bgt.n	8007f28 <_printf_float+0x260>
 8007f14:	6823      	ldr	r3, [r4, #0]
 8007f16:	079b      	lsls	r3, r3, #30
 8007f18:	f100 8107 	bmi.w	800812a <_printf_float+0x462>
 8007f1c:	68e0      	ldr	r0, [r4, #12]
 8007f1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f20:	4298      	cmp	r0, r3
 8007f22:	bfb8      	it	lt
 8007f24:	4618      	movlt	r0, r3
 8007f26:	e730      	b.n	8007d8a <_printf_float+0xc2>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	464a      	mov	r2, r9
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4628      	mov	r0, r5
 8007f30:	47b8      	blx	r7
 8007f32:	3001      	adds	r0, #1
 8007f34:	f43f af27 	beq.w	8007d86 <_printf_float+0xbe>
 8007f38:	f108 0801 	add.w	r8, r8, #1
 8007f3c:	e7e6      	b.n	8007f0c <_printf_float+0x244>
 8007f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	dc39      	bgt.n	8007fb8 <_printf_float+0x2f0>
 8007f44:	4a1b      	ldr	r2, [pc, #108]	; (8007fb4 <_printf_float+0x2ec>)
 8007f46:	2301      	movs	r3, #1
 8007f48:	4631      	mov	r1, r6
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	47b8      	blx	r7
 8007f4e:	3001      	adds	r0, #1
 8007f50:	f43f af19 	beq.w	8007d86 <_printf_float+0xbe>
 8007f54:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	d102      	bne.n	8007f62 <_printf_float+0x29a>
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	07d9      	lsls	r1, r3, #31
 8007f60:	d5d8      	bpl.n	8007f14 <_printf_float+0x24c>
 8007f62:	ee18 3a10 	vmov	r3, s16
 8007f66:	4652      	mov	r2, sl
 8007f68:	4631      	mov	r1, r6
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	47b8      	blx	r7
 8007f6e:	3001      	adds	r0, #1
 8007f70:	f43f af09 	beq.w	8007d86 <_printf_float+0xbe>
 8007f74:	f04f 0900 	mov.w	r9, #0
 8007f78:	f104 0a1a 	add.w	sl, r4, #26
 8007f7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f7e:	425b      	negs	r3, r3
 8007f80:	454b      	cmp	r3, r9
 8007f82:	dc01      	bgt.n	8007f88 <_printf_float+0x2c0>
 8007f84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f86:	e792      	b.n	8007eae <_printf_float+0x1e6>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	4652      	mov	r2, sl
 8007f8c:	4631      	mov	r1, r6
 8007f8e:	4628      	mov	r0, r5
 8007f90:	47b8      	blx	r7
 8007f92:	3001      	adds	r0, #1
 8007f94:	f43f aef7 	beq.w	8007d86 <_printf_float+0xbe>
 8007f98:	f109 0901 	add.w	r9, r9, #1
 8007f9c:	e7ee      	b.n	8007f7c <_printf_float+0x2b4>
 8007f9e:	bf00      	nop
 8007fa0:	7fefffff 	.word	0x7fefffff
 8007fa4:	080331c7 	.word	0x080331c7
 8007fa8:	080331cb 	.word	0x080331cb
 8007fac:	080331cf 	.word	0x080331cf
 8007fb0:	080331d3 	.word	0x080331d3
 8007fb4:	080331d7 	.word	0x080331d7
 8007fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	bfa8      	it	ge
 8007fc0:	461a      	movge	r2, r3
 8007fc2:	2a00      	cmp	r2, #0
 8007fc4:	4691      	mov	r9, r2
 8007fc6:	dc37      	bgt.n	8008038 <_printf_float+0x370>
 8007fc8:	f04f 0b00 	mov.w	fp, #0
 8007fcc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fd0:	f104 021a 	add.w	r2, r4, #26
 8007fd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fd6:	9305      	str	r3, [sp, #20]
 8007fd8:	eba3 0309 	sub.w	r3, r3, r9
 8007fdc:	455b      	cmp	r3, fp
 8007fde:	dc33      	bgt.n	8008048 <_printf_float+0x380>
 8007fe0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	db3b      	blt.n	8008060 <_printf_float+0x398>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	07da      	lsls	r2, r3, #31
 8007fec:	d438      	bmi.n	8008060 <_printf_float+0x398>
 8007fee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007ff2:	eba2 0903 	sub.w	r9, r2, r3
 8007ff6:	9b05      	ldr	r3, [sp, #20]
 8007ff8:	1ad2      	subs	r2, r2, r3
 8007ffa:	4591      	cmp	r9, r2
 8007ffc:	bfa8      	it	ge
 8007ffe:	4691      	movge	r9, r2
 8008000:	f1b9 0f00 	cmp.w	r9, #0
 8008004:	dc35      	bgt.n	8008072 <_printf_float+0x3aa>
 8008006:	f04f 0800 	mov.w	r8, #0
 800800a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800800e:	f104 0a1a 	add.w	sl, r4, #26
 8008012:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	eba3 0309 	sub.w	r3, r3, r9
 800801c:	4543      	cmp	r3, r8
 800801e:	f77f af79 	ble.w	8007f14 <_printf_float+0x24c>
 8008022:	2301      	movs	r3, #1
 8008024:	4652      	mov	r2, sl
 8008026:	4631      	mov	r1, r6
 8008028:	4628      	mov	r0, r5
 800802a:	47b8      	blx	r7
 800802c:	3001      	adds	r0, #1
 800802e:	f43f aeaa 	beq.w	8007d86 <_printf_float+0xbe>
 8008032:	f108 0801 	add.w	r8, r8, #1
 8008036:	e7ec      	b.n	8008012 <_printf_float+0x34a>
 8008038:	4613      	mov	r3, r2
 800803a:	4631      	mov	r1, r6
 800803c:	4642      	mov	r2, r8
 800803e:	4628      	mov	r0, r5
 8008040:	47b8      	blx	r7
 8008042:	3001      	adds	r0, #1
 8008044:	d1c0      	bne.n	8007fc8 <_printf_float+0x300>
 8008046:	e69e      	b.n	8007d86 <_printf_float+0xbe>
 8008048:	2301      	movs	r3, #1
 800804a:	4631      	mov	r1, r6
 800804c:	4628      	mov	r0, r5
 800804e:	9205      	str	r2, [sp, #20]
 8008050:	47b8      	blx	r7
 8008052:	3001      	adds	r0, #1
 8008054:	f43f ae97 	beq.w	8007d86 <_printf_float+0xbe>
 8008058:	9a05      	ldr	r2, [sp, #20]
 800805a:	f10b 0b01 	add.w	fp, fp, #1
 800805e:	e7b9      	b.n	8007fd4 <_printf_float+0x30c>
 8008060:	ee18 3a10 	vmov	r3, s16
 8008064:	4652      	mov	r2, sl
 8008066:	4631      	mov	r1, r6
 8008068:	4628      	mov	r0, r5
 800806a:	47b8      	blx	r7
 800806c:	3001      	adds	r0, #1
 800806e:	d1be      	bne.n	8007fee <_printf_float+0x326>
 8008070:	e689      	b.n	8007d86 <_printf_float+0xbe>
 8008072:	9a05      	ldr	r2, [sp, #20]
 8008074:	464b      	mov	r3, r9
 8008076:	4442      	add	r2, r8
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	d1c1      	bne.n	8008006 <_printf_float+0x33e>
 8008082:	e680      	b.n	8007d86 <_printf_float+0xbe>
 8008084:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008086:	2a01      	cmp	r2, #1
 8008088:	dc01      	bgt.n	800808e <_printf_float+0x3c6>
 800808a:	07db      	lsls	r3, r3, #31
 800808c:	d53a      	bpl.n	8008104 <_printf_float+0x43c>
 800808e:	2301      	movs	r3, #1
 8008090:	4642      	mov	r2, r8
 8008092:	4631      	mov	r1, r6
 8008094:	4628      	mov	r0, r5
 8008096:	47b8      	blx	r7
 8008098:	3001      	adds	r0, #1
 800809a:	f43f ae74 	beq.w	8007d86 <_printf_float+0xbe>
 800809e:	ee18 3a10 	vmov	r3, s16
 80080a2:	4652      	mov	r2, sl
 80080a4:	4631      	mov	r1, r6
 80080a6:	4628      	mov	r0, r5
 80080a8:	47b8      	blx	r7
 80080aa:	3001      	adds	r0, #1
 80080ac:	f43f ae6b 	beq.w	8007d86 <_printf_float+0xbe>
 80080b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080b4:	2200      	movs	r2, #0
 80080b6:	2300      	movs	r3, #0
 80080b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80080bc:	f7f8 fd04 	bl	8000ac8 <__aeabi_dcmpeq>
 80080c0:	b9d8      	cbnz	r0, 80080fa <_printf_float+0x432>
 80080c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80080c6:	f108 0201 	add.w	r2, r8, #1
 80080ca:	4631      	mov	r1, r6
 80080cc:	4628      	mov	r0, r5
 80080ce:	47b8      	blx	r7
 80080d0:	3001      	adds	r0, #1
 80080d2:	d10e      	bne.n	80080f2 <_printf_float+0x42a>
 80080d4:	e657      	b.n	8007d86 <_printf_float+0xbe>
 80080d6:	2301      	movs	r3, #1
 80080d8:	4652      	mov	r2, sl
 80080da:	4631      	mov	r1, r6
 80080dc:	4628      	mov	r0, r5
 80080de:	47b8      	blx	r7
 80080e0:	3001      	adds	r0, #1
 80080e2:	f43f ae50 	beq.w	8007d86 <_printf_float+0xbe>
 80080e6:	f108 0801 	add.w	r8, r8, #1
 80080ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080ec:	3b01      	subs	r3, #1
 80080ee:	4543      	cmp	r3, r8
 80080f0:	dcf1      	bgt.n	80080d6 <_printf_float+0x40e>
 80080f2:	464b      	mov	r3, r9
 80080f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080f8:	e6da      	b.n	8007eb0 <_printf_float+0x1e8>
 80080fa:	f04f 0800 	mov.w	r8, #0
 80080fe:	f104 0a1a 	add.w	sl, r4, #26
 8008102:	e7f2      	b.n	80080ea <_printf_float+0x422>
 8008104:	2301      	movs	r3, #1
 8008106:	4642      	mov	r2, r8
 8008108:	e7df      	b.n	80080ca <_printf_float+0x402>
 800810a:	2301      	movs	r3, #1
 800810c:	464a      	mov	r2, r9
 800810e:	4631      	mov	r1, r6
 8008110:	4628      	mov	r0, r5
 8008112:	47b8      	blx	r7
 8008114:	3001      	adds	r0, #1
 8008116:	f43f ae36 	beq.w	8007d86 <_printf_float+0xbe>
 800811a:	f108 0801 	add.w	r8, r8, #1
 800811e:	68e3      	ldr	r3, [r4, #12]
 8008120:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008122:	1a5b      	subs	r3, r3, r1
 8008124:	4543      	cmp	r3, r8
 8008126:	dcf0      	bgt.n	800810a <_printf_float+0x442>
 8008128:	e6f8      	b.n	8007f1c <_printf_float+0x254>
 800812a:	f04f 0800 	mov.w	r8, #0
 800812e:	f104 0919 	add.w	r9, r4, #25
 8008132:	e7f4      	b.n	800811e <_printf_float+0x456>

08008134 <_printf_common>:
 8008134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008138:	4616      	mov	r6, r2
 800813a:	4699      	mov	r9, r3
 800813c:	688a      	ldr	r2, [r1, #8]
 800813e:	690b      	ldr	r3, [r1, #16]
 8008140:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008144:	4293      	cmp	r3, r2
 8008146:	bfb8      	it	lt
 8008148:	4613      	movlt	r3, r2
 800814a:	6033      	str	r3, [r6, #0]
 800814c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008150:	4607      	mov	r7, r0
 8008152:	460c      	mov	r4, r1
 8008154:	b10a      	cbz	r2, 800815a <_printf_common+0x26>
 8008156:	3301      	adds	r3, #1
 8008158:	6033      	str	r3, [r6, #0]
 800815a:	6823      	ldr	r3, [r4, #0]
 800815c:	0699      	lsls	r1, r3, #26
 800815e:	bf42      	ittt	mi
 8008160:	6833      	ldrmi	r3, [r6, #0]
 8008162:	3302      	addmi	r3, #2
 8008164:	6033      	strmi	r3, [r6, #0]
 8008166:	6825      	ldr	r5, [r4, #0]
 8008168:	f015 0506 	ands.w	r5, r5, #6
 800816c:	d106      	bne.n	800817c <_printf_common+0x48>
 800816e:	f104 0a19 	add.w	sl, r4, #25
 8008172:	68e3      	ldr	r3, [r4, #12]
 8008174:	6832      	ldr	r2, [r6, #0]
 8008176:	1a9b      	subs	r3, r3, r2
 8008178:	42ab      	cmp	r3, r5
 800817a:	dc26      	bgt.n	80081ca <_printf_common+0x96>
 800817c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008180:	1e13      	subs	r3, r2, #0
 8008182:	6822      	ldr	r2, [r4, #0]
 8008184:	bf18      	it	ne
 8008186:	2301      	movne	r3, #1
 8008188:	0692      	lsls	r2, r2, #26
 800818a:	d42b      	bmi.n	80081e4 <_printf_common+0xb0>
 800818c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008190:	4649      	mov	r1, r9
 8008192:	4638      	mov	r0, r7
 8008194:	47c0      	blx	r8
 8008196:	3001      	adds	r0, #1
 8008198:	d01e      	beq.n	80081d8 <_printf_common+0xa4>
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	6922      	ldr	r2, [r4, #16]
 800819e:	f003 0306 	and.w	r3, r3, #6
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	bf02      	ittt	eq
 80081a6:	68e5      	ldreq	r5, [r4, #12]
 80081a8:	6833      	ldreq	r3, [r6, #0]
 80081aa:	1aed      	subeq	r5, r5, r3
 80081ac:	68a3      	ldr	r3, [r4, #8]
 80081ae:	bf0c      	ite	eq
 80081b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081b4:	2500      	movne	r5, #0
 80081b6:	4293      	cmp	r3, r2
 80081b8:	bfc4      	itt	gt
 80081ba:	1a9b      	subgt	r3, r3, r2
 80081bc:	18ed      	addgt	r5, r5, r3
 80081be:	2600      	movs	r6, #0
 80081c0:	341a      	adds	r4, #26
 80081c2:	42b5      	cmp	r5, r6
 80081c4:	d11a      	bne.n	80081fc <_printf_common+0xc8>
 80081c6:	2000      	movs	r0, #0
 80081c8:	e008      	b.n	80081dc <_printf_common+0xa8>
 80081ca:	2301      	movs	r3, #1
 80081cc:	4652      	mov	r2, sl
 80081ce:	4649      	mov	r1, r9
 80081d0:	4638      	mov	r0, r7
 80081d2:	47c0      	blx	r8
 80081d4:	3001      	adds	r0, #1
 80081d6:	d103      	bne.n	80081e0 <_printf_common+0xac>
 80081d8:	f04f 30ff 	mov.w	r0, #4294967295
 80081dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081e0:	3501      	adds	r5, #1
 80081e2:	e7c6      	b.n	8008172 <_printf_common+0x3e>
 80081e4:	18e1      	adds	r1, r4, r3
 80081e6:	1c5a      	adds	r2, r3, #1
 80081e8:	2030      	movs	r0, #48	; 0x30
 80081ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081ee:	4422      	add	r2, r4
 80081f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081f8:	3302      	adds	r3, #2
 80081fa:	e7c7      	b.n	800818c <_printf_common+0x58>
 80081fc:	2301      	movs	r3, #1
 80081fe:	4622      	mov	r2, r4
 8008200:	4649      	mov	r1, r9
 8008202:	4638      	mov	r0, r7
 8008204:	47c0      	blx	r8
 8008206:	3001      	adds	r0, #1
 8008208:	d0e6      	beq.n	80081d8 <_printf_common+0xa4>
 800820a:	3601      	adds	r6, #1
 800820c:	e7d9      	b.n	80081c2 <_printf_common+0x8e>
	...

08008210 <_printf_i>:
 8008210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008214:	7e0f      	ldrb	r7, [r1, #24]
 8008216:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008218:	2f78      	cmp	r7, #120	; 0x78
 800821a:	4691      	mov	r9, r2
 800821c:	4680      	mov	r8, r0
 800821e:	460c      	mov	r4, r1
 8008220:	469a      	mov	sl, r3
 8008222:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008226:	d807      	bhi.n	8008238 <_printf_i+0x28>
 8008228:	2f62      	cmp	r7, #98	; 0x62
 800822a:	d80a      	bhi.n	8008242 <_printf_i+0x32>
 800822c:	2f00      	cmp	r7, #0
 800822e:	f000 80d4 	beq.w	80083da <_printf_i+0x1ca>
 8008232:	2f58      	cmp	r7, #88	; 0x58
 8008234:	f000 80c0 	beq.w	80083b8 <_printf_i+0x1a8>
 8008238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800823c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008240:	e03a      	b.n	80082b8 <_printf_i+0xa8>
 8008242:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008246:	2b15      	cmp	r3, #21
 8008248:	d8f6      	bhi.n	8008238 <_printf_i+0x28>
 800824a:	a101      	add	r1, pc, #4	; (adr r1, 8008250 <_printf_i+0x40>)
 800824c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008250:	080082a9 	.word	0x080082a9
 8008254:	080082bd 	.word	0x080082bd
 8008258:	08008239 	.word	0x08008239
 800825c:	08008239 	.word	0x08008239
 8008260:	08008239 	.word	0x08008239
 8008264:	08008239 	.word	0x08008239
 8008268:	080082bd 	.word	0x080082bd
 800826c:	08008239 	.word	0x08008239
 8008270:	08008239 	.word	0x08008239
 8008274:	08008239 	.word	0x08008239
 8008278:	08008239 	.word	0x08008239
 800827c:	080083c1 	.word	0x080083c1
 8008280:	080082e9 	.word	0x080082e9
 8008284:	0800837b 	.word	0x0800837b
 8008288:	08008239 	.word	0x08008239
 800828c:	08008239 	.word	0x08008239
 8008290:	080083e3 	.word	0x080083e3
 8008294:	08008239 	.word	0x08008239
 8008298:	080082e9 	.word	0x080082e9
 800829c:	08008239 	.word	0x08008239
 80082a0:	08008239 	.word	0x08008239
 80082a4:	08008383 	.word	0x08008383
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	1d1a      	adds	r2, r3, #4
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	602a      	str	r2, [r5, #0]
 80082b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082b8:	2301      	movs	r3, #1
 80082ba:	e09f      	b.n	80083fc <_printf_i+0x1ec>
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	0607      	lsls	r7, r0, #24
 80082c2:	f103 0104 	add.w	r1, r3, #4
 80082c6:	6029      	str	r1, [r5, #0]
 80082c8:	d501      	bpl.n	80082ce <_printf_i+0xbe>
 80082ca:	681e      	ldr	r6, [r3, #0]
 80082cc:	e003      	b.n	80082d6 <_printf_i+0xc6>
 80082ce:	0646      	lsls	r6, r0, #25
 80082d0:	d5fb      	bpl.n	80082ca <_printf_i+0xba>
 80082d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	da03      	bge.n	80082e2 <_printf_i+0xd2>
 80082da:	232d      	movs	r3, #45	; 0x2d
 80082dc:	4276      	negs	r6, r6
 80082de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e2:	485a      	ldr	r0, [pc, #360]	; (800844c <_printf_i+0x23c>)
 80082e4:	230a      	movs	r3, #10
 80082e6:	e012      	b.n	800830e <_printf_i+0xfe>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	6820      	ldr	r0, [r4, #0]
 80082ec:	1d19      	adds	r1, r3, #4
 80082ee:	6029      	str	r1, [r5, #0]
 80082f0:	0605      	lsls	r5, r0, #24
 80082f2:	d501      	bpl.n	80082f8 <_printf_i+0xe8>
 80082f4:	681e      	ldr	r6, [r3, #0]
 80082f6:	e002      	b.n	80082fe <_printf_i+0xee>
 80082f8:	0641      	lsls	r1, r0, #25
 80082fa:	d5fb      	bpl.n	80082f4 <_printf_i+0xe4>
 80082fc:	881e      	ldrh	r6, [r3, #0]
 80082fe:	4853      	ldr	r0, [pc, #332]	; (800844c <_printf_i+0x23c>)
 8008300:	2f6f      	cmp	r7, #111	; 0x6f
 8008302:	bf0c      	ite	eq
 8008304:	2308      	moveq	r3, #8
 8008306:	230a      	movne	r3, #10
 8008308:	2100      	movs	r1, #0
 800830a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800830e:	6865      	ldr	r5, [r4, #4]
 8008310:	60a5      	str	r5, [r4, #8]
 8008312:	2d00      	cmp	r5, #0
 8008314:	bfa2      	ittt	ge
 8008316:	6821      	ldrge	r1, [r4, #0]
 8008318:	f021 0104 	bicge.w	r1, r1, #4
 800831c:	6021      	strge	r1, [r4, #0]
 800831e:	b90e      	cbnz	r6, 8008324 <_printf_i+0x114>
 8008320:	2d00      	cmp	r5, #0
 8008322:	d04b      	beq.n	80083bc <_printf_i+0x1ac>
 8008324:	4615      	mov	r5, r2
 8008326:	fbb6 f1f3 	udiv	r1, r6, r3
 800832a:	fb03 6711 	mls	r7, r3, r1, r6
 800832e:	5dc7      	ldrb	r7, [r0, r7]
 8008330:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008334:	4637      	mov	r7, r6
 8008336:	42bb      	cmp	r3, r7
 8008338:	460e      	mov	r6, r1
 800833a:	d9f4      	bls.n	8008326 <_printf_i+0x116>
 800833c:	2b08      	cmp	r3, #8
 800833e:	d10b      	bne.n	8008358 <_printf_i+0x148>
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	07de      	lsls	r6, r3, #31
 8008344:	d508      	bpl.n	8008358 <_printf_i+0x148>
 8008346:	6923      	ldr	r3, [r4, #16]
 8008348:	6861      	ldr	r1, [r4, #4]
 800834a:	4299      	cmp	r1, r3
 800834c:	bfde      	ittt	le
 800834e:	2330      	movle	r3, #48	; 0x30
 8008350:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008354:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008358:	1b52      	subs	r2, r2, r5
 800835a:	6122      	str	r2, [r4, #16]
 800835c:	f8cd a000 	str.w	sl, [sp]
 8008360:	464b      	mov	r3, r9
 8008362:	aa03      	add	r2, sp, #12
 8008364:	4621      	mov	r1, r4
 8008366:	4640      	mov	r0, r8
 8008368:	f7ff fee4 	bl	8008134 <_printf_common>
 800836c:	3001      	adds	r0, #1
 800836e:	d14a      	bne.n	8008406 <_printf_i+0x1f6>
 8008370:	f04f 30ff 	mov.w	r0, #4294967295
 8008374:	b004      	add	sp, #16
 8008376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	f043 0320 	orr.w	r3, r3, #32
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	4833      	ldr	r0, [pc, #204]	; (8008450 <_printf_i+0x240>)
 8008384:	2778      	movs	r7, #120	; 0x78
 8008386:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	6829      	ldr	r1, [r5, #0]
 800838e:	061f      	lsls	r7, r3, #24
 8008390:	f851 6b04 	ldr.w	r6, [r1], #4
 8008394:	d402      	bmi.n	800839c <_printf_i+0x18c>
 8008396:	065f      	lsls	r7, r3, #25
 8008398:	bf48      	it	mi
 800839a:	b2b6      	uxthmi	r6, r6
 800839c:	07df      	lsls	r7, r3, #31
 800839e:	bf48      	it	mi
 80083a0:	f043 0320 	orrmi.w	r3, r3, #32
 80083a4:	6029      	str	r1, [r5, #0]
 80083a6:	bf48      	it	mi
 80083a8:	6023      	strmi	r3, [r4, #0]
 80083aa:	b91e      	cbnz	r6, 80083b4 <_printf_i+0x1a4>
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	f023 0320 	bic.w	r3, r3, #32
 80083b2:	6023      	str	r3, [r4, #0]
 80083b4:	2310      	movs	r3, #16
 80083b6:	e7a7      	b.n	8008308 <_printf_i+0xf8>
 80083b8:	4824      	ldr	r0, [pc, #144]	; (800844c <_printf_i+0x23c>)
 80083ba:	e7e4      	b.n	8008386 <_printf_i+0x176>
 80083bc:	4615      	mov	r5, r2
 80083be:	e7bd      	b.n	800833c <_printf_i+0x12c>
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	6826      	ldr	r6, [r4, #0]
 80083c4:	6961      	ldr	r1, [r4, #20]
 80083c6:	1d18      	adds	r0, r3, #4
 80083c8:	6028      	str	r0, [r5, #0]
 80083ca:	0635      	lsls	r5, r6, #24
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	d501      	bpl.n	80083d4 <_printf_i+0x1c4>
 80083d0:	6019      	str	r1, [r3, #0]
 80083d2:	e002      	b.n	80083da <_printf_i+0x1ca>
 80083d4:	0670      	lsls	r0, r6, #25
 80083d6:	d5fb      	bpl.n	80083d0 <_printf_i+0x1c0>
 80083d8:	8019      	strh	r1, [r3, #0]
 80083da:	2300      	movs	r3, #0
 80083dc:	6123      	str	r3, [r4, #16]
 80083de:	4615      	mov	r5, r2
 80083e0:	e7bc      	b.n	800835c <_printf_i+0x14c>
 80083e2:	682b      	ldr	r3, [r5, #0]
 80083e4:	1d1a      	adds	r2, r3, #4
 80083e6:	602a      	str	r2, [r5, #0]
 80083e8:	681d      	ldr	r5, [r3, #0]
 80083ea:	6862      	ldr	r2, [r4, #4]
 80083ec:	2100      	movs	r1, #0
 80083ee:	4628      	mov	r0, r5
 80083f0:	f7f7 feee 	bl	80001d0 <memchr>
 80083f4:	b108      	cbz	r0, 80083fa <_printf_i+0x1ea>
 80083f6:	1b40      	subs	r0, r0, r5
 80083f8:	6060      	str	r0, [r4, #4]
 80083fa:	6863      	ldr	r3, [r4, #4]
 80083fc:	6123      	str	r3, [r4, #16]
 80083fe:	2300      	movs	r3, #0
 8008400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008404:	e7aa      	b.n	800835c <_printf_i+0x14c>
 8008406:	6923      	ldr	r3, [r4, #16]
 8008408:	462a      	mov	r2, r5
 800840a:	4649      	mov	r1, r9
 800840c:	4640      	mov	r0, r8
 800840e:	47d0      	blx	sl
 8008410:	3001      	adds	r0, #1
 8008412:	d0ad      	beq.n	8008370 <_printf_i+0x160>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	079b      	lsls	r3, r3, #30
 8008418:	d413      	bmi.n	8008442 <_printf_i+0x232>
 800841a:	68e0      	ldr	r0, [r4, #12]
 800841c:	9b03      	ldr	r3, [sp, #12]
 800841e:	4298      	cmp	r0, r3
 8008420:	bfb8      	it	lt
 8008422:	4618      	movlt	r0, r3
 8008424:	e7a6      	b.n	8008374 <_printf_i+0x164>
 8008426:	2301      	movs	r3, #1
 8008428:	4632      	mov	r2, r6
 800842a:	4649      	mov	r1, r9
 800842c:	4640      	mov	r0, r8
 800842e:	47d0      	blx	sl
 8008430:	3001      	adds	r0, #1
 8008432:	d09d      	beq.n	8008370 <_printf_i+0x160>
 8008434:	3501      	adds	r5, #1
 8008436:	68e3      	ldr	r3, [r4, #12]
 8008438:	9903      	ldr	r1, [sp, #12]
 800843a:	1a5b      	subs	r3, r3, r1
 800843c:	42ab      	cmp	r3, r5
 800843e:	dcf2      	bgt.n	8008426 <_printf_i+0x216>
 8008440:	e7eb      	b.n	800841a <_printf_i+0x20a>
 8008442:	2500      	movs	r5, #0
 8008444:	f104 0619 	add.w	r6, r4, #25
 8008448:	e7f5      	b.n	8008436 <_printf_i+0x226>
 800844a:	bf00      	nop
 800844c:	080331d9 	.word	0x080331d9
 8008450:	080331ea 	.word	0x080331ea

08008454 <std>:
 8008454:	2300      	movs	r3, #0
 8008456:	b510      	push	{r4, lr}
 8008458:	4604      	mov	r4, r0
 800845a:	e9c0 3300 	strd	r3, r3, [r0]
 800845e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008462:	6083      	str	r3, [r0, #8]
 8008464:	8181      	strh	r1, [r0, #12]
 8008466:	6643      	str	r3, [r0, #100]	; 0x64
 8008468:	81c2      	strh	r2, [r0, #14]
 800846a:	6183      	str	r3, [r0, #24]
 800846c:	4619      	mov	r1, r3
 800846e:	2208      	movs	r2, #8
 8008470:	305c      	adds	r0, #92	; 0x5c
 8008472:	f000 f914 	bl	800869e <memset>
 8008476:	4b0d      	ldr	r3, [pc, #52]	; (80084ac <std+0x58>)
 8008478:	6263      	str	r3, [r4, #36]	; 0x24
 800847a:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <std+0x5c>)
 800847c:	62a3      	str	r3, [r4, #40]	; 0x28
 800847e:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <std+0x60>)
 8008480:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008482:	4b0d      	ldr	r3, [pc, #52]	; (80084b8 <std+0x64>)
 8008484:	6323      	str	r3, [r4, #48]	; 0x30
 8008486:	4b0d      	ldr	r3, [pc, #52]	; (80084bc <std+0x68>)
 8008488:	6224      	str	r4, [r4, #32]
 800848a:	429c      	cmp	r4, r3
 800848c:	d006      	beq.n	800849c <std+0x48>
 800848e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008492:	4294      	cmp	r4, r2
 8008494:	d002      	beq.n	800849c <std+0x48>
 8008496:	33d0      	adds	r3, #208	; 0xd0
 8008498:	429c      	cmp	r4, r3
 800849a:	d105      	bne.n	80084a8 <std+0x54>
 800849c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084a4:	f000 b978 	b.w	8008798 <__retarget_lock_init_recursive>
 80084a8:	bd10      	pop	{r4, pc}
 80084aa:	bf00      	nop
 80084ac:	08008619 	.word	0x08008619
 80084b0:	0800863b 	.word	0x0800863b
 80084b4:	08008673 	.word	0x08008673
 80084b8:	08008697 	.word	0x08008697
 80084bc:	20000714 	.word	0x20000714

080084c0 <stdio_exit_handler>:
 80084c0:	4a02      	ldr	r2, [pc, #8]	; (80084cc <stdio_exit_handler+0xc>)
 80084c2:	4903      	ldr	r1, [pc, #12]	; (80084d0 <stdio_exit_handler+0x10>)
 80084c4:	4803      	ldr	r0, [pc, #12]	; (80084d4 <stdio_exit_handler+0x14>)
 80084c6:	f000 b869 	b.w	800859c <_fwalk_sglue>
 80084ca:	bf00      	nop
 80084cc:	20000014 	.word	0x20000014
 80084d0:	0800a189 	.word	0x0800a189
 80084d4:	20000020 	.word	0x20000020

080084d8 <cleanup_stdio>:
 80084d8:	6841      	ldr	r1, [r0, #4]
 80084da:	4b0c      	ldr	r3, [pc, #48]	; (800850c <cleanup_stdio+0x34>)
 80084dc:	4299      	cmp	r1, r3
 80084de:	b510      	push	{r4, lr}
 80084e0:	4604      	mov	r4, r0
 80084e2:	d001      	beq.n	80084e8 <cleanup_stdio+0x10>
 80084e4:	f001 fe50 	bl	800a188 <_fflush_r>
 80084e8:	68a1      	ldr	r1, [r4, #8]
 80084ea:	4b09      	ldr	r3, [pc, #36]	; (8008510 <cleanup_stdio+0x38>)
 80084ec:	4299      	cmp	r1, r3
 80084ee:	d002      	beq.n	80084f6 <cleanup_stdio+0x1e>
 80084f0:	4620      	mov	r0, r4
 80084f2:	f001 fe49 	bl	800a188 <_fflush_r>
 80084f6:	68e1      	ldr	r1, [r4, #12]
 80084f8:	4b06      	ldr	r3, [pc, #24]	; (8008514 <cleanup_stdio+0x3c>)
 80084fa:	4299      	cmp	r1, r3
 80084fc:	d004      	beq.n	8008508 <cleanup_stdio+0x30>
 80084fe:	4620      	mov	r0, r4
 8008500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008504:	f001 be40 	b.w	800a188 <_fflush_r>
 8008508:	bd10      	pop	{r4, pc}
 800850a:	bf00      	nop
 800850c:	20000714 	.word	0x20000714
 8008510:	2000077c 	.word	0x2000077c
 8008514:	200007e4 	.word	0x200007e4

08008518 <global_stdio_init.part.0>:
 8008518:	b510      	push	{r4, lr}
 800851a:	4b0b      	ldr	r3, [pc, #44]	; (8008548 <global_stdio_init.part.0+0x30>)
 800851c:	4c0b      	ldr	r4, [pc, #44]	; (800854c <global_stdio_init.part.0+0x34>)
 800851e:	4a0c      	ldr	r2, [pc, #48]	; (8008550 <global_stdio_init.part.0+0x38>)
 8008520:	601a      	str	r2, [r3, #0]
 8008522:	4620      	mov	r0, r4
 8008524:	2200      	movs	r2, #0
 8008526:	2104      	movs	r1, #4
 8008528:	f7ff ff94 	bl	8008454 <std>
 800852c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008530:	2201      	movs	r2, #1
 8008532:	2109      	movs	r1, #9
 8008534:	f7ff ff8e 	bl	8008454 <std>
 8008538:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800853c:	2202      	movs	r2, #2
 800853e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008542:	2112      	movs	r1, #18
 8008544:	f7ff bf86 	b.w	8008454 <std>
 8008548:	2000084c 	.word	0x2000084c
 800854c:	20000714 	.word	0x20000714
 8008550:	080084c1 	.word	0x080084c1

08008554 <__sfp_lock_acquire>:
 8008554:	4801      	ldr	r0, [pc, #4]	; (800855c <__sfp_lock_acquire+0x8>)
 8008556:	f000 b920 	b.w	800879a <__retarget_lock_acquire_recursive>
 800855a:	bf00      	nop
 800855c:	20000855 	.word	0x20000855

08008560 <__sfp_lock_release>:
 8008560:	4801      	ldr	r0, [pc, #4]	; (8008568 <__sfp_lock_release+0x8>)
 8008562:	f000 b91b 	b.w	800879c <__retarget_lock_release_recursive>
 8008566:	bf00      	nop
 8008568:	20000855 	.word	0x20000855

0800856c <__sinit>:
 800856c:	b510      	push	{r4, lr}
 800856e:	4604      	mov	r4, r0
 8008570:	f7ff fff0 	bl	8008554 <__sfp_lock_acquire>
 8008574:	6a23      	ldr	r3, [r4, #32]
 8008576:	b11b      	cbz	r3, 8008580 <__sinit+0x14>
 8008578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800857c:	f7ff bff0 	b.w	8008560 <__sfp_lock_release>
 8008580:	4b04      	ldr	r3, [pc, #16]	; (8008594 <__sinit+0x28>)
 8008582:	6223      	str	r3, [r4, #32]
 8008584:	4b04      	ldr	r3, [pc, #16]	; (8008598 <__sinit+0x2c>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d1f5      	bne.n	8008578 <__sinit+0xc>
 800858c:	f7ff ffc4 	bl	8008518 <global_stdio_init.part.0>
 8008590:	e7f2      	b.n	8008578 <__sinit+0xc>
 8008592:	bf00      	nop
 8008594:	080084d9 	.word	0x080084d9
 8008598:	2000084c 	.word	0x2000084c

0800859c <_fwalk_sglue>:
 800859c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a0:	4607      	mov	r7, r0
 80085a2:	4688      	mov	r8, r1
 80085a4:	4614      	mov	r4, r2
 80085a6:	2600      	movs	r6, #0
 80085a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085ac:	f1b9 0901 	subs.w	r9, r9, #1
 80085b0:	d505      	bpl.n	80085be <_fwalk_sglue+0x22>
 80085b2:	6824      	ldr	r4, [r4, #0]
 80085b4:	2c00      	cmp	r4, #0
 80085b6:	d1f7      	bne.n	80085a8 <_fwalk_sglue+0xc>
 80085b8:	4630      	mov	r0, r6
 80085ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085be:	89ab      	ldrh	r3, [r5, #12]
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d907      	bls.n	80085d4 <_fwalk_sglue+0x38>
 80085c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085c8:	3301      	adds	r3, #1
 80085ca:	d003      	beq.n	80085d4 <_fwalk_sglue+0x38>
 80085cc:	4629      	mov	r1, r5
 80085ce:	4638      	mov	r0, r7
 80085d0:	47c0      	blx	r8
 80085d2:	4306      	orrs	r6, r0
 80085d4:	3568      	adds	r5, #104	; 0x68
 80085d6:	e7e9      	b.n	80085ac <_fwalk_sglue+0x10>

080085d8 <siprintf>:
 80085d8:	b40e      	push	{r1, r2, r3}
 80085da:	b500      	push	{lr}
 80085dc:	b09c      	sub	sp, #112	; 0x70
 80085de:	ab1d      	add	r3, sp, #116	; 0x74
 80085e0:	9002      	str	r0, [sp, #8]
 80085e2:	9006      	str	r0, [sp, #24]
 80085e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80085e8:	4809      	ldr	r0, [pc, #36]	; (8008610 <siprintf+0x38>)
 80085ea:	9107      	str	r1, [sp, #28]
 80085ec:	9104      	str	r1, [sp, #16]
 80085ee:	4909      	ldr	r1, [pc, #36]	; (8008614 <siprintf+0x3c>)
 80085f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80085f4:	9105      	str	r1, [sp, #20]
 80085f6:	6800      	ldr	r0, [r0, #0]
 80085f8:	9301      	str	r3, [sp, #4]
 80085fa:	a902      	add	r1, sp, #8
 80085fc:	f001 fc40 	bl	8009e80 <_svfiprintf_r>
 8008600:	9b02      	ldr	r3, [sp, #8]
 8008602:	2200      	movs	r2, #0
 8008604:	701a      	strb	r2, [r3, #0]
 8008606:	b01c      	add	sp, #112	; 0x70
 8008608:	f85d eb04 	ldr.w	lr, [sp], #4
 800860c:	b003      	add	sp, #12
 800860e:	4770      	bx	lr
 8008610:	2000006c 	.word	0x2000006c
 8008614:	ffff0208 	.word	0xffff0208

08008618 <__sread>:
 8008618:	b510      	push	{r4, lr}
 800861a:	460c      	mov	r4, r1
 800861c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008620:	f000 f86c 	bl	80086fc <_read_r>
 8008624:	2800      	cmp	r0, #0
 8008626:	bfab      	itete	ge
 8008628:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800862a:	89a3      	ldrhlt	r3, [r4, #12]
 800862c:	181b      	addge	r3, r3, r0
 800862e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008632:	bfac      	ite	ge
 8008634:	6563      	strge	r3, [r4, #84]	; 0x54
 8008636:	81a3      	strhlt	r3, [r4, #12]
 8008638:	bd10      	pop	{r4, pc}

0800863a <__swrite>:
 800863a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800863e:	461f      	mov	r7, r3
 8008640:	898b      	ldrh	r3, [r1, #12]
 8008642:	05db      	lsls	r3, r3, #23
 8008644:	4605      	mov	r5, r0
 8008646:	460c      	mov	r4, r1
 8008648:	4616      	mov	r6, r2
 800864a:	d505      	bpl.n	8008658 <__swrite+0x1e>
 800864c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008650:	2302      	movs	r3, #2
 8008652:	2200      	movs	r2, #0
 8008654:	f000 f840 	bl	80086d8 <_lseek_r>
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800865e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	4632      	mov	r2, r6
 8008666:	463b      	mov	r3, r7
 8008668:	4628      	mov	r0, r5
 800866a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800866e:	f000 b857 	b.w	8008720 <_write_r>

08008672 <__sseek>:
 8008672:	b510      	push	{r4, lr}
 8008674:	460c      	mov	r4, r1
 8008676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800867a:	f000 f82d 	bl	80086d8 <_lseek_r>
 800867e:	1c43      	adds	r3, r0, #1
 8008680:	89a3      	ldrh	r3, [r4, #12]
 8008682:	bf15      	itete	ne
 8008684:	6560      	strne	r0, [r4, #84]	; 0x54
 8008686:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800868a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800868e:	81a3      	strheq	r3, [r4, #12]
 8008690:	bf18      	it	ne
 8008692:	81a3      	strhne	r3, [r4, #12]
 8008694:	bd10      	pop	{r4, pc}

08008696 <__sclose>:
 8008696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869a:	f000 b80d 	b.w	80086b8 <_close_r>

0800869e <memset>:
 800869e:	4402      	add	r2, r0
 80086a0:	4603      	mov	r3, r0
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d100      	bne.n	80086a8 <memset+0xa>
 80086a6:	4770      	bx	lr
 80086a8:	f803 1b01 	strb.w	r1, [r3], #1
 80086ac:	e7f9      	b.n	80086a2 <memset+0x4>
	...

080086b0 <_localeconv_r>:
 80086b0:	4800      	ldr	r0, [pc, #0]	; (80086b4 <_localeconv_r+0x4>)
 80086b2:	4770      	bx	lr
 80086b4:	20000160 	.word	0x20000160

080086b8 <_close_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	4d06      	ldr	r5, [pc, #24]	; (80086d4 <_close_r+0x1c>)
 80086bc:	2300      	movs	r3, #0
 80086be:	4604      	mov	r4, r0
 80086c0:	4608      	mov	r0, r1
 80086c2:	602b      	str	r3, [r5, #0]
 80086c4:	f7fb fcd7 	bl	8004076 <_close>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_close_r+0x1a>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_close_r+0x1a>
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	20000850 	.word	0x20000850

080086d8 <_lseek_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	4d07      	ldr	r5, [pc, #28]	; (80086f8 <_lseek_r+0x20>)
 80086dc:	4604      	mov	r4, r0
 80086de:	4608      	mov	r0, r1
 80086e0:	4611      	mov	r1, r2
 80086e2:	2200      	movs	r2, #0
 80086e4:	602a      	str	r2, [r5, #0]
 80086e6:	461a      	mov	r2, r3
 80086e8:	f7fb fcec 	bl	80040c4 <_lseek>
 80086ec:	1c43      	adds	r3, r0, #1
 80086ee:	d102      	bne.n	80086f6 <_lseek_r+0x1e>
 80086f0:	682b      	ldr	r3, [r5, #0]
 80086f2:	b103      	cbz	r3, 80086f6 <_lseek_r+0x1e>
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	bd38      	pop	{r3, r4, r5, pc}
 80086f8:	20000850 	.word	0x20000850

080086fc <_read_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4d07      	ldr	r5, [pc, #28]	; (800871c <_read_r+0x20>)
 8008700:	4604      	mov	r4, r0
 8008702:	4608      	mov	r0, r1
 8008704:	4611      	mov	r1, r2
 8008706:	2200      	movs	r2, #0
 8008708:	602a      	str	r2, [r5, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f7fb fc7a 	bl	8004004 <_read>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_read_r+0x1e>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_read_r+0x1e>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	20000850 	.word	0x20000850

08008720 <_write_r>:
 8008720:	b538      	push	{r3, r4, r5, lr}
 8008722:	4d07      	ldr	r5, [pc, #28]	; (8008740 <_write_r+0x20>)
 8008724:	4604      	mov	r4, r0
 8008726:	4608      	mov	r0, r1
 8008728:	4611      	mov	r1, r2
 800872a:	2200      	movs	r2, #0
 800872c:	602a      	str	r2, [r5, #0]
 800872e:	461a      	mov	r2, r3
 8008730:	f7fb fc85 	bl	800403e <_write>
 8008734:	1c43      	adds	r3, r0, #1
 8008736:	d102      	bne.n	800873e <_write_r+0x1e>
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	b103      	cbz	r3, 800873e <_write_r+0x1e>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	20000850 	.word	0x20000850

08008744 <__errno>:
 8008744:	4b01      	ldr	r3, [pc, #4]	; (800874c <__errno+0x8>)
 8008746:	6818      	ldr	r0, [r3, #0]
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	2000006c 	.word	0x2000006c

08008750 <__libc_init_array>:
 8008750:	b570      	push	{r4, r5, r6, lr}
 8008752:	4d0d      	ldr	r5, [pc, #52]	; (8008788 <__libc_init_array+0x38>)
 8008754:	4c0d      	ldr	r4, [pc, #52]	; (800878c <__libc_init_array+0x3c>)
 8008756:	1b64      	subs	r4, r4, r5
 8008758:	10a4      	asrs	r4, r4, #2
 800875a:	2600      	movs	r6, #0
 800875c:	42a6      	cmp	r6, r4
 800875e:	d109      	bne.n	8008774 <__libc_init_array+0x24>
 8008760:	4d0b      	ldr	r5, [pc, #44]	; (8008790 <__libc_init_array+0x40>)
 8008762:	4c0c      	ldr	r4, [pc, #48]	; (8008794 <__libc_init_array+0x44>)
 8008764:	f002 f8ce 	bl	800a904 <_init>
 8008768:	1b64      	subs	r4, r4, r5
 800876a:	10a4      	asrs	r4, r4, #2
 800876c:	2600      	movs	r6, #0
 800876e:	42a6      	cmp	r6, r4
 8008770:	d105      	bne.n	800877e <__libc_init_array+0x2e>
 8008772:	bd70      	pop	{r4, r5, r6, pc}
 8008774:	f855 3b04 	ldr.w	r3, [r5], #4
 8008778:	4798      	blx	r3
 800877a:	3601      	adds	r6, #1
 800877c:	e7ee      	b.n	800875c <__libc_init_array+0xc>
 800877e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008782:	4798      	blx	r3
 8008784:	3601      	adds	r6, #1
 8008786:	e7f2      	b.n	800876e <__libc_init_array+0x1e>
 8008788:	08033528 	.word	0x08033528
 800878c:	08033528 	.word	0x08033528
 8008790:	08033528 	.word	0x08033528
 8008794:	0803352c 	.word	0x0803352c

08008798 <__retarget_lock_init_recursive>:
 8008798:	4770      	bx	lr

0800879a <__retarget_lock_acquire_recursive>:
 800879a:	4770      	bx	lr

0800879c <__retarget_lock_release_recursive>:
 800879c:	4770      	bx	lr
	...

080087a0 <__assert_func>:
 80087a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087a2:	4614      	mov	r4, r2
 80087a4:	461a      	mov	r2, r3
 80087a6:	4b09      	ldr	r3, [pc, #36]	; (80087cc <__assert_func+0x2c>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4605      	mov	r5, r0
 80087ac:	68d8      	ldr	r0, [r3, #12]
 80087ae:	b14c      	cbz	r4, 80087c4 <__assert_func+0x24>
 80087b0:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <__assert_func+0x30>)
 80087b2:	9100      	str	r1, [sp, #0]
 80087b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087b8:	4906      	ldr	r1, [pc, #24]	; (80087d4 <__assert_func+0x34>)
 80087ba:	462b      	mov	r3, r5
 80087bc:	f001 fd0c 	bl	800a1d8 <fiprintf>
 80087c0:	f001 fd54 	bl	800a26c <abort>
 80087c4:	4b04      	ldr	r3, [pc, #16]	; (80087d8 <__assert_func+0x38>)
 80087c6:	461c      	mov	r4, r3
 80087c8:	e7f3      	b.n	80087b2 <__assert_func+0x12>
 80087ca:	bf00      	nop
 80087cc:	2000006c 	.word	0x2000006c
 80087d0:	080331fb 	.word	0x080331fb
 80087d4:	08033208 	.word	0x08033208
 80087d8:	08033236 	.word	0x08033236

080087dc <quorem>:
 80087dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e0:	6903      	ldr	r3, [r0, #16]
 80087e2:	690c      	ldr	r4, [r1, #16]
 80087e4:	42a3      	cmp	r3, r4
 80087e6:	4607      	mov	r7, r0
 80087e8:	db7e      	blt.n	80088e8 <quorem+0x10c>
 80087ea:	3c01      	subs	r4, #1
 80087ec:	f101 0814 	add.w	r8, r1, #20
 80087f0:	f100 0514 	add.w	r5, r0, #20
 80087f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f8:	9301      	str	r3, [sp, #4]
 80087fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008802:	3301      	adds	r3, #1
 8008804:	429a      	cmp	r2, r3
 8008806:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800880a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800880e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008812:	d331      	bcc.n	8008878 <quorem+0x9c>
 8008814:	f04f 0e00 	mov.w	lr, #0
 8008818:	4640      	mov	r0, r8
 800881a:	46ac      	mov	ip, r5
 800881c:	46f2      	mov	sl, lr
 800881e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008822:	b293      	uxth	r3, r2
 8008824:	fb06 e303 	mla	r3, r6, r3, lr
 8008828:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800882c:	0c1a      	lsrs	r2, r3, #16
 800882e:	b29b      	uxth	r3, r3
 8008830:	ebaa 0303 	sub.w	r3, sl, r3
 8008834:	f8dc a000 	ldr.w	sl, [ip]
 8008838:	fa13 f38a 	uxtah	r3, r3, sl
 800883c:	fb06 220e 	mla	r2, r6, lr, r2
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	9b00      	ldr	r3, [sp, #0]
 8008844:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008848:	b292      	uxth	r2, r2
 800884a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800884e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008852:	f8bd 3000 	ldrh.w	r3, [sp]
 8008856:	4581      	cmp	r9, r0
 8008858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800885c:	f84c 3b04 	str.w	r3, [ip], #4
 8008860:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008864:	d2db      	bcs.n	800881e <quorem+0x42>
 8008866:	f855 300b 	ldr.w	r3, [r5, fp]
 800886a:	b92b      	cbnz	r3, 8008878 <quorem+0x9c>
 800886c:	9b01      	ldr	r3, [sp, #4]
 800886e:	3b04      	subs	r3, #4
 8008870:	429d      	cmp	r5, r3
 8008872:	461a      	mov	r2, r3
 8008874:	d32c      	bcc.n	80088d0 <quorem+0xf4>
 8008876:	613c      	str	r4, [r7, #16]
 8008878:	4638      	mov	r0, r7
 800887a:	f001 f9a7 	bl	8009bcc <__mcmp>
 800887e:	2800      	cmp	r0, #0
 8008880:	db22      	blt.n	80088c8 <quorem+0xec>
 8008882:	3601      	adds	r6, #1
 8008884:	4629      	mov	r1, r5
 8008886:	2000      	movs	r0, #0
 8008888:	f858 2b04 	ldr.w	r2, [r8], #4
 800888c:	f8d1 c000 	ldr.w	ip, [r1]
 8008890:	b293      	uxth	r3, r2
 8008892:	1ac3      	subs	r3, r0, r3
 8008894:	0c12      	lsrs	r2, r2, #16
 8008896:	fa13 f38c 	uxtah	r3, r3, ip
 800889a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800889e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088a8:	45c1      	cmp	r9, r8
 80088aa:	f841 3b04 	str.w	r3, [r1], #4
 80088ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80088b2:	d2e9      	bcs.n	8008888 <quorem+0xac>
 80088b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088bc:	b922      	cbnz	r2, 80088c8 <quorem+0xec>
 80088be:	3b04      	subs	r3, #4
 80088c0:	429d      	cmp	r5, r3
 80088c2:	461a      	mov	r2, r3
 80088c4:	d30a      	bcc.n	80088dc <quorem+0x100>
 80088c6:	613c      	str	r4, [r7, #16]
 80088c8:	4630      	mov	r0, r6
 80088ca:	b003      	add	sp, #12
 80088cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	3b04      	subs	r3, #4
 80088d4:	2a00      	cmp	r2, #0
 80088d6:	d1ce      	bne.n	8008876 <quorem+0x9a>
 80088d8:	3c01      	subs	r4, #1
 80088da:	e7c9      	b.n	8008870 <quorem+0x94>
 80088dc:	6812      	ldr	r2, [r2, #0]
 80088de:	3b04      	subs	r3, #4
 80088e0:	2a00      	cmp	r2, #0
 80088e2:	d1f0      	bne.n	80088c6 <quorem+0xea>
 80088e4:	3c01      	subs	r4, #1
 80088e6:	e7eb      	b.n	80088c0 <quorem+0xe4>
 80088e8:	2000      	movs	r0, #0
 80088ea:	e7ee      	b.n	80088ca <quorem+0xee>
 80088ec:	0000      	movs	r0, r0
	...

080088f0 <_dtoa_r>:
 80088f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f4:	ed2d 8b04 	vpush	{d8-d9}
 80088f8:	69c5      	ldr	r5, [r0, #28]
 80088fa:	b093      	sub	sp, #76	; 0x4c
 80088fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008900:	ec57 6b10 	vmov	r6, r7, d0
 8008904:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008908:	9107      	str	r1, [sp, #28]
 800890a:	4604      	mov	r4, r0
 800890c:	920a      	str	r2, [sp, #40]	; 0x28
 800890e:	930d      	str	r3, [sp, #52]	; 0x34
 8008910:	b975      	cbnz	r5, 8008930 <_dtoa_r+0x40>
 8008912:	2010      	movs	r0, #16
 8008914:	f000 fe2a 	bl	800956c <malloc>
 8008918:	4602      	mov	r2, r0
 800891a:	61e0      	str	r0, [r4, #28]
 800891c:	b920      	cbnz	r0, 8008928 <_dtoa_r+0x38>
 800891e:	4bae      	ldr	r3, [pc, #696]	; (8008bd8 <_dtoa_r+0x2e8>)
 8008920:	21ef      	movs	r1, #239	; 0xef
 8008922:	48ae      	ldr	r0, [pc, #696]	; (8008bdc <_dtoa_r+0x2ec>)
 8008924:	f7ff ff3c 	bl	80087a0 <__assert_func>
 8008928:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800892c:	6005      	str	r5, [r0, #0]
 800892e:	60c5      	str	r5, [r0, #12]
 8008930:	69e3      	ldr	r3, [r4, #28]
 8008932:	6819      	ldr	r1, [r3, #0]
 8008934:	b151      	cbz	r1, 800894c <_dtoa_r+0x5c>
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	604a      	str	r2, [r1, #4]
 800893a:	2301      	movs	r3, #1
 800893c:	4093      	lsls	r3, r2
 800893e:	608b      	str	r3, [r1, #8]
 8008940:	4620      	mov	r0, r4
 8008942:	f000 ff07 	bl	8009754 <_Bfree>
 8008946:	69e3      	ldr	r3, [r4, #28]
 8008948:	2200      	movs	r2, #0
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	1e3b      	subs	r3, r7, #0
 800894e:	bfbb      	ittet	lt
 8008950:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008954:	9303      	strlt	r3, [sp, #12]
 8008956:	2300      	movge	r3, #0
 8008958:	2201      	movlt	r2, #1
 800895a:	bfac      	ite	ge
 800895c:	f8c8 3000 	strge.w	r3, [r8]
 8008960:	f8c8 2000 	strlt.w	r2, [r8]
 8008964:	4b9e      	ldr	r3, [pc, #632]	; (8008be0 <_dtoa_r+0x2f0>)
 8008966:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800896a:	ea33 0308 	bics.w	r3, r3, r8
 800896e:	d11b      	bne.n	80089a8 <_dtoa_r+0xb8>
 8008970:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008972:	f242 730f 	movw	r3, #9999	; 0x270f
 8008976:	6013      	str	r3, [r2, #0]
 8008978:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800897c:	4333      	orrs	r3, r6
 800897e:	f000 8593 	beq.w	80094a8 <_dtoa_r+0xbb8>
 8008982:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008984:	b963      	cbnz	r3, 80089a0 <_dtoa_r+0xb0>
 8008986:	4b97      	ldr	r3, [pc, #604]	; (8008be4 <_dtoa_r+0x2f4>)
 8008988:	e027      	b.n	80089da <_dtoa_r+0xea>
 800898a:	4b97      	ldr	r3, [pc, #604]	; (8008be8 <_dtoa_r+0x2f8>)
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	3308      	adds	r3, #8
 8008990:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008992:	6013      	str	r3, [r2, #0]
 8008994:	9800      	ldr	r0, [sp, #0]
 8008996:	b013      	add	sp, #76	; 0x4c
 8008998:	ecbd 8b04 	vpop	{d8-d9}
 800899c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a0:	4b90      	ldr	r3, [pc, #576]	; (8008be4 <_dtoa_r+0x2f4>)
 80089a2:	9300      	str	r3, [sp, #0]
 80089a4:	3303      	adds	r3, #3
 80089a6:	e7f3      	b.n	8008990 <_dtoa_r+0xa0>
 80089a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089ac:	2200      	movs	r2, #0
 80089ae:	ec51 0b17 	vmov	r0, r1, d7
 80089b2:	eeb0 8a47 	vmov.f32	s16, s14
 80089b6:	eef0 8a67 	vmov.f32	s17, s15
 80089ba:	2300      	movs	r3, #0
 80089bc:	f7f8 f884 	bl	8000ac8 <__aeabi_dcmpeq>
 80089c0:	4681      	mov	r9, r0
 80089c2:	b160      	cbz	r0, 80089de <_dtoa_r+0xee>
 80089c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089c6:	2301      	movs	r3, #1
 80089c8:	6013      	str	r3, [r2, #0]
 80089ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f000 8568 	beq.w	80094a2 <_dtoa_r+0xbb2>
 80089d2:	4b86      	ldr	r3, [pc, #536]	; (8008bec <_dtoa_r+0x2fc>)
 80089d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089d6:	6013      	str	r3, [r2, #0]
 80089d8:	3b01      	subs	r3, #1
 80089da:	9300      	str	r3, [sp, #0]
 80089dc:	e7da      	b.n	8008994 <_dtoa_r+0xa4>
 80089de:	aa10      	add	r2, sp, #64	; 0x40
 80089e0:	a911      	add	r1, sp, #68	; 0x44
 80089e2:	4620      	mov	r0, r4
 80089e4:	eeb0 0a48 	vmov.f32	s0, s16
 80089e8:	eef0 0a68 	vmov.f32	s1, s17
 80089ec:	f001 f994 	bl	8009d18 <__d2b>
 80089f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80089f4:	4682      	mov	sl, r0
 80089f6:	2d00      	cmp	r5, #0
 80089f8:	d07f      	beq.n	8008afa <_dtoa_r+0x20a>
 80089fa:	ee18 3a90 	vmov	r3, s17
 80089fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008a06:	ec51 0b18 	vmov	r0, r1, d8
 8008a0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008a0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008a12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008a16:	4619      	mov	r1, r3
 8008a18:	2200      	movs	r2, #0
 8008a1a:	4b75      	ldr	r3, [pc, #468]	; (8008bf0 <_dtoa_r+0x300>)
 8008a1c:	f7f7 fc34 	bl	8000288 <__aeabi_dsub>
 8008a20:	a367      	add	r3, pc, #412	; (adr r3, 8008bc0 <_dtoa_r+0x2d0>)
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	f7f7 fde7 	bl	80005f8 <__aeabi_dmul>
 8008a2a:	a367      	add	r3, pc, #412	; (adr r3, 8008bc8 <_dtoa_r+0x2d8>)
 8008a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a30:	f7f7 fc2c 	bl	800028c <__adddf3>
 8008a34:	4606      	mov	r6, r0
 8008a36:	4628      	mov	r0, r5
 8008a38:	460f      	mov	r7, r1
 8008a3a:	f7f7 fd73 	bl	8000524 <__aeabi_i2d>
 8008a3e:	a364      	add	r3, pc, #400	; (adr r3, 8008bd0 <_dtoa_r+0x2e0>)
 8008a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a44:	f7f7 fdd8 	bl	80005f8 <__aeabi_dmul>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	4639      	mov	r1, r7
 8008a50:	f7f7 fc1c 	bl	800028c <__adddf3>
 8008a54:	4606      	mov	r6, r0
 8008a56:	460f      	mov	r7, r1
 8008a58:	f7f8 f87e 	bl	8000b58 <__aeabi_d2iz>
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	4683      	mov	fp, r0
 8008a60:	2300      	movs	r3, #0
 8008a62:	4630      	mov	r0, r6
 8008a64:	4639      	mov	r1, r7
 8008a66:	f7f8 f839 	bl	8000adc <__aeabi_dcmplt>
 8008a6a:	b148      	cbz	r0, 8008a80 <_dtoa_r+0x190>
 8008a6c:	4658      	mov	r0, fp
 8008a6e:	f7f7 fd59 	bl	8000524 <__aeabi_i2d>
 8008a72:	4632      	mov	r2, r6
 8008a74:	463b      	mov	r3, r7
 8008a76:	f7f8 f827 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a7a:	b908      	cbnz	r0, 8008a80 <_dtoa_r+0x190>
 8008a7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a80:	f1bb 0f16 	cmp.w	fp, #22
 8008a84:	d857      	bhi.n	8008b36 <_dtoa_r+0x246>
 8008a86:	4b5b      	ldr	r3, [pc, #364]	; (8008bf4 <_dtoa_r+0x304>)
 8008a88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a90:	ec51 0b18 	vmov	r0, r1, d8
 8008a94:	f7f8 f822 	bl	8000adc <__aeabi_dcmplt>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d04e      	beq.n	8008b3a <_dtoa_r+0x24a>
 8008a9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	930c      	str	r3, [sp, #48]	; 0x30
 8008aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008aa6:	1b5b      	subs	r3, r3, r5
 8008aa8:	1e5a      	subs	r2, r3, #1
 8008aaa:	bf45      	ittet	mi
 8008aac:	f1c3 0301 	rsbmi	r3, r3, #1
 8008ab0:	9305      	strmi	r3, [sp, #20]
 8008ab2:	2300      	movpl	r3, #0
 8008ab4:	2300      	movmi	r3, #0
 8008ab6:	9206      	str	r2, [sp, #24]
 8008ab8:	bf54      	ite	pl
 8008aba:	9305      	strpl	r3, [sp, #20]
 8008abc:	9306      	strmi	r3, [sp, #24]
 8008abe:	f1bb 0f00 	cmp.w	fp, #0
 8008ac2:	db3c      	blt.n	8008b3e <_dtoa_r+0x24e>
 8008ac4:	9b06      	ldr	r3, [sp, #24]
 8008ac6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008aca:	445b      	add	r3, fp
 8008acc:	9306      	str	r3, [sp, #24]
 8008ace:	2300      	movs	r3, #0
 8008ad0:	9308      	str	r3, [sp, #32]
 8008ad2:	9b07      	ldr	r3, [sp, #28]
 8008ad4:	2b09      	cmp	r3, #9
 8008ad6:	d868      	bhi.n	8008baa <_dtoa_r+0x2ba>
 8008ad8:	2b05      	cmp	r3, #5
 8008ada:	bfc4      	itt	gt
 8008adc:	3b04      	subgt	r3, #4
 8008ade:	9307      	strgt	r3, [sp, #28]
 8008ae0:	9b07      	ldr	r3, [sp, #28]
 8008ae2:	f1a3 0302 	sub.w	r3, r3, #2
 8008ae6:	bfcc      	ite	gt
 8008ae8:	2500      	movgt	r5, #0
 8008aea:	2501      	movle	r5, #1
 8008aec:	2b03      	cmp	r3, #3
 8008aee:	f200 8085 	bhi.w	8008bfc <_dtoa_r+0x30c>
 8008af2:	e8df f003 	tbb	[pc, r3]
 8008af6:	3b2e      	.short	0x3b2e
 8008af8:	5839      	.short	0x5839
 8008afa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008afe:	441d      	add	r5, r3
 8008b00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008b04:	2b20      	cmp	r3, #32
 8008b06:	bfc1      	itttt	gt
 8008b08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b0c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008b10:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008b14:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008b18:	bfd6      	itet	le
 8008b1a:	f1c3 0320 	rsble	r3, r3, #32
 8008b1e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008b22:	fa06 f003 	lslle.w	r0, r6, r3
 8008b26:	f7f7 fced 	bl	8000504 <__aeabi_ui2d>
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008b30:	3d01      	subs	r5, #1
 8008b32:	920e      	str	r2, [sp, #56]	; 0x38
 8008b34:	e76f      	b.n	8008a16 <_dtoa_r+0x126>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e7b3      	b.n	8008aa2 <_dtoa_r+0x1b2>
 8008b3a:	900c      	str	r0, [sp, #48]	; 0x30
 8008b3c:	e7b2      	b.n	8008aa4 <_dtoa_r+0x1b4>
 8008b3e:	9b05      	ldr	r3, [sp, #20]
 8008b40:	eba3 030b 	sub.w	r3, r3, fp
 8008b44:	9305      	str	r3, [sp, #20]
 8008b46:	f1cb 0300 	rsb	r3, fp, #0
 8008b4a:	9308      	str	r3, [sp, #32]
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b50:	e7bf      	b.n	8008ad2 <_dtoa_r+0x1e2>
 8008b52:	2300      	movs	r3, #0
 8008b54:	9309      	str	r3, [sp, #36]	; 0x24
 8008b56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	dc52      	bgt.n	8008c02 <_dtoa_r+0x312>
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	9301      	str	r3, [sp, #4]
 8008b60:	9304      	str	r3, [sp, #16]
 8008b62:	461a      	mov	r2, r3
 8008b64:	920a      	str	r2, [sp, #40]	; 0x28
 8008b66:	e00b      	b.n	8008b80 <_dtoa_r+0x290>
 8008b68:	2301      	movs	r3, #1
 8008b6a:	e7f3      	b.n	8008b54 <_dtoa_r+0x264>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b72:	445b      	add	r3, fp
 8008b74:	9301      	str	r3, [sp, #4]
 8008b76:	3301      	adds	r3, #1
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	bfb8      	it	lt
 8008b7e:	2301      	movlt	r3, #1
 8008b80:	69e0      	ldr	r0, [r4, #28]
 8008b82:	2100      	movs	r1, #0
 8008b84:	2204      	movs	r2, #4
 8008b86:	f102 0614 	add.w	r6, r2, #20
 8008b8a:	429e      	cmp	r6, r3
 8008b8c:	d93d      	bls.n	8008c0a <_dtoa_r+0x31a>
 8008b8e:	6041      	str	r1, [r0, #4]
 8008b90:	4620      	mov	r0, r4
 8008b92:	f000 fd9f 	bl	80096d4 <_Balloc>
 8008b96:	9000      	str	r0, [sp, #0]
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	d139      	bne.n	8008c10 <_dtoa_r+0x320>
 8008b9c:	4b16      	ldr	r3, [pc, #88]	; (8008bf8 <_dtoa_r+0x308>)
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	f240 11af 	movw	r1, #431	; 0x1af
 8008ba4:	e6bd      	b.n	8008922 <_dtoa_r+0x32>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e7e1      	b.n	8008b6e <_dtoa_r+0x27e>
 8008baa:	2501      	movs	r5, #1
 8008bac:	2300      	movs	r3, #0
 8008bae:	9307      	str	r3, [sp, #28]
 8008bb0:	9509      	str	r5, [sp, #36]	; 0x24
 8008bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb6:	9301      	str	r3, [sp, #4]
 8008bb8:	9304      	str	r3, [sp, #16]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	2312      	movs	r3, #18
 8008bbe:	e7d1      	b.n	8008b64 <_dtoa_r+0x274>
 8008bc0:	636f4361 	.word	0x636f4361
 8008bc4:	3fd287a7 	.word	0x3fd287a7
 8008bc8:	8b60c8b3 	.word	0x8b60c8b3
 8008bcc:	3fc68a28 	.word	0x3fc68a28
 8008bd0:	509f79fb 	.word	0x509f79fb
 8008bd4:	3fd34413 	.word	0x3fd34413
 8008bd8:	08033158 	.word	0x08033158
 8008bdc:	08033244 	.word	0x08033244
 8008be0:	7ff00000 	.word	0x7ff00000
 8008be4:	08033240 	.word	0x08033240
 8008be8:	08033237 	.word	0x08033237
 8008bec:	080331d8 	.word	0x080331d8
 8008bf0:	3ff80000 	.word	0x3ff80000
 8008bf4:	08033330 	.word	0x08033330
 8008bf8:	0803329c 	.word	0x0803329c
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8008c00:	e7d7      	b.n	8008bb2 <_dtoa_r+0x2c2>
 8008c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c04:	9301      	str	r3, [sp, #4]
 8008c06:	9304      	str	r3, [sp, #16]
 8008c08:	e7ba      	b.n	8008b80 <_dtoa_r+0x290>
 8008c0a:	3101      	adds	r1, #1
 8008c0c:	0052      	lsls	r2, r2, #1
 8008c0e:	e7ba      	b.n	8008b86 <_dtoa_r+0x296>
 8008c10:	69e3      	ldr	r3, [r4, #28]
 8008c12:	9a00      	ldr	r2, [sp, #0]
 8008c14:	601a      	str	r2, [r3, #0]
 8008c16:	9b04      	ldr	r3, [sp, #16]
 8008c18:	2b0e      	cmp	r3, #14
 8008c1a:	f200 80a8 	bhi.w	8008d6e <_dtoa_r+0x47e>
 8008c1e:	2d00      	cmp	r5, #0
 8008c20:	f000 80a5 	beq.w	8008d6e <_dtoa_r+0x47e>
 8008c24:	f1bb 0f00 	cmp.w	fp, #0
 8008c28:	dd38      	ble.n	8008c9c <_dtoa_r+0x3ac>
 8008c2a:	4bc0      	ldr	r3, [pc, #768]	; (8008f2c <_dtoa_r+0x63c>)
 8008c2c:	f00b 020f 	and.w	r2, fp, #15
 8008c30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c34:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008c38:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008c3c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008c40:	d019      	beq.n	8008c76 <_dtoa_r+0x386>
 8008c42:	4bbb      	ldr	r3, [pc, #748]	; (8008f30 <_dtoa_r+0x640>)
 8008c44:	ec51 0b18 	vmov	r0, r1, d8
 8008c48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c4c:	f7f7 fdfe 	bl	800084c <__aeabi_ddiv>
 8008c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c54:	f008 080f 	and.w	r8, r8, #15
 8008c58:	2503      	movs	r5, #3
 8008c5a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008f30 <_dtoa_r+0x640>
 8008c5e:	f1b8 0f00 	cmp.w	r8, #0
 8008c62:	d10a      	bne.n	8008c7a <_dtoa_r+0x38a>
 8008c64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c68:	4632      	mov	r2, r6
 8008c6a:	463b      	mov	r3, r7
 8008c6c:	f7f7 fdee 	bl	800084c <__aeabi_ddiv>
 8008c70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c74:	e02b      	b.n	8008cce <_dtoa_r+0x3de>
 8008c76:	2502      	movs	r5, #2
 8008c78:	e7ef      	b.n	8008c5a <_dtoa_r+0x36a>
 8008c7a:	f018 0f01 	tst.w	r8, #1
 8008c7e:	d008      	beq.n	8008c92 <_dtoa_r+0x3a2>
 8008c80:	4630      	mov	r0, r6
 8008c82:	4639      	mov	r1, r7
 8008c84:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c88:	f7f7 fcb6 	bl	80005f8 <__aeabi_dmul>
 8008c8c:	3501      	adds	r5, #1
 8008c8e:	4606      	mov	r6, r0
 8008c90:	460f      	mov	r7, r1
 8008c92:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008c96:	f109 0908 	add.w	r9, r9, #8
 8008c9a:	e7e0      	b.n	8008c5e <_dtoa_r+0x36e>
 8008c9c:	f000 809f 	beq.w	8008dde <_dtoa_r+0x4ee>
 8008ca0:	f1cb 0600 	rsb	r6, fp, #0
 8008ca4:	4ba1      	ldr	r3, [pc, #644]	; (8008f2c <_dtoa_r+0x63c>)
 8008ca6:	4fa2      	ldr	r7, [pc, #648]	; (8008f30 <_dtoa_r+0x640>)
 8008ca8:	f006 020f 	and.w	r2, r6, #15
 8008cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb4:	ec51 0b18 	vmov	r0, r1, d8
 8008cb8:	f7f7 fc9e 	bl	80005f8 <__aeabi_dmul>
 8008cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc0:	1136      	asrs	r6, r6, #4
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	2502      	movs	r5, #2
 8008cc6:	2e00      	cmp	r6, #0
 8008cc8:	d17e      	bne.n	8008dc8 <_dtoa_r+0x4d8>
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1d0      	bne.n	8008c70 <_dtoa_r+0x380>
 8008cce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cd0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	f000 8084 	beq.w	8008de2 <_dtoa_r+0x4f2>
 8008cda:	4b96      	ldr	r3, [pc, #600]	; (8008f34 <_dtoa_r+0x644>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	4640      	mov	r0, r8
 8008ce0:	4649      	mov	r1, r9
 8008ce2:	f7f7 fefb 	bl	8000adc <__aeabi_dcmplt>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d07b      	beq.n	8008de2 <_dtoa_r+0x4f2>
 8008cea:	9b04      	ldr	r3, [sp, #16]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d078      	beq.n	8008de2 <_dtoa_r+0x4f2>
 8008cf0:	9b01      	ldr	r3, [sp, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	dd39      	ble.n	8008d6a <_dtoa_r+0x47a>
 8008cf6:	4b90      	ldr	r3, [pc, #576]	; (8008f38 <_dtoa_r+0x648>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	4640      	mov	r0, r8
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	f7f7 fc7b 	bl	80005f8 <__aeabi_dmul>
 8008d02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d06:	9e01      	ldr	r6, [sp, #4]
 8008d08:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008d0c:	3501      	adds	r5, #1
 8008d0e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008d12:	4628      	mov	r0, r5
 8008d14:	f7f7 fc06 	bl	8000524 <__aeabi_i2d>
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	f7f7 fc6c 	bl	80005f8 <__aeabi_dmul>
 8008d20:	4b86      	ldr	r3, [pc, #536]	; (8008f3c <_dtoa_r+0x64c>)
 8008d22:	2200      	movs	r2, #0
 8008d24:	f7f7 fab2 	bl	800028c <__adddf3>
 8008d28:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d30:	9303      	str	r3, [sp, #12]
 8008d32:	2e00      	cmp	r6, #0
 8008d34:	d158      	bne.n	8008de8 <_dtoa_r+0x4f8>
 8008d36:	4b82      	ldr	r3, [pc, #520]	; (8008f40 <_dtoa_r+0x650>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	f7f7 faa3 	bl	8000288 <__aeabi_dsub>
 8008d42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d46:	4680      	mov	r8, r0
 8008d48:	4689      	mov	r9, r1
 8008d4a:	f7f7 fee5 	bl	8000b18 <__aeabi_dcmpgt>
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	f040 8296 	bne.w	8009280 <_dtoa_r+0x990>
 8008d54:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d58:	4640      	mov	r0, r8
 8008d5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d5e:	4649      	mov	r1, r9
 8008d60:	f7f7 febc 	bl	8000adc <__aeabi_dcmplt>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	f040 8289 	bne.w	800927c <_dtoa_r+0x98c>
 8008d6a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008d6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	f2c0 814e 	blt.w	8009012 <_dtoa_r+0x722>
 8008d76:	f1bb 0f0e 	cmp.w	fp, #14
 8008d7a:	f300 814a 	bgt.w	8009012 <_dtoa_r+0x722>
 8008d7e:	4b6b      	ldr	r3, [pc, #428]	; (8008f2c <_dtoa_r+0x63c>)
 8008d80:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	f280 80dc 	bge.w	8008f48 <_dtoa_r+0x658>
 8008d90:	9b04      	ldr	r3, [sp, #16]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f300 80d8 	bgt.w	8008f48 <_dtoa_r+0x658>
 8008d98:	f040 826f 	bne.w	800927a <_dtoa_r+0x98a>
 8008d9c:	4b68      	ldr	r3, [pc, #416]	; (8008f40 <_dtoa_r+0x650>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	4640      	mov	r0, r8
 8008da2:	4649      	mov	r1, r9
 8008da4:	f7f7 fc28 	bl	80005f8 <__aeabi_dmul>
 8008da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dac:	f7f7 feaa 	bl	8000b04 <__aeabi_dcmpge>
 8008db0:	9e04      	ldr	r6, [sp, #16]
 8008db2:	4637      	mov	r7, r6
 8008db4:	2800      	cmp	r0, #0
 8008db6:	f040 8245 	bne.w	8009244 <_dtoa_r+0x954>
 8008dba:	9d00      	ldr	r5, [sp, #0]
 8008dbc:	2331      	movs	r3, #49	; 0x31
 8008dbe:	f805 3b01 	strb.w	r3, [r5], #1
 8008dc2:	f10b 0b01 	add.w	fp, fp, #1
 8008dc6:	e241      	b.n	800924c <_dtoa_r+0x95c>
 8008dc8:	07f2      	lsls	r2, r6, #31
 8008dca:	d505      	bpl.n	8008dd8 <_dtoa_r+0x4e8>
 8008dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dd0:	f7f7 fc12 	bl	80005f8 <__aeabi_dmul>
 8008dd4:	3501      	adds	r5, #1
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	1076      	asrs	r6, r6, #1
 8008dda:	3708      	adds	r7, #8
 8008ddc:	e773      	b.n	8008cc6 <_dtoa_r+0x3d6>
 8008dde:	2502      	movs	r5, #2
 8008de0:	e775      	b.n	8008cce <_dtoa_r+0x3de>
 8008de2:	9e04      	ldr	r6, [sp, #16]
 8008de4:	465f      	mov	r7, fp
 8008de6:	e792      	b.n	8008d0e <_dtoa_r+0x41e>
 8008de8:	9900      	ldr	r1, [sp, #0]
 8008dea:	4b50      	ldr	r3, [pc, #320]	; (8008f2c <_dtoa_r+0x63c>)
 8008dec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008df0:	4431      	add	r1, r6
 8008df2:	9102      	str	r1, [sp, #8]
 8008df4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008df6:	eeb0 9a47 	vmov.f32	s18, s14
 8008dfa:	eef0 9a67 	vmov.f32	s19, s15
 8008dfe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008e02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e06:	2900      	cmp	r1, #0
 8008e08:	d044      	beq.n	8008e94 <_dtoa_r+0x5a4>
 8008e0a:	494e      	ldr	r1, [pc, #312]	; (8008f44 <_dtoa_r+0x654>)
 8008e0c:	2000      	movs	r0, #0
 8008e0e:	f7f7 fd1d 	bl	800084c <__aeabi_ddiv>
 8008e12:	ec53 2b19 	vmov	r2, r3, d9
 8008e16:	f7f7 fa37 	bl	8000288 <__aeabi_dsub>
 8008e1a:	9d00      	ldr	r5, [sp, #0]
 8008e1c:	ec41 0b19 	vmov	d9, r0, r1
 8008e20:	4649      	mov	r1, r9
 8008e22:	4640      	mov	r0, r8
 8008e24:	f7f7 fe98 	bl	8000b58 <__aeabi_d2iz>
 8008e28:	4606      	mov	r6, r0
 8008e2a:	f7f7 fb7b 	bl	8000524 <__aeabi_i2d>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	460b      	mov	r3, r1
 8008e32:	4640      	mov	r0, r8
 8008e34:	4649      	mov	r1, r9
 8008e36:	f7f7 fa27 	bl	8000288 <__aeabi_dsub>
 8008e3a:	3630      	adds	r6, #48	; 0x30
 8008e3c:	f805 6b01 	strb.w	r6, [r5], #1
 8008e40:	ec53 2b19 	vmov	r2, r3, d9
 8008e44:	4680      	mov	r8, r0
 8008e46:	4689      	mov	r9, r1
 8008e48:	f7f7 fe48 	bl	8000adc <__aeabi_dcmplt>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d164      	bne.n	8008f1a <_dtoa_r+0x62a>
 8008e50:	4642      	mov	r2, r8
 8008e52:	464b      	mov	r3, r9
 8008e54:	4937      	ldr	r1, [pc, #220]	; (8008f34 <_dtoa_r+0x644>)
 8008e56:	2000      	movs	r0, #0
 8008e58:	f7f7 fa16 	bl	8000288 <__aeabi_dsub>
 8008e5c:	ec53 2b19 	vmov	r2, r3, d9
 8008e60:	f7f7 fe3c 	bl	8000adc <__aeabi_dcmplt>
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f040 80b6 	bne.w	8008fd6 <_dtoa_r+0x6e6>
 8008e6a:	9b02      	ldr	r3, [sp, #8]
 8008e6c:	429d      	cmp	r5, r3
 8008e6e:	f43f af7c 	beq.w	8008d6a <_dtoa_r+0x47a>
 8008e72:	4b31      	ldr	r3, [pc, #196]	; (8008f38 <_dtoa_r+0x648>)
 8008e74:	ec51 0b19 	vmov	r0, r1, d9
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f7f7 fbbd 	bl	80005f8 <__aeabi_dmul>
 8008e7e:	4b2e      	ldr	r3, [pc, #184]	; (8008f38 <_dtoa_r+0x648>)
 8008e80:	ec41 0b19 	vmov	d9, r0, r1
 8008e84:	2200      	movs	r2, #0
 8008e86:	4640      	mov	r0, r8
 8008e88:	4649      	mov	r1, r9
 8008e8a:	f7f7 fbb5 	bl	80005f8 <__aeabi_dmul>
 8008e8e:	4680      	mov	r8, r0
 8008e90:	4689      	mov	r9, r1
 8008e92:	e7c5      	b.n	8008e20 <_dtoa_r+0x530>
 8008e94:	ec51 0b17 	vmov	r0, r1, d7
 8008e98:	f7f7 fbae 	bl	80005f8 <__aeabi_dmul>
 8008e9c:	9b02      	ldr	r3, [sp, #8]
 8008e9e:	9d00      	ldr	r5, [sp, #0]
 8008ea0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ea2:	ec41 0b19 	vmov	d9, r0, r1
 8008ea6:	4649      	mov	r1, r9
 8008ea8:	4640      	mov	r0, r8
 8008eaa:	f7f7 fe55 	bl	8000b58 <__aeabi_d2iz>
 8008eae:	4606      	mov	r6, r0
 8008eb0:	f7f7 fb38 	bl	8000524 <__aeabi_i2d>
 8008eb4:	3630      	adds	r6, #48	; 0x30
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	460b      	mov	r3, r1
 8008eba:	4640      	mov	r0, r8
 8008ebc:	4649      	mov	r1, r9
 8008ebe:	f7f7 f9e3 	bl	8000288 <__aeabi_dsub>
 8008ec2:	f805 6b01 	strb.w	r6, [r5], #1
 8008ec6:	9b02      	ldr	r3, [sp, #8]
 8008ec8:	429d      	cmp	r5, r3
 8008eca:	4680      	mov	r8, r0
 8008ecc:	4689      	mov	r9, r1
 8008ece:	f04f 0200 	mov.w	r2, #0
 8008ed2:	d124      	bne.n	8008f1e <_dtoa_r+0x62e>
 8008ed4:	4b1b      	ldr	r3, [pc, #108]	; (8008f44 <_dtoa_r+0x654>)
 8008ed6:	ec51 0b19 	vmov	r0, r1, d9
 8008eda:	f7f7 f9d7 	bl	800028c <__adddf3>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4640      	mov	r0, r8
 8008ee4:	4649      	mov	r1, r9
 8008ee6:	f7f7 fe17 	bl	8000b18 <__aeabi_dcmpgt>
 8008eea:	2800      	cmp	r0, #0
 8008eec:	d173      	bne.n	8008fd6 <_dtoa_r+0x6e6>
 8008eee:	ec53 2b19 	vmov	r2, r3, d9
 8008ef2:	4914      	ldr	r1, [pc, #80]	; (8008f44 <_dtoa_r+0x654>)
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	f7f7 f9c7 	bl	8000288 <__aeabi_dsub>
 8008efa:	4602      	mov	r2, r0
 8008efc:	460b      	mov	r3, r1
 8008efe:	4640      	mov	r0, r8
 8008f00:	4649      	mov	r1, r9
 8008f02:	f7f7 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8008f06:	2800      	cmp	r0, #0
 8008f08:	f43f af2f 	beq.w	8008d6a <_dtoa_r+0x47a>
 8008f0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f0e:	1e6b      	subs	r3, r5, #1
 8008f10:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f16:	2b30      	cmp	r3, #48	; 0x30
 8008f18:	d0f8      	beq.n	8008f0c <_dtoa_r+0x61c>
 8008f1a:	46bb      	mov	fp, r7
 8008f1c:	e04a      	b.n	8008fb4 <_dtoa_r+0x6c4>
 8008f1e:	4b06      	ldr	r3, [pc, #24]	; (8008f38 <_dtoa_r+0x648>)
 8008f20:	f7f7 fb6a 	bl	80005f8 <__aeabi_dmul>
 8008f24:	4680      	mov	r8, r0
 8008f26:	4689      	mov	r9, r1
 8008f28:	e7bd      	b.n	8008ea6 <_dtoa_r+0x5b6>
 8008f2a:	bf00      	nop
 8008f2c:	08033330 	.word	0x08033330
 8008f30:	08033308 	.word	0x08033308
 8008f34:	3ff00000 	.word	0x3ff00000
 8008f38:	40240000 	.word	0x40240000
 8008f3c:	401c0000 	.word	0x401c0000
 8008f40:	40140000 	.word	0x40140000
 8008f44:	3fe00000 	.word	0x3fe00000
 8008f48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008f4c:	9d00      	ldr	r5, [sp, #0]
 8008f4e:	4642      	mov	r2, r8
 8008f50:	464b      	mov	r3, r9
 8008f52:	4630      	mov	r0, r6
 8008f54:	4639      	mov	r1, r7
 8008f56:	f7f7 fc79 	bl	800084c <__aeabi_ddiv>
 8008f5a:	f7f7 fdfd 	bl	8000b58 <__aeabi_d2iz>
 8008f5e:	9001      	str	r0, [sp, #4]
 8008f60:	f7f7 fae0 	bl	8000524 <__aeabi_i2d>
 8008f64:	4642      	mov	r2, r8
 8008f66:	464b      	mov	r3, r9
 8008f68:	f7f7 fb46 	bl	80005f8 <__aeabi_dmul>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	460b      	mov	r3, r1
 8008f70:	4630      	mov	r0, r6
 8008f72:	4639      	mov	r1, r7
 8008f74:	f7f7 f988 	bl	8000288 <__aeabi_dsub>
 8008f78:	9e01      	ldr	r6, [sp, #4]
 8008f7a:	9f04      	ldr	r7, [sp, #16]
 8008f7c:	3630      	adds	r6, #48	; 0x30
 8008f7e:	f805 6b01 	strb.w	r6, [r5], #1
 8008f82:	9e00      	ldr	r6, [sp, #0]
 8008f84:	1bae      	subs	r6, r5, r6
 8008f86:	42b7      	cmp	r7, r6
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	d134      	bne.n	8008ff8 <_dtoa_r+0x708>
 8008f8e:	f7f7 f97d 	bl	800028c <__adddf3>
 8008f92:	4642      	mov	r2, r8
 8008f94:	464b      	mov	r3, r9
 8008f96:	4606      	mov	r6, r0
 8008f98:	460f      	mov	r7, r1
 8008f9a:	f7f7 fdbd 	bl	8000b18 <__aeabi_dcmpgt>
 8008f9e:	b9c8      	cbnz	r0, 8008fd4 <_dtoa_r+0x6e4>
 8008fa0:	4642      	mov	r2, r8
 8008fa2:	464b      	mov	r3, r9
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	f7f7 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fac:	b110      	cbz	r0, 8008fb4 <_dtoa_r+0x6c4>
 8008fae:	9b01      	ldr	r3, [sp, #4]
 8008fb0:	07db      	lsls	r3, r3, #31
 8008fb2:	d40f      	bmi.n	8008fd4 <_dtoa_r+0x6e4>
 8008fb4:	4651      	mov	r1, sl
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f000 fbcc 	bl	8009754 <_Bfree>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fc0:	702b      	strb	r3, [r5, #0]
 8008fc2:	f10b 0301 	add.w	r3, fp, #1
 8008fc6:	6013      	str	r3, [r2, #0]
 8008fc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f43f ace2 	beq.w	8008994 <_dtoa_r+0xa4>
 8008fd0:	601d      	str	r5, [r3, #0]
 8008fd2:	e4df      	b.n	8008994 <_dtoa_r+0xa4>
 8008fd4:	465f      	mov	r7, fp
 8008fd6:	462b      	mov	r3, r5
 8008fd8:	461d      	mov	r5, r3
 8008fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fde:	2a39      	cmp	r2, #57	; 0x39
 8008fe0:	d106      	bne.n	8008ff0 <_dtoa_r+0x700>
 8008fe2:	9a00      	ldr	r2, [sp, #0]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d1f7      	bne.n	8008fd8 <_dtoa_r+0x6e8>
 8008fe8:	9900      	ldr	r1, [sp, #0]
 8008fea:	2230      	movs	r2, #48	; 0x30
 8008fec:	3701      	adds	r7, #1
 8008fee:	700a      	strb	r2, [r1, #0]
 8008ff0:	781a      	ldrb	r2, [r3, #0]
 8008ff2:	3201      	adds	r2, #1
 8008ff4:	701a      	strb	r2, [r3, #0]
 8008ff6:	e790      	b.n	8008f1a <_dtoa_r+0x62a>
 8008ff8:	4ba3      	ldr	r3, [pc, #652]	; (8009288 <_dtoa_r+0x998>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f7f7 fafc 	bl	80005f8 <__aeabi_dmul>
 8009000:	2200      	movs	r2, #0
 8009002:	2300      	movs	r3, #0
 8009004:	4606      	mov	r6, r0
 8009006:	460f      	mov	r7, r1
 8009008:	f7f7 fd5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800900c:	2800      	cmp	r0, #0
 800900e:	d09e      	beq.n	8008f4e <_dtoa_r+0x65e>
 8009010:	e7d0      	b.n	8008fb4 <_dtoa_r+0x6c4>
 8009012:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009014:	2a00      	cmp	r2, #0
 8009016:	f000 80ca 	beq.w	80091ae <_dtoa_r+0x8be>
 800901a:	9a07      	ldr	r2, [sp, #28]
 800901c:	2a01      	cmp	r2, #1
 800901e:	f300 80ad 	bgt.w	800917c <_dtoa_r+0x88c>
 8009022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009024:	2a00      	cmp	r2, #0
 8009026:	f000 80a5 	beq.w	8009174 <_dtoa_r+0x884>
 800902a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800902e:	9e08      	ldr	r6, [sp, #32]
 8009030:	9d05      	ldr	r5, [sp, #20]
 8009032:	9a05      	ldr	r2, [sp, #20]
 8009034:	441a      	add	r2, r3
 8009036:	9205      	str	r2, [sp, #20]
 8009038:	9a06      	ldr	r2, [sp, #24]
 800903a:	2101      	movs	r1, #1
 800903c:	441a      	add	r2, r3
 800903e:	4620      	mov	r0, r4
 8009040:	9206      	str	r2, [sp, #24]
 8009042:	f000 fc3d 	bl	80098c0 <__i2b>
 8009046:	4607      	mov	r7, r0
 8009048:	b165      	cbz	r5, 8009064 <_dtoa_r+0x774>
 800904a:	9b06      	ldr	r3, [sp, #24]
 800904c:	2b00      	cmp	r3, #0
 800904e:	dd09      	ble.n	8009064 <_dtoa_r+0x774>
 8009050:	42ab      	cmp	r3, r5
 8009052:	9a05      	ldr	r2, [sp, #20]
 8009054:	bfa8      	it	ge
 8009056:	462b      	movge	r3, r5
 8009058:	1ad2      	subs	r2, r2, r3
 800905a:	9205      	str	r2, [sp, #20]
 800905c:	9a06      	ldr	r2, [sp, #24]
 800905e:	1aed      	subs	r5, r5, r3
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	9306      	str	r3, [sp, #24]
 8009064:	9b08      	ldr	r3, [sp, #32]
 8009066:	b1f3      	cbz	r3, 80090a6 <_dtoa_r+0x7b6>
 8009068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800906a:	2b00      	cmp	r3, #0
 800906c:	f000 80a3 	beq.w	80091b6 <_dtoa_r+0x8c6>
 8009070:	2e00      	cmp	r6, #0
 8009072:	dd10      	ble.n	8009096 <_dtoa_r+0x7a6>
 8009074:	4639      	mov	r1, r7
 8009076:	4632      	mov	r2, r6
 8009078:	4620      	mov	r0, r4
 800907a:	f000 fce1 	bl	8009a40 <__pow5mult>
 800907e:	4652      	mov	r2, sl
 8009080:	4601      	mov	r1, r0
 8009082:	4607      	mov	r7, r0
 8009084:	4620      	mov	r0, r4
 8009086:	f000 fc31 	bl	80098ec <__multiply>
 800908a:	4651      	mov	r1, sl
 800908c:	4680      	mov	r8, r0
 800908e:	4620      	mov	r0, r4
 8009090:	f000 fb60 	bl	8009754 <_Bfree>
 8009094:	46c2      	mov	sl, r8
 8009096:	9b08      	ldr	r3, [sp, #32]
 8009098:	1b9a      	subs	r2, r3, r6
 800909a:	d004      	beq.n	80090a6 <_dtoa_r+0x7b6>
 800909c:	4651      	mov	r1, sl
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 fcce 	bl	8009a40 <__pow5mult>
 80090a4:	4682      	mov	sl, r0
 80090a6:	2101      	movs	r1, #1
 80090a8:	4620      	mov	r0, r4
 80090aa:	f000 fc09 	bl	80098c0 <__i2b>
 80090ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	4606      	mov	r6, r0
 80090b4:	f340 8081 	ble.w	80091ba <_dtoa_r+0x8ca>
 80090b8:	461a      	mov	r2, r3
 80090ba:	4601      	mov	r1, r0
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 fcbf 	bl	8009a40 <__pow5mult>
 80090c2:	9b07      	ldr	r3, [sp, #28]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	4606      	mov	r6, r0
 80090c8:	dd7a      	ble.n	80091c0 <_dtoa_r+0x8d0>
 80090ca:	f04f 0800 	mov.w	r8, #0
 80090ce:	6933      	ldr	r3, [r6, #16]
 80090d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80090d4:	6918      	ldr	r0, [r3, #16]
 80090d6:	f000 fba5 	bl	8009824 <__hi0bits>
 80090da:	f1c0 0020 	rsb	r0, r0, #32
 80090de:	9b06      	ldr	r3, [sp, #24]
 80090e0:	4418      	add	r0, r3
 80090e2:	f010 001f 	ands.w	r0, r0, #31
 80090e6:	f000 8094 	beq.w	8009212 <_dtoa_r+0x922>
 80090ea:	f1c0 0320 	rsb	r3, r0, #32
 80090ee:	2b04      	cmp	r3, #4
 80090f0:	f340 8085 	ble.w	80091fe <_dtoa_r+0x90e>
 80090f4:	9b05      	ldr	r3, [sp, #20]
 80090f6:	f1c0 001c 	rsb	r0, r0, #28
 80090fa:	4403      	add	r3, r0
 80090fc:	9305      	str	r3, [sp, #20]
 80090fe:	9b06      	ldr	r3, [sp, #24]
 8009100:	4403      	add	r3, r0
 8009102:	4405      	add	r5, r0
 8009104:	9306      	str	r3, [sp, #24]
 8009106:	9b05      	ldr	r3, [sp, #20]
 8009108:	2b00      	cmp	r3, #0
 800910a:	dd05      	ble.n	8009118 <_dtoa_r+0x828>
 800910c:	4651      	mov	r1, sl
 800910e:	461a      	mov	r2, r3
 8009110:	4620      	mov	r0, r4
 8009112:	f000 fcef 	bl	8009af4 <__lshift>
 8009116:	4682      	mov	sl, r0
 8009118:	9b06      	ldr	r3, [sp, #24]
 800911a:	2b00      	cmp	r3, #0
 800911c:	dd05      	ble.n	800912a <_dtoa_r+0x83a>
 800911e:	4631      	mov	r1, r6
 8009120:	461a      	mov	r2, r3
 8009122:	4620      	mov	r0, r4
 8009124:	f000 fce6 	bl	8009af4 <__lshift>
 8009128:	4606      	mov	r6, r0
 800912a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800912c:	2b00      	cmp	r3, #0
 800912e:	d072      	beq.n	8009216 <_dtoa_r+0x926>
 8009130:	4631      	mov	r1, r6
 8009132:	4650      	mov	r0, sl
 8009134:	f000 fd4a 	bl	8009bcc <__mcmp>
 8009138:	2800      	cmp	r0, #0
 800913a:	da6c      	bge.n	8009216 <_dtoa_r+0x926>
 800913c:	2300      	movs	r3, #0
 800913e:	4651      	mov	r1, sl
 8009140:	220a      	movs	r2, #10
 8009142:	4620      	mov	r0, r4
 8009144:	f000 fb28 	bl	8009798 <__multadd>
 8009148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800914a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800914e:	4682      	mov	sl, r0
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 81b0 	beq.w	80094b6 <_dtoa_r+0xbc6>
 8009156:	2300      	movs	r3, #0
 8009158:	4639      	mov	r1, r7
 800915a:	220a      	movs	r2, #10
 800915c:	4620      	mov	r0, r4
 800915e:	f000 fb1b 	bl	8009798 <__multadd>
 8009162:	9b01      	ldr	r3, [sp, #4]
 8009164:	2b00      	cmp	r3, #0
 8009166:	4607      	mov	r7, r0
 8009168:	f300 8096 	bgt.w	8009298 <_dtoa_r+0x9a8>
 800916c:	9b07      	ldr	r3, [sp, #28]
 800916e:	2b02      	cmp	r3, #2
 8009170:	dc59      	bgt.n	8009226 <_dtoa_r+0x936>
 8009172:	e091      	b.n	8009298 <_dtoa_r+0x9a8>
 8009174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009176:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800917a:	e758      	b.n	800902e <_dtoa_r+0x73e>
 800917c:	9b04      	ldr	r3, [sp, #16]
 800917e:	1e5e      	subs	r6, r3, #1
 8009180:	9b08      	ldr	r3, [sp, #32]
 8009182:	42b3      	cmp	r3, r6
 8009184:	bfbf      	itttt	lt
 8009186:	9b08      	ldrlt	r3, [sp, #32]
 8009188:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800918a:	9608      	strlt	r6, [sp, #32]
 800918c:	1af3      	sublt	r3, r6, r3
 800918e:	bfb4      	ite	lt
 8009190:	18d2      	addlt	r2, r2, r3
 8009192:	1b9e      	subge	r6, r3, r6
 8009194:	9b04      	ldr	r3, [sp, #16]
 8009196:	bfbc      	itt	lt
 8009198:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800919a:	2600      	movlt	r6, #0
 800919c:	2b00      	cmp	r3, #0
 800919e:	bfb7      	itett	lt
 80091a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80091a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80091a8:	1a9d      	sublt	r5, r3, r2
 80091aa:	2300      	movlt	r3, #0
 80091ac:	e741      	b.n	8009032 <_dtoa_r+0x742>
 80091ae:	9e08      	ldr	r6, [sp, #32]
 80091b0:	9d05      	ldr	r5, [sp, #20]
 80091b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80091b4:	e748      	b.n	8009048 <_dtoa_r+0x758>
 80091b6:	9a08      	ldr	r2, [sp, #32]
 80091b8:	e770      	b.n	800909c <_dtoa_r+0x7ac>
 80091ba:	9b07      	ldr	r3, [sp, #28]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	dc19      	bgt.n	80091f4 <_dtoa_r+0x904>
 80091c0:	9b02      	ldr	r3, [sp, #8]
 80091c2:	b9bb      	cbnz	r3, 80091f4 <_dtoa_r+0x904>
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091ca:	b99b      	cbnz	r3, 80091f4 <_dtoa_r+0x904>
 80091cc:	9b03      	ldr	r3, [sp, #12]
 80091ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091d2:	0d1b      	lsrs	r3, r3, #20
 80091d4:	051b      	lsls	r3, r3, #20
 80091d6:	b183      	cbz	r3, 80091fa <_dtoa_r+0x90a>
 80091d8:	9b05      	ldr	r3, [sp, #20]
 80091da:	3301      	adds	r3, #1
 80091dc:	9305      	str	r3, [sp, #20]
 80091de:	9b06      	ldr	r3, [sp, #24]
 80091e0:	3301      	adds	r3, #1
 80091e2:	9306      	str	r3, [sp, #24]
 80091e4:	f04f 0801 	mov.w	r8, #1
 80091e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f47f af6f 	bne.w	80090ce <_dtoa_r+0x7de>
 80091f0:	2001      	movs	r0, #1
 80091f2:	e774      	b.n	80090de <_dtoa_r+0x7ee>
 80091f4:	f04f 0800 	mov.w	r8, #0
 80091f8:	e7f6      	b.n	80091e8 <_dtoa_r+0x8f8>
 80091fa:	4698      	mov	r8, r3
 80091fc:	e7f4      	b.n	80091e8 <_dtoa_r+0x8f8>
 80091fe:	d082      	beq.n	8009106 <_dtoa_r+0x816>
 8009200:	9a05      	ldr	r2, [sp, #20]
 8009202:	331c      	adds	r3, #28
 8009204:	441a      	add	r2, r3
 8009206:	9205      	str	r2, [sp, #20]
 8009208:	9a06      	ldr	r2, [sp, #24]
 800920a:	441a      	add	r2, r3
 800920c:	441d      	add	r5, r3
 800920e:	9206      	str	r2, [sp, #24]
 8009210:	e779      	b.n	8009106 <_dtoa_r+0x816>
 8009212:	4603      	mov	r3, r0
 8009214:	e7f4      	b.n	8009200 <_dtoa_r+0x910>
 8009216:	9b04      	ldr	r3, [sp, #16]
 8009218:	2b00      	cmp	r3, #0
 800921a:	dc37      	bgt.n	800928c <_dtoa_r+0x99c>
 800921c:	9b07      	ldr	r3, [sp, #28]
 800921e:	2b02      	cmp	r3, #2
 8009220:	dd34      	ble.n	800928c <_dtoa_r+0x99c>
 8009222:	9b04      	ldr	r3, [sp, #16]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	9b01      	ldr	r3, [sp, #4]
 8009228:	b963      	cbnz	r3, 8009244 <_dtoa_r+0x954>
 800922a:	4631      	mov	r1, r6
 800922c:	2205      	movs	r2, #5
 800922e:	4620      	mov	r0, r4
 8009230:	f000 fab2 	bl	8009798 <__multadd>
 8009234:	4601      	mov	r1, r0
 8009236:	4606      	mov	r6, r0
 8009238:	4650      	mov	r0, sl
 800923a:	f000 fcc7 	bl	8009bcc <__mcmp>
 800923e:	2800      	cmp	r0, #0
 8009240:	f73f adbb 	bgt.w	8008dba <_dtoa_r+0x4ca>
 8009244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009246:	9d00      	ldr	r5, [sp, #0]
 8009248:	ea6f 0b03 	mvn.w	fp, r3
 800924c:	f04f 0800 	mov.w	r8, #0
 8009250:	4631      	mov	r1, r6
 8009252:	4620      	mov	r0, r4
 8009254:	f000 fa7e 	bl	8009754 <_Bfree>
 8009258:	2f00      	cmp	r7, #0
 800925a:	f43f aeab 	beq.w	8008fb4 <_dtoa_r+0x6c4>
 800925e:	f1b8 0f00 	cmp.w	r8, #0
 8009262:	d005      	beq.n	8009270 <_dtoa_r+0x980>
 8009264:	45b8      	cmp	r8, r7
 8009266:	d003      	beq.n	8009270 <_dtoa_r+0x980>
 8009268:	4641      	mov	r1, r8
 800926a:	4620      	mov	r0, r4
 800926c:	f000 fa72 	bl	8009754 <_Bfree>
 8009270:	4639      	mov	r1, r7
 8009272:	4620      	mov	r0, r4
 8009274:	f000 fa6e 	bl	8009754 <_Bfree>
 8009278:	e69c      	b.n	8008fb4 <_dtoa_r+0x6c4>
 800927a:	2600      	movs	r6, #0
 800927c:	4637      	mov	r7, r6
 800927e:	e7e1      	b.n	8009244 <_dtoa_r+0x954>
 8009280:	46bb      	mov	fp, r7
 8009282:	4637      	mov	r7, r6
 8009284:	e599      	b.n	8008dba <_dtoa_r+0x4ca>
 8009286:	bf00      	nop
 8009288:	40240000 	.word	0x40240000
 800928c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 80c8 	beq.w	8009424 <_dtoa_r+0xb34>
 8009294:	9b04      	ldr	r3, [sp, #16]
 8009296:	9301      	str	r3, [sp, #4]
 8009298:	2d00      	cmp	r5, #0
 800929a:	dd05      	ble.n	80092a8 <_dtoa_r+0x9b8>
 800929c:	4639      	mov	r1, r7
 800929e:	462a      	mov	r2, r5
 80092a0:	4620      	mov	r0, r4
 80092a2:	f000 fc27 	bl	8009af4 <__lshift>
 80092a6:	4607      	mov	r7, r0
 80092a8:	f1b8 0f00 	cmp.w	r8, #0
 80092ac:	d05b      	beq.n	8009366 <_dtoa_r+0xa76>
 80092ae:	6879      	ldr	r1, [r7, #4]
 80092b0:	4620      	mov	r0, r4
 80092b2:	f000 fa0f 	bl	80096d4 <_Balloc>
 80092b6:	4605      	mov	r5, r0
 80092b8:	b928      	cbnz	r0, 80092c6 <_dtoa_r+0x9d6>
 80092ba:	4b83      	ldr	r3, [pc, #524]	; (80094c8 <_dtoa_r+0xbd8>)
 80092bc:	4602      	mov	r2, r0
 80092be:	f240 21ef 	movw	r1, #751	; 0x2ef
 80092c2:	f7ff bb2e 	b.w	8008922 <_dtoa_r+0x32>
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	3202      	adds	r2, #2
 80092ca:	0092      	lsls	r2, r2, #2
 80092cc:	f107 010c 	add.w	r1, r7, #12
 80092d0:	300c      	adds	r0, #12
 80092d2:	f000 ffbd 	bl	800a250 <memcpy>
 80092d6:	2201      	movs	r2, #1
 80092d8:	4629      	mov	r1, r5
 80092da:	4620      	mov	r0, r4
 80092dc:	f000 fc0a 	bl	8009af4 <__lshift>
 80092e0:	9b00      	ldr	r3, [sp, #0]
 80092e2:	3301      	adds	r3, #1
 80092e4:	9304      	str	r3, [sp, #16]
 80092e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092ea:	4413      	add	r3, r2
 80092ec:	9308      	str	r3, [sp, #32]
 80092ee:	9b02      	ldr	r3, [sp, #8]
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	46b8      	mov	r8, r7
 80092f6:	9306      	str	r3, [sp, #24]
 80092f8:	4607      	mov	r7, r0
 80092fa:	9b04      	ldr	r3, [sp, #16]
 80092fc:	4631      	mov	r1, r6
 80092fe:	3b01      	subs	r3, #1
 8009300:	4650      	mov	r0, sl
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	f7ff fa6a 	bl	80087dc <quorem>
 8009308:	4641      	mov	r1, r8
 800930a:	9002      	str	r0, [sp, #8]
 800930c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009310:	4650      	mov	r0, sl
 8009312:	f000 fc5b 	bl	8009bcc <__mcmp>
 8009316:	463a      	mov	r2, r7
 8009318:	9005      	str	r0, [sp, #20]
 800931a:	4631      	mov	r1, r6
 800931c:	4620      	mov	r0, r4
 800931e:	f000 fc71 	bl	8009c04 <__mdiff>
 8009322:	68c2      	ldr	r2, [r0, #12]
 8009324:	4605      	mov	r5, r0
 8009326:	bb02      	cbnz	r2, 800936a <_dtoa_r+0xa7a>
 8009328:	4601      	mov	r1, r0
 800932a:	4650      	mov	r0, sl
 800932c:	f000 fc4e 	bl	8009bcc <__mcmp>
 8009330:	4602      	mov	r2, r0
 8009332:	4629      	mov	r1, r5
 8009334:	4620      	mov	r0, r4
 8009336:	9209      	str	r2, [sp, #36]	; 0x24
 8009338:	f000 fa0c 	bl	8009754 <_Bfree>
 800933c:	9b07      	ldr	r3, [sp, #28]
 800933e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009340:	9d04      	ldr	r5, [sp, #16]
 8009342:	ea43 0102 	orr.w	r1, r3, r2
 8009346:	9b06      	ldr	r3, [sp, #24]
 8009348:	4319      	orrs	r1, r3
 800934a:	d110      	bne.n	800936e <_dtoa_r+0xa7e>
 800934c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009350:	d029      	beq.n	80093a6 <_dtoa_r+0xab6>
 8009352:	9b05      	ldr	r3, [sp, #20]
 8009354:	2b00      	cmp	r3, #0
 8009356:	dd02      	ble.n	800935e <_dtoa_r+0xa6e>
 8009358:	9b02      	ldr	r3, [sp, #8]
 800935a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800935e:	9b01      	ldr	r3, [sp, #4]
 8009360:	f883 9000 	strb.w	r9, [r3]
 8009364:	e774      	b.n	8009250 <_dtoa_r+0x960>
 8009366:	4638      	mov	r0, r7
 8009368:	e7ba      	b.n	80092e0 <_dtoa_r+0x9f0>
 800936a:	2201      	movs	r2, #1
 800936c:	e7e1      	b.n	8009332 <_dtoa_r+0xa42>
 800936e:	9b05      	ldr	r3, [sp, #20]
 8009370:	2b00      	cmp	r3, #0
 8009372:	db04      	blt.n	800937e <_dtoa_r+0xa8e>
 8009374:	9907      	ldr	r1, [sp, #28]
 8009376:	430b      	orrs	r3, r1
 8009378:	9906      	ldr	r1, [sp, #24]
 800937a:	430b      	orrs	r3, r1
 800937c:	d120      	bne.n	80093c0 <_dtoa_r+0xad0>
 800937e:	2a00      	cmp	r2, #0
 8009380:	dded      	ble.n	800935e <_dtoa_r+0xa6e>
 8009382:	4651      	mov	r1, sl
 8009384:	2201      	movs	r2, #1
 8009386:	4620      	mov	r0, r4
 8009388:	f000 fbb4 	bl	8009af4 <__lshift>
 800938c:	4631      	mov	r1, r6
 800938e:	4682      	mov	sl, r0
 8009390:	f000 fc1c 	bl	8009bcc <__mcmp>
 8009394:	2800      	cmp	r0, #0
 8009396:	dc03      	bgt.n	80093a0 <_dtoa_r+0xab0>
 8009398:	d1e1      	bne.n	800935e <_dtoa_r+0xa6e>
 800939a:	f019 0f01 	tst.w	r9, #1
 800939e:	d0de      	beq.n	800935e <_dtoa_r+0xa6e>
 80093a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093a4:	d1d8      	bne.n	8009358 <_dtoa_r+0xa68>
 80093a6:	9a01      	ldr	r2, [sp, #4]
 80093a8:	2339      	movs	r3, #57	; 0x39
 80093aa:	7013      	strb	r3, [r2, #0]
 80093ac:	462b      	mov	r3, r5
 80093ae:	461d      	mov	r5, r3
 80093b0:	3b01      	subs	r3, #1
 80093b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80093b6:	2a39      	cmp	r2, #57	; 0x39
 80093b8:	d06c      	beq.n	8009494 <_dtoa_r+0xba4>
 80093ba:	3201      	adds	r2, #1
 80093bc:	701a      	strb	r2, [r3, #0]
 80093be:	e747      	b.n	8009250 <_dtoa_r+0x960>
 80093c0:	2a00      	cmp	r2, #0
 80093c2:	dd07      	ble.n	80093d4 <_dtoa_r+0xae4>
 80093c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093c8:	d0ed      	beq.n	80093a6 <_dtoa_r+0xab6>
 80093ca:	9a01      	ldr	r2, [sp, #4]
 80093cc:	f109 0301 	add.w	r3, r9, #1
 80093d0:	7013      	strb	r3, [r2, #0]
 80093d2:	e73d      	b.n	8009250 <_dtoa_r+0x960>
 80093d4:	9b04      	ldr	r3, [sp, #16]
 80093d6:	9a08      	ldr	r2, [sp, #32]
 80093d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80093dc:	4293      	cmp	r3, r2
 80093de:	d043      	beq.n	8009468 <_dtoa_r+0xb78>
 80093e0:	4651      	mov	r1, sl
 80093e2:	2300      	movs	r3, #0
 80093e4:	220a      	movs	r2, #10
 80093e6:	4620      	mov	r0, r4
 80093e8:	f000 f9d6 	bl	8009798 <__multadd>
 80093ec:	45b8      	cmp	r8, r7
 80093ee:	4682      	mov	sl, r0
 80093f0:	f04f 0300 	mov.w	r3, #0
 80093f4:	f04f 020a 	mov.w	r2, #10
 80093f8:	4641      	mov	r1, r8
 80093fa:	4620      	mov	r0, r4
 80093fc:	d107      	bne.n	800940e <_dtoa_r+0xb1e>
 80093fe:	f000 f9cb 	bl	8009798 <__multadd>
 8009402:	4680      	mov	r8, r0
 8009404:	4607      	mov	r7, r0
 8009406:	9b04      	ldr	r3, [sp, #16]
 8009408:	3301      	adds	r3, #1
 800940a:	9304      	str	r3, [sp, #16]
 800940c:	e775      	b.n	80092fa <_dtoa_r+0xa0a>
 800940e:	f000 f9c3 	bl	8009798 <__multadd>
 8009412:	4639      	mov	r1, r7
 8009414:	4680      	mov	r8, r0
 8009416:	2300      	movs	r3, #0
 8009418:	220a      	movs	r2, #10
 800941a:	4620      	mov	r0, r4
 800941c:	f000 f9bc 	bl	8009798 <__multadd>
 8009420:	4607      	mov	r7, r0
 8009422:	e7f0      	b.n	8009406 <_dtoa_r+0xb16>
 8009424:	9b04      	ldr	r3, [sp, #16]
 8009426:	9301      	str	r3, [sp, #4]
 8009428:	9d00      	ldr	r5, [sp, #0]
 800942a:	4631      	mov	r1, r6
 800942c:	4650      	mov	r0, sl
 800942e:	f7ff f9d5 	bl	80087dc <quorem>
 8009432:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009436:	9b00      	ldr	r3, [sp, #0]
 8009438:	f805 9b01 	strb.w	r9, [r5], #1
 800943c:	1aea      	subs	r2, r5, r3
 800943e:	9b01      	ldr	r3, [sp, #4]
 8009440:	4293      	cmp	r3, r2
 8009442:	dd07      	ble.n	8009454 <_dtoa_r+0xb64>
 8009444:	4651      	mov	r1, sl
 8009446:	2300      	movs	r3, #0
 8009448:	220a      	movs	r2, #10
 800944a:	4620      	mov	r0, r4
 800944c:	f000 f9a4 	bl	8009798 <__multadd>
 8009450:	4682      	mov	sl, r0
 8009452:	e7ea      	b.n	800942a <_dtoa_r+0xb3a>
 8009454:	9b01      	ldr	r3, [sp, #4]
 8009456:	2b00      	cmp	r3, #0
 8009458:	bfc8      	it	gt
 800945a:	461d      	movgt	r5, r3
 800945c:	9b00      	ldr	r3, [sp, #0]
 800945e:	bfd8      	it	le
 8009460:	2501      	movle	r5, #1
 8009462:	441d      	add	r5, r3
 8009464:	f04f 0800 	mov.w	r8, #0
 8009468:	4651      	mov	r1, sl
 800946a:	2201      	movs	r2, #1
 800946c:	4620      	mov	r0, r4
 800946e:	f000 fb41 	bl	8009af4 <__lshift>
 8009472:	4631      	mov	r1, r6
 8009474:	4682      	mov	sl, r0
 8009476:	f000 fba9 	bl	8009bcc <__mcmp>
 800947a:	2800      	cmp	r0, #0
 800947c:	dc96      	bgt.n	80093ac <_dtoa_r+0xabc>
 800947e:	d102      	bne.n	8009486 <_dtoa_r+0xb96>
 8009480:	f019 0f01 	tst.w	r9, #1
 8009484:	d192      	bne.n	80093ac <_dtoa_r+0xabc>
 8009486:	462b      	mov	r3, r5
 8009488:	461d      	mov	r5, r3
 800948a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800948e:	2a30      	cmp	r2, #48	; 0x30
 8009490:	d0fa      	beq.n	8009488 <_dtoa_r+0xb98>
 8009492:	e6dd      	b.n	8009250 <_dtoa_r+0x960>
 8009494:	9a00      	ldr	r2, [sp, #0]
 8009496:	429a      	cmp	r2, r3
 8009498:	d189      	bne.n	80093ae <_dtoa_r+0xabe>
 800949a:	f10b 0b01 	add.w	fp, fp, #1
 800949e:	2331      	movs	r3, #49	; 0x31
 80094a0:	e796      	b.n	80093d0 <_dtoa_r+0xae0>
 80094a2:	4b0a      	ldr	r3, [pc, #40]	; (80094cc <_dtoa_r+0xbdc>)
 80094a4:	f7ff ba99 	b.w	80089da <_dtoa_r+0xea>
 80094a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	f47f aa6d 	bne.w	800898a <_dtoa_r+0x9a>
 80094b0:	4b07      	ldr	r3, [pc, #28]	; (80094d0 <_dtoa_r+0xbe0>)
 80094b2:	f7ff ba92 	b.w	80089da <_dtoa_r+0xea>
 80094b6:	9b01      	ldr	r3, [sp, #4]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	dcb5      	bgt.n	8009428 <_dtoa_r+0xb38>
 80094bc:	9b07      	ldr	r3, [sp, #28]
 80094be:	2b02      	cmp	r3, #2
 80094c0:	f73f aeb1 	bgt.w	8009226 <_dtoa_r+0x936>
 80094c4:	e7b0      	b.n	8009428 <_dtoa_r+0xb38>
 80094c6:	bf00      	nop
 80094c8:	0803329c 	.word	0x0803329c
 80094cc:	080331d7 	.word	0x080331d7
 80094d0:	08033237 	.word	0x08033237

080094d4 <_free_r>:
 80094d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094d6:	2900      	cmp	r1, #0
 80094d8:	d044      	beq.n	8009564 <_free_r+0x90>
 80094da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094de:	9001      	str	r0, [sp, #4]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f1a1 0404 	sub.w	r4, r1, #4
 80094e6:	bfb8      	it	lt
 80094e8:	18e4      	addlt	r4, r4, r3
 80094ea:	f000 f8e7 	bl	80096bc <__malloc_lock>
 80094ee:	4a1e      	ldr	r2, [pc, #120]	; (8009568 <_free_r+0x94>)
 80094f0:	9801      	ldr	r0, [sp, #4]
 80094f2:	6813      	ldr	r3, [r2, #0]
 80094f4:	b933      	cbnz	r3, 8009504 <_free_r+0x30>
 80094f6:	6063      	str	r3, [r4, #4]
 80094f8:	6014      	str	r4, [r2, #0]
 80094fa:	b003      	add	sp, #12
 80094fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009500:	f000 b8e2 	b.w	80096c8 <__malloc_unlock>
 8009504:	42a3      	cmp	r3, r4
 8009506:	d908      	bls.n	800951a <_free_r+0x46>
 8009508:	6825      	ldr	r5, [r4, #0]
 800950a:	1961      	adds	r1, r4, r5
 800950c:	428b      	cmp	r3, r1
 800950e:	bf01      	itttt	eq
 8009510:	6819      	ldreq	r1, [r3, #0]
 8009512:	685b      	ldreq	r3, [r3, #4]
 8009514:	1949      	addeq	r1, r1, r5
 8009516:	6021      	streq	r1, [r4, #0]
 8009518:	e7ed      	b.n	80094f6 <_free_r+0x22>
 800951a:	461a      	mov	r2, r3
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	b10b      	cbz	r3, 8009524 <_free_r+0x50>
 8009520:	42a3      	cmp	r3, r4
 8009522:	d9fa      	bls.n	800951a <_free_r+0x46>
 8009524:	6811      	ldr	r1, [r2, #0]
 8009526:	1855      	adds	r5, r2, r1
 8009528:	42a5      	cmp	r5, r4
 800952a:	d10b      	bne.n	8009544 <_free_r+0x70>
 800952c:	6824      	ldr	r4, [r4, #0]
 800952e:	4421      	add	r1, r4
 8009530:	1854      	adds	r4, r2, r1
 8009532:	42a3      	cmp	r3, r4
 8009534:	6011      	str	r1, [r2, #0]
 8009536:	d1e0      	bne.n	80094fa <_free_r+0x26>
 8009538:	681c      	ldr	r4, [r3, #0]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	6053      	str	r3, [r2, #4]
 800953e:	440c      	add	r4, r1
 8009540:	6014      	str	r4, [r2, #0]
 8009542:	e7da      	b.n	80094fa <_free_r+0x26>
 8009544:	d902      	bls.n	800954c <_free_r+0x78>
 8009546:	230c      	movs	r3, #12
 8009548:	6003      	str	r3, [r0, #0]
 800954a:	e7d6      	b.n	80094fa <_free_r+0x26>
 800954c:	6825      	ldr	r5, [r4, #0]
 800954e:	1961      	adds	r1, r4, r5
 8009550:	428b      	cmp	r3, r1
 8009552:	bf04      	itt	eq
 8009554:	6819      	ldreq	r1, [r3, #0]
 8009556:	685b      	ldreq	r3, [r3, #4]
 8009558:	6063      	str	r3, [r4, #4]
 800955a:	bf04      	itt	eq
 800955c:	1949      	addeq	r1, r1, r5
 800955e:	6021      	streq	r1, [r4, #0]
 8009560:	6054      	str	r4, [r2, #4]
 8009562:	e7ca      	b.n	80094fa <_free_r+0x26>
 8009564:	b003      	add	sp, #12
 8009566:	bd30      	pop	{r4, r5, pc}
 8009568:	20000858 	.word	0x20000858

0800956c <malloc>:
 800956c:	4b02      	ldr	r3, [pc, #8]	; (8009578 <malloc+0xc>)
 800956e:	4601      	mov	r1, r0
 8009570:	6818      	ldr	r0, [r3, #0]
 8009572:	f000 b823 	b.w	80095bc <_malloc_r>
 8009576:	bf00      	nop
 8009578:	2000006c 	.word	0x2000006c

0800957c <sbrk_aligned>:
 800957c:	b570      	push	{r4, r5, r6, lr}
 800957e:	4e0e      	ldr	r6, [pc, #56]	; (80095b8 <sbrk_aligned+0x3c>)
 8009580:	460c      	mov	r4, r1
 8009582:	6831      	ldr	r1, [r6, #0]
 8009584:	4605      	mov	r5, r0
 8009586:	b911      	cbnz	r1, 800958e <sbrk_aligned+0x12>
 8009588:	f000 fe52 	bl	800a230 <_sbrk_r>
 800958c:	6030      	str	r0, [r6, #0]
 800958e:	4621      	mov	r1, r4
 8009590:	4628      	mov	r0, r5
 8009592:	f000 fe4d 	bl	800a230 <_sbrk_r>
 8009596:	1c43      	adds	r3, r0, #1
 8009598:	d00a      	beq.n	80095b0 <sbrk_aligned+0x34>
 800959a:	1cc4      	adds	r4, r0, #3
 800959c:	f024 0403 	bic.w	r4, r4, #3
 80095a0:	42a0      	cmp	r0, r4
 80095a2:	d007      	beq.n	80095b4 <sbrk_aligned+0x38>
 80095a4:	1a21      	subs	r1, r4, r0
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 fe42 	bl	800a230 <_sbrk_r>
 80095ac:	3001      	adds	r0, #1
 80095ae:	d101      	bne.n	80095b4 <sbrk_aligned+0x38>
 80095b0:	f04f 34ff 	mov.w	r4, #4294967295
 80095b4:	4620      	mov	r0, r4
 80095b6:	bd70      	pop	{r4, r5, r6, pc}
 80095b8:	2000085c 	.word	0x2000085c

080095bc <_malloc_r>:
 80095bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c0:	1ccd      	adds	r5, r1, #3
 80095c2:	f025 0503 	bic.w	r5, r5, #3
 80095c6:	3508      	adds	r5, #8
 80095c8:	2d0c      	cmp	r5, #12
 80095ca:	bf38      	it	cc
 80095cc:	250c      	movcc	r5, #12
 80095ce:	2d00      	cmp	r5, #0
 80095d0:	4607      	mov	r7, r0
 80095d2:	db01      	blt.n	80095d8 <_malloc_r+0x1c>
 80095d4:	42a9      	cmp	r1, r5
 80095d6:	d905      	bls.n	80095e4 <_malloc_r+0x28>
 80095d8:	230c      	movs	r3, #12
 80095da:	603b      	str	r3, [r7, #0]
 80095dc:	2600      	movs	r6, #0
 80095de:	4630      	mov	r0, r6
 80095e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80096b8 <_malloc_r+0xfc>
 80095e8:	f000 f868 	bl	80096bc <__malloc_lock>
 80095ec:	f8d8 3000 	ldr.w	r3, [r8]
 80095f0:	461c      	mov	r4, r3
 80095f2:	bb5c      	cbnz	r4, 800964c <_malloc_r+0x90>
 80095f4:	4629      	mov	r1, r5
 80095f6:	4638      	mov	r0, r7
 80095f8:	f7ff ffc0 	bl	800957c <sbrk_aligned>
 80095fc:	1c43      	adds	r3, r0, #1
 80095fe:	4604      	mov	r4, r0
 8009600:	d155      	bne.n	80096ae <_malloc_r+0xf2>
 8009602:	f8d8 4000 	ldr.w	r4, [r8]
 8009606:	4626      	mov	r6, r4
 8009608:	2e00      	cmp	r6, #0
 800960a:	d145      	bne.n	8009698 <_malloc_r+0xdc>
 800960c:	2c00      	cmp	r4, #0
 800960e:	d048      	beq.n	80096a2 <_malloc_r+0xe6>
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	4631      	mov	r1, r6
 8009614:	4638      	mov	r0, r7
 8009616:	eb04 0903 	add.w	r9, r4, r3
 800961a:	f000 fe09 	bl	800a230 <_sbrk_r>
 800961e:	4581      	cmp	r9, r0
 8009620:	d13f      	bne.n	80096a2 <_malloc_r+0xe6>
 8009622:	6821      	ldr	r1, [r4, #0]
 8009624:	1a6d      	subs	r5, r5, r1
 8009626:	4629      	mov	r1, r5
 8009628:	4638      	mov	r0, r7
 800962a:	f7ff ffa7 	bl	800957c <sbrk_aligned>
 800962e:	3001      	adds	r0, #1
 8009630:	d037      	beq.n	80096a2 <_malloc_r+0xe6>
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	442b      	add	r3, r5
 8009636:	6023      	str	r3, [r4, #0]
 8009638:	f8d8 3000 	ldr.w	r3, [r8]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d038      	beq.n	80096b2 <_malloc_r+0xf6>
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	42a2      	cmp	r2, r4
 8009644:	d12b      	bne.n	800969e <_malloc_r+0xe2>
 8009646:	2200      	movs	r2, #0
 8009648:	605a      	str	r2, [r3, #4]
 800964a:	e00f      	b.n	800966c <_malloc_r+0xb0>
 800964c:	6822      	ldr	r2, [r4, #0]
 800964e:	1b52      	subs	r2, r2, r5
 8009650:	d41f      	bmi.n	8009692 <_malloc_r+0xd6>
 8009652:	2a0b      	cmp	r2, #11
 8009654:	d917      	bls.n	8009686 <_malloc_r+0xca>
 8009656:	1961      	adds	r1, r4, r5
 8009658:	42a3      	cmp	r3, r4
 800965a:	6025      	str	r5, [r4, #0]
 800965c:	bf18      	it	ne
 800965e:	6059      	strne	r1, [r3, #4]
 8009660:	6863      	ldr	r3, [r4, #4]
 8009662:	bf08      	it	eq
 8009664:	f8c8 1000 	streq.w	r1, [r8]
 8009668:	5162      	str	r2, [r4, r5]
 800966a:	604b      	str	r3, [r1, #4]
 800966c:	4638      	mov	r0, r7
 800966e:	f104 060b 	add.w	r6, r4, #11
 8009672:	f000 f829 	bl	80096c8 <__malloc_unlock>
 8009676:	f026 0607 	bic.w	r6, r6, #7
 800967a:	1d23      	adds	r3, r4, #4
 800967c:	1af2      	subs	r2, r6, r3
 800967e:	d0ae      	beq.n	80095de <_malloc_r+0x22>
 8009680:	1b9b      	subs	r3, r3, r6
 8009682:	50a3      	str	r3, [r4, r2]
 8009684:	e7ab      	b.n	80095de <_malloc_r+0x22>
 8009686:	42a3      	cmp	r3, r4
 8009688:	6862      	ldr	r2, [r4, #4]
 800968a:	d1dd      	bne.n	8009648 <_malloc_r+0x8c>
 800968c:	f8c8 2000 	str.w	r2, [r8]
 8009690:	e7ec      	b.n	800966c <_malloc_r+0xb0>
 8009692:	4623      	mov	r3, r4
 8009694:	6864      	ldr	r4, [r4, #4]
 8009696:	e7ac      	b.n	80095f2 <_malloc_r+0x36>
 8009698:	4634      	mov	r4, r6
 800969a:	6876      	ldr	r6, [r6, #4]
 800969c:	e7b4      	b.n	8009608 <_malloc_r+0x4c>
 800969e:	4613      	mov	r3, r2
 80096a0:	e7cc      	b.n	800963c <_malloc_r+0x80>
 80096a2:	230c      	movs	r3, #12
 80096a4:	603b      	str	r3, [r7, #0]
 80096a6:	4638      	mov	r0, r7
 80096a8:	f000 f80e 	bl	80096c8 <__malloc_unlock>
 80096ac:	e797      	b.n	80095de <_malloc_r+0x22>
 80096ae:	6025      	str	r5, [r4, #0]
 80096b0:	e7dc      	b.n	800966c <_malloc_r+0xb0>
 80096b2:	605b      	str	r3, [r3, #4]
 80096b4:	deff      	udf	#255	; 0xff
 80096b6:	bf00      	nop
 80096b8:	20000858 	.word	0x20000858

080096bc <__malloc_lock>:
 80096bc:	4801      	ldr	r0, [pc, #4]	; (80096c4 <__malloc_lock+0x8>)
 80096be:	f7ff b86c 	b.w	800879a <__retarget_lock_acquire_recursive>
 80096c2:	bf00      	nop
 80096c4:	20000854 	.word	0x20000854

080096c8 <__malloc_unlock>:
 80096c8:	4801      	ldr	r0, [pc, #4]	; (80096d0 <__malloc_unlock+0x8>)
 80096ca:	f7ff b867 	b.w	800879c <__retarget_lock_release_recursive>
 80096ce:	bf00      	nop
 80096d0:	20000854 	.word	0x20000854

080096d4 <_Balloc>:
 80096d4:	b570      	push	{r4, r5, r6, lr}
 80096d6:	69c6      	ldr	r6, [r0, #28]
 80096d8:	4604      	mov	r4, r0
 80096da:	460d      	mov	r5, r1
 80096dc:	b976      	cbnz	r6, 80096fc <_Balloc+0x28>
 80096de:	2010      	movs	r0, #16
 80096e0:	f7ff ff44 	bl	800956c <malloc>
 80096e4:	4602      	mov	r2, r0
 80096e6:	61e0      	str	r0, [r4, #28]
 80096e8:	b920      	cbnz	r0, 80096f4 <_Balloc+0x20>
 80096ea:	4b18      	ldr	r3, [pc, #96]	; (800974c <_Balloc+0x78>)
 80096ec:	4818      	ldr	r0, [pc, #96]	; (8009750 <_Balloc+0x7c>)
 80096ee:	216b      	movs	r1, #107	; 0x6b
 80096f0:	f7ff f856 	bl	80087a0 <__assert_func>
 80096f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096f8:	6006      	str	r6, [r0, #0]
 80096fa:	60c6      	str	r6, [r0, #12]
 80096fc:	69e6      	ldr	r6, [r4, #28]
 80096fe:	68f3      	ldr	r3, [r6, #12]
 8009700:	b183      	cbz	r3, 8009724 <_Balloc+0x50>
 8009702:	69e3      	ldr	r3, [r4, #28]
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800970a:	b9b8      	cbnz	r0, 800973c <_Balloc+0x68>
 800970c:	2101      	movs	r1, #1
 800970e:	fa01 f605 	lsl.w	r6, r1, r5
 8009712:	1d72      	adds	r2, r6, #5
 8009714:	0092      	lsls	r2, r2, #2
 8009716:	4620      	mov	r0, r4
 8009718:	f000 fdaf 	bl	800a27a <_calloc_r>
 800971c:	b160      	cbz	r0, 8009738 <_Balloc+0x64>
 800971e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009722:	e00e      	b.n	8009742 <_Balloc+0x6e>
 8009724:	2221      	movs	r2, #33	; 0x21
 8009726:	2104      	movs	r1, #4
 8009728:	4620      	mov	r0, r4
 800972a:	f000 fda6 	bl	800a27a <_calloc_r>
 800972e:	69e3      	ldr	r3, [r4, #28]
 8009730:	60f0      	str	r0, [r6, #12]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d1e4      	bne.n	8009702 <_Balloc+0x2e>
 8009738:	2000      	movs	r0, #0
 800973a:	bd70      	pop	{r4, r5, r6, pc}
 800973c:	6802      	ldr	r2, [r0, #0]
 800973e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009742:	2300      	movs	r3, #0
 8009744:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009748:	e7f7      	b.n	800973a <_Balloc+0x66>
 800974a:	bf00      	nop
 800974c:	08033158 	.word	0x08033158
 8009750:	080332ad 	.word	0x080332ad

08009754 <_Bfree>:
 8009754:	b570      	push	{r4, r5, r6, lr}
 8009756:	69c6      	ldr	r6, [r0, #28]
 8009758:	4605      	mov	r5, r0
 800975a:	460c      	mov	r4, r1
 800975c:	b976      	cbnz	r6, 800977c <_Bfree+0x28>
 800975e:	2010      	movs	r0, #16
 8009760:	f7ff ff04 	bl	800956c <malloc>
 8009764:	4602      	mov	r2, r0
 8009766:	61e8      	str	r0, [r5, #28]
 8009768:	b920      	cbnz	r0, 8009774 <_Bfree+0x20>
 800976a:	4b09      	ldr	r3, [pc, #36]	; (8009790 <_Bfree+0x3c>)
 800976c:	4809      	ldr	r0, [pc, #36]	; (8009794 <_Bfree+0x40>)
 800976e:	218f      	movs	r1, #143	; 0x8f
 8009770:	f7ff f816 	bl	80087a0 <__assert_func>
 8009774:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009778:	6006      	str	r6, [r0, #0]
 800977a:	60c6      	str	r6, [r0, #12]
 800977c:	b13c      	cbz	r4, 800978e <_Bfree+0x3a>
 800977e:	69eb      	ldr	r3, [r5, #28]
 8009780:	6862      	ldr	r2, [r4, #4]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009788:	6021      	str	r1, [r4, #0]
 800978a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800978e:	bd70      	pop	{r4, r5, r6, pc}
 8009790:	08033158 	.word	0x08033158
 8009794:	080332ad 	.word	0x080332ad

08009798 <__multadd>:
 8009798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979c:	690d      	ldr	r5, [r1, #16]
 800979e:	4607      	mov	r7, r0
 80097a0:	460c      	mov	r4, r1
 80097a2:	461e      	mov	r6, r3
 80097a4:	f101 0c14 	add.w	ip, r1, #20
 80097a8:	2000      	movs	r0, #0
 80097aa:	f8dc 3000 	ldr.w	r3, [ip]
 80097ae:	b299      	uxth	r1, r3
 80097b0:	fb02 6101 	mla	r1, r2, r1, r6
 80097b4:	0c1e      	lsrs	r6, r3, #16
 80097b6:	0c0b      	lsrs	r3, r1, #16
 80097b8:	fb02 3306 	mla	r3, r2, r6, r3
 80097bc:	b289      	uxth	r1, r1
 80097be:	3001      	adds	r0, #1
 80097c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097c4:	4285      	cmp	r5, r0
 80097c6:	f84c 1b04 	str.w	r1, [ip], #4
 80097ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097ce:	dcec      	bgt.n	80097aa <__multadd+0x12>
 80097d0:	b30e      	cbz	r6, 8009816 <__multadd+0x7e>
 80097d2:	68a3      	ldr	r3, [r4, #8]
 80097d4:	42ab      	cmp	r3, r5
 80097d6:	dc19      	bgt.n	800980c <__multadd+0x74>
 80097d8:	6861      	ldr	r1, [r4, #4]
 80097da:	4638      	mov	r0, r7
 80097dc:	3101      	adds	r1, #1
 80097de:	f7ff ff79 	bl	80096d4 <_Balloc>
 80097e2:	4680      	mov	r8, r0
 80097e4:	b928      	cbnz	r0, 80097f2 <__multadd+0x5a>
 80097e6:	4602      	mov	r2, r0
 80097e8:	4b0c      	ldr	r3, [pc, #48]	; (800981c <__multadd+0x84>)
 80097ea:	480d      	ldr	r0, [pc, #52]	; (8009820 <__multadd+0x88>)
 80097ec:	21ba      	movs	r1, #186	; 0xba
 80097ee:	f7fe ffd7 	bl	80087a0 <__assert_func>
 80097f2:	6922      	ldr	r2, [r4, #16]
 80097f4:	3202      	adds	r2, #2
 80097f6:	f104 010c 	add.w	r1, r4, #12
 80097fa:	0092      	lsls	r2, r2, #2
 80097fc:	300c      	adds	r0, #12
 80097fe:	f000 fd27 	bl	800a250 <memcpy>
 8009802:	4621      	mov	r1, r4
 8009804:	4638      	mov	r0, r7
 8009806:	f7ff ffa5 	bl	8009754 <_Bfree>
 800980a:	4644      	mov	r4, r8
 800980c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009810:	3501      	adds	r5, #1
 8009812:	615e      	str	r6, [r3, #20]
 8009814:	6125      	str	r5, [r4, #16]
 8009816:	4620      	mov	r0, r4
 8009818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800981c:	0803329c 	.word	0x0803329c
 8009820:	080332ad 	.word	0x080332ad

08009824 <__hi0bits>:
 8009824:	0c03      	lsrs	r3, r0, #16
 8009826:	041b      	lsls	r3, r3, #16
 8009828:	b9d3      	cbnz	r3, 8009860 <__hi0bits+0x3c>
 800982a:	0400      	lsls	r0, r0, #16
 800982c:	2310      	movs	r3, #16
 800982e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009832:	bf04      	itt	eq
 8009834:	0200      	lsleq	r0, r0, #8
 8009836:	3308      	addeq	r3, #8
 8009838:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800983c:	bf04      	itt	eq
 800983e:	0100      	lsleq	r0, r0, #4
 8009840:	3304      	addeq	r3, #4
 8009842:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009846:	bf04      	itt	eq
 8009848:	0080      	lsleq	r0, r0, #2
 800984a:	3302      	addeq	r3, #2
 800984c:	2800      	cmp	r0, #0
 800984e:	db05      	blt.n	800985c <__hi0bits+0x38>
 8009850:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009854:	f103 0301 	add.w	r3, r3, #1
 8009858:	bf08      	it	eq
 800985a:	2320      	moveq	r3, #32
 800985c:	4618      	mov	r0, r3
 800985e:	4770      	bx	lr
 8009860:	2300      	movs	r3, #0
 8009862:	e7e4      	b.n	800982e <__hi0bits+0xa>

08009864 <__lo0bits>:
 8009864:	6803      	ldr	r3, [r0, #0]
 8009866:	f013 0207 	ands.w	r2, r3, #7
 800986a:	d00c      	beq.n	8009886 <__lo0bits+0x22>
 800986c:	07d9      	lsls	r1, r3, #31
 800986e:	d422      	bmi.n	80098b6 <__lo0bits+0x52>
 8009870:	079a      	lsls	r2, r3, #30
 8009872:	bf49      	itett	mi
 8009874:	085b      	lsrmi	r3, r3, #1
 8009876:	089b      	lsrpl	r3, r3, #2
 8009878:	6003      	strmi	r3, [r0, #0]
 800987a:	2201      	movmi	r2, #1
 800987c:	bf5c      	itt	pl
 800987e:	6003      	strpl	r3, [r0, #0]
 8009880:	2202      	movpl	r2, #2
 8009882:	4610      	mov	r0, r2
 8009884:	4770      	bx	lr
 8009886:	b299      	uxth	r1, r3
 8009888:	b909      	cbnz	r1, 800988e <__lo0bits+0x2a>
 800988a:	0c1b      	lsrs	r3, r3, #16
 800988c:	2210      	movs	r2, #16
 800988e:	b2d9      	uxtb	r1, r3
 8009890:	b909      	cbnz	r1, 8009896 <__lo0bits+0x32>
 8009892:	3208      	adds	r2, #8
 8009894:	0a1b      	lsrs	r3, r3, #8
 8009896:	0719      	lsls	r1, r3, #28
 8009898:	bf04      	itt	eq
 800989a:	091b      	lsreq	r3, r3, #4
 800989c:	3204      	addeq	r2, #4
 800989e:	0799      	lsls	r1, r3, #30
 80098a0:	bf04      	itt	eq
 80098a2:	089b      	lsreq	r3, r3, #2
 80098a4:	3202      	addeq	r2, #2
 80098a6:	07d9      	lsls	r1, r3, #31
 80098a8:	d403      	bmi.n	80098b2 <__lo0bits+0x4e>
 80098aa:	085b      	lsrs	r3, r3, #1
 80098ac:	f102 0201 	add.w	r2, r2, #1
 80098b0:	d003      	beq.n	80098ba <__lo0bits+0x56>
 80098b2:	6003      	str	r3, [r0, #0]
 80098b4:	e7e5      	b.n	8009882 <__lo0bits+0x1e>
 80098b6:	2200      	movs	r2, #0
 80098b8:	e7e3      	b.n	8009882 <__lo0bits+0x1e>
 80098ba:	2220      	movs	r2, #32
 80098bc:	e7e1      	b.n	8009882 <__lo0bits+0x1e>
	...

080098c0 <__i2b>:
 80098c0:	b510      	push	{r4, lr}
 80098c2:	460c      	mov	r4, r1
 80098c4:	2101      	movs	r1, #1
 80098c6:	f7ff ff05 	bl	80096d4 <_Balloc>
 80098ca:	4602      	mov	r2, r0
 80098cc:	b928      	cbnz	r0, 80098da <__i2b+0x1a>
 80098ce:	4b05      	ldr	r3, [pc, #20]	; (80098e4 <__i2b+0x24>)
 80098d0:	4805      	ldr	r0, [pc, #20]	; (80098e8 <__i2b+0x28>)
 80098d2:	f240 1145 	movw	r1, #325	; 0x145
 80098d6:	f7fe ff63 	bl	80087a0 <__assert_func>
 80098da:	2301      	movs	r3, #1
 80098dc:	6144      	str	r4, [r0, #20]
 80098de:	6103      	str	r3, [r0, #16]
 80098e0:	bd10      	pop	{r4, pc}
 80098e2:	bf00      	nop
 80098e4:	0803329c 	.word	0x0803329c
 80098e8:	080332ad 	.word	0x080332ad

080098ec <__multiply>:
 80098ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f0:	4691      	mov	r9, r2
 80098f2:	690a      	ldr	r2, [r1, #16]
 80098f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098f8:	429a      	cmp	r2, r3
 80098fa:	bfb8      	it	lt
 80098fc:	460b      	movlt	r3, r1
 80098fe:	460c      	mov	r4, r1
 8009900:	bfbc      	itt	lt
 8009902:	464c      	movlt	r4, r9
 8009904:	4699      	movlt	r9, r3
 8009906:	6927      	ldr	r7, [r4, #16]
 8009908:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800990c:	68a3      	ldr	r3, [r4, #8]
 800990e:	6861      	ldr	r1, [r4, #4]
 8009910:	eb07 060a 	add.w	r6, r7, sl
 8009914:	42b3      	cmp	r3, r6
 8009916:	b085      	sub	sp, #20
 8009918:	bfb8      	it	lt
 800991a:	3101      	addlt	r1, #1
 800991c:	f7ff feda 	bl	80096d4 <_Balloc>
 8009920:	b930      	cbnz	r0, 8009930 <__multiply+0x44>
 8009922:	4602      	mov	r2, r0
 8009924:	4b44      	ldr	r3, [pc, #272]	; (8009a38 <__multiply+0x14c>)
 8009926:	4845      	ldr	r0, [pc, #276]	; (8009a3c <__multiply+0x150>)
 8009928:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800992c:	f7fe ff38 	bl	80087a0 <__assert_func>
 8009930:	f100 0514 	add.w	r5, r0, #20
 8009934:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009938:	462b      	mov	r3, r5
 800993a:	2200      	movs	r2, #0
 800993c:	4543      	cmp	r3, r8
 800993e:	d321      	bcc.n	8009984 <__multiply+0x98>
 8009940:	f104 0314 	add.w	r3, r4, #20
 8009944:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009948:	f109 0314 	add.w	r3, r9, #20
 800994c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009950:	9202      	str	r2, [sp, #8]
 8009952:	1b3a      	subs	r2, r7, r4
 8009954:	3a15      	subs	r2, #21
 8009956:	f022 0203 	bic.w	r2, r2, #3
 800995a:	3204      	adds	r2, #4
 800995c:	f104 0115 	add.w	r1, r4, #21
 8009960:	428f      	cmp	r7, r1
 8009962:	bf38      	it	cc
 8009964:	2204      	movcc	r2, #4
 8009966:	9201      	str	r2, [sp, #4]
 8009968:	9a02      	ldr	r2, [sp, #8]
 800996a:	9303      	str	r3, [sp, #12]
 800996c:	429a      	cmp	r2, r3
 800996e:	d80c      	bhi.n	800998a <__multiply+0x9e>
 8009970:	2e00      	cmp	r6, #0
 8009972:	dd03      	ble.n	800997c <__multiply+0x90>
 8009974:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009978:	2b00      	cmp	r3, #0
 800997a:	d05b      	beq.n	8009a34 <__multiply+0x148>
 800997c:	6106      	str	r6, [r0, #16]
 800997e:	b005      	add	sp, #20
 8009980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009984:	f843 2b04 	str.w	r2, [r3], #4
 8009988:	e7d8      	b.n	800993c <__multiply+0x50>
 800998a:	f8b3 a000 	ldrh.w	sl, [r3]
 800998e:	f1ba 0f00 	cmp.w	sl, #0
 8009992:	d024      	beq.n	80099de <__multiply+0xf2>
 8009994:	f104 0e14 	add.w	lr, r4, #20
 8009998:	46a9      	mov	r9, r5
 800999a:	f04f 0c00 	mov.w	ip, #0
 800999e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80099a2:	f8d9 1000 	ldr.w	r1, [r9]
 80099a6:	fa1f fb82 	uxth.w	fp, r2
 80099aa:	b289      	uxth	r1, r1
 80099ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80099b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80099b4:	f8d9 2000 	ldr.w	r2, [r9]
 80099b8:	4461      	add	r1, ip
 80099ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099be:	fb0a c20b 	mla	r2, sl, fp, ip
 80099c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099c6:	b289      	uxth	r1, r1
 80099c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80099cc:	4577      	cmp	r7, lr
 80099ce:	f849 1b04 	str.w	r1, [r9], #4
 80099d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099d6:	d8e2      	bhi.n	800999e <__multiply+0xb2>
 80099d8:	9a01      	ldr	r2, [sp, #4]
 80099da:	f845 c002 	str.w	ip, [r5, r2]
 80099de:	9a03      	ldr	r2, [sp, #12]
 80099e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80099e4:	3304      	adds	r3, #4
 80099e6:	f1b9 0f00 	cmp.w	r9, #0
 80099ea:	d021      	beq.n	8009a30 <__multiply+0x144>
 80099ec:	6829      	ldr	r1, [r5, #0]
 80099ee:	f104 0c14 	add.w	ip, r4, #20
 80099f2:	46ae      	mov	lr, r5
 80099f4:	f04f 0a00 	mov.w	sl, #0
 80099f8:	f8bc b000 	ldrh.w	fp, [ip]
 80099fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a00:	fb09 220b 	mla	r2, r9, fp, r2
 8009a04:	4452      	add	r2, sl
 8009a06:	b289      	uxth	r1, r1
 8009a08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a0c:	f84e 1b04 	str.w	r1, [lr], #4
 8009a10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009a14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a18:	f8be 1000 	ldrh.w	r1, [lr]
 8009a1c:	fb09 110a 	mla	r1, r9, sl, r1
 8009a20:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009a24:	4567      	cmp	r7, ip
 8009a26:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a2a:	d8e5      	bhi.n	80099f8 <__multiply+0x10c>
 8009a2c:	9a01      	ldr	r2, [sp, #4]
 8009a2e:	50a9      	str	r1, [r5, r2]
 8009a30:	3504      	adds	r5, #4
 8009a32:	e799      	b.n	8009968 <__multiply+0x7c>
 8009a34:	3e01      	subs	r6, #1
 8009a36:	e79b      	b.n	8009970 <__multiply+0x84>
 8009a38:	0803329c 	.word	0x0803329c
 8009a3c:	080332ad 	.word	0x080332ad

08009a40 <__pow5mult>:
 8009a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a44:	4615      	mov	r5, r2
 8009a46:	f012 0203 	ands.w	r2, r2, #3
 8009a4a:	4606      	mov	r6, r0
 8009a4c:	460f      	mov	r7, r1
 8009a4e:	d007      	beq.n	8009a60 <__pow5mult+0x20>
 8009a50:	4c25      	ldr	r4, [pc, #148]	; (8009ae8 <__pow5mult+0xa8>)
 8009a52:	3a01      	subs	r2, #1
 8009a54:	2300      	movs	r3, #0
 8009a56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a5a:	f7ff fe9d 	bl	8009798 <__multadd>
 8009a5e:	4607      	mov	r7, r0
 8009a60:	10ad      	asrs	r5, r5, #2
 8009a62:	d03d      	beq.n	8009ae0 <__pow5mult+0xa0>
 8009a64:	69f4      	ldr	r4, [r6, #28]
 8009a66:	b97c      	cbnz	r4, 8009a88 <__pow5mult+0x48>
 8009a68:	2010      	movs	r0, #16
 8009a6a:	f7ff fd7f 	bl	800956c <malloc>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	61f0      	str	r0, [r6, #28]
 8009a72:	b928      	cbnz	r0, 8009a80 <__pow5mult+0x40>
 8009a74:	4b1d      	ldr	r3, [pc, #116]	; (8009aec <__pow5mult+0xac>)
 8009a76:	481e      	ldr	r0, [pc, #120]	; (8009af0 <__pow5mult+0xb0>)
 8009a78:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009a7c:	f7fe fe90 	bl	80087a0 <__assert_func>
 8009a80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a84:	6004      	str	r4, [r0, #0]
 8009a86:	60c4      	str	r4, [r0, #12]
 8009a88:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009a8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a90:	b94c      	cbnz	r4, 8009aa6 <__pow5mult+0x66>
 8009a92:	f240 2171 	movw	r1, #625	; 0x271
 8009a96:	4630      	mov	r0, r6
 8009a98:	f7ff ff12 	bl	80098c0 <__i2b>
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	6003      	str	r3, [r0, #0]
 8009aa6:	f04f 0900 	mov.w	r9, #0
 8009aaa:	07eb      	lsls	r3, r5, #31
 8009aac:	d50a      	bpl.n	8009ac4 <__pow5mult+0x84>
 8009aae:	4639      	mov	r1, r7
 8009ab0:	4622      	mov	r2, r4
 8009ab2:	4630      	mov	r0, r6
 8009ab4:	f7ff ff1a 	bl	80098ec <__multiply>
 8009ab8:	4639      	mov	r1, r7
 8009aba:	4680      	mov	r8, r0
 8009abc:	4630      	mov	r0, r6
 8009abe:	f7ff fe49 	bl	8009754 <_Bfree>
 8009ac2:	4647      	mov	r7, r8
 8009ac4:	106d      	asrs	r5, r5, #1
 8009ac6:	d00b      	beq.n	8009ae0 <__pow5mult+0xa0>
 8009ac8:	6820      	ldr	r0, [r4, #0]
 8009aca:	b938      	cbnz	r0, 8009adc <__pow5mult+0x9c>
 8009acc:	4622      	mov	r2, r4
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	f7ff ff0b 	bl	80098ec <__multiply>
 8009ad6:	6020      	str	r0, [r4, #0]
 8009ad8:	f8c0 9000 	str.w	r9, [r0]
 8009adc:	4604      	mov	r4, r0
 8009ade:	e7e4      	b.n	8009aaa <__pow5mult+0x6a>
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ae6:	bf00      	nop
 8009ae8:	080333f8 	.word	0x080333f8
 8009aec:	08033158 	.word	0x08033158
 8009af0:	080332ad 	.word	0x080332ad

08009af4 <__lshift>:
 8009af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	460c      	mov	r4, r1
 8009afa:	6849      	ldr	r1, [r1, #4]
 8009afc:	6923      	ldr	r3, [r4, #16]
 8009afe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b02:	68a3      	ldr	r3, [r4, #8]
 8009b04:	4607      	mov	r7, r0
 8009b06:	4691      	mov	r9, r2
 8009b08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b0c:	f108 0601 	add.w	r6, r8, #1
 8009b10:	42b3      	cmp	r3, r6
 8009b12:	db0b      	blt.n	8009b2c <__lshift+0x38>
 8009b14:	4638      	mov	r0, r7
 8009b16:	f7ff fddd 	bl	80096d4 <_Balloc>
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	b948      	cbnz	r0, 8009b32 <__lshift+0x3e>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	4b28      	ldr	r3, [pc, #160]	; (8009bc4 <__lshift+0xd0>)
 8009b22:	4829      	ldr	r0, [pc, #164]	; (8009bc8 <__lshift+0xd4>)
 8009b24:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009b28:	f7fe fe3a 	bl	80087a0 <__assert_func>
 8009b2c:	3101      	adds	r1, #1
 8009b2e:	005b      	lsls	r3, r3, #1
 8009b30:	e7ee      	b.n	8009b10 <__lshift+0x1c>
 8009b32:	2300      	movs	r3, #0
 8009b34:	f100 0114 	add.w	r1, r0, #20
 8009b38:	f100 0210 	add.w	r2, r0, #16
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	4553      	cmp	r3, sl
 8009b40:	db33      	blt.n	8009baa <__lshift+0xb6>
 8009b42:	6920      	ldr	r0, [r4, #16]
 8009b44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b48:	f104 0314 	add.w	r3, r4, #20
 8009b4c:	f019 091f 	ands.w	r9, r9, #31
 8009b50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b58:	d02b      	beq.n	8009bb2 <__lshift+0xbe>
 8009b5a:	f1c9 0e20 	rsb	lr, r9, #32
 8009b5e:	468a      	mov	sl, r1
 8009b60:	2200      	movs	r2, #0
 8009b62:	6818      	ldr	r0, [r3, #0]
 8009b64:	fa00 f009 	lsl.w	r0, r0, r9
 8009b68:	4310      	orrs	r0, r2
 8009b6a:	f84a 0b04 	str.w	r0, [sl], #4
 8009b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b72:	459c      	cmp	ip, r3
 8009b74:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b78:	d8f3      	bhi.n	8009b62 <__lshift+0x6e>
 8009b7a:	ebac 0304 	sub.w	r3, ip, r4
 8009b7e:	3b15      	subs	r3, #21
 8009b80:	f023 0303 	bic.w	r3, r3, #3
 8009b84:	3304      	adds	r3, #4
 8009b86:	f104 0015 	add.w	r0, r4, #21
 8009b8a:	4584      	cmp	ip, r0
 8009b8c:	bf38      	it	cc
 8009b8e:	2304      	movcc	r3, #4
 8009b90:	50ca      	str	r2, [r1, r3]
 8009b92:	b10a      	cbz	r2, 8009b98 <__lshift+0xa4>
 8009b94:	f108 0602 	add.w	r6, r8, #2
 8009b98:	3e01      	subs	r6, #1
 8009b9a:	4638      	mov	r0, r7
 8009b9c:	612e      	str	r6, [r5, #16]
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	f7ff fdd8 	bl	8009754 <_Bfree>
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009baa:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bae:	3301      	adds	r3, #1
 8009bb0:	e7c5      	b.n	8009b3e <__lshift+0x4a>
 8009bb2:	3904      	subs	r1, #4
 8009bb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bbc:	459c      	cmp	ip, r3
 8009bbe:	d8f9      	bhi.n	8009bb4 <__lshift+0xc0>
 8009bc0:	e7ea      	b.n	8009b98 <__lshift+0xa4>
 8009bc2:	bf00      	nop
 8009bc4:	0803329c 	.word	0x0803329c
 8009bc8:	080332ad 	.word	0x080332ad

08009bcc <__mcmp>:
 8009bcc:	b530      	push	{r4, r5, lr}
 8009bce:	6902      	ldr	r2, [r0, #16]
 8009bd0:	690c      	ldr	r4, [r1, #16]
 8009bd2:	1b12      	subs	r2, r2, r4
 8009bd4:	d10e      	bne.n	8009bf4 <__mcmp+0x28>
 8009bd6:	f100 0314 	add.w	r3, r0, #20
 8009bda:	3114      	adds	r1, #20
 8009bdc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009be0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009be4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009be8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009bec:	42a5      	cmp	r5, r4
 8009bee:	d003      	beq.n	8009bf8 <__mcmp+0x2c>
 8009bf0:	d305      	bcc.n	8009bfe <__mcmp+0x32>
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	4610      	mov	r0, r2
 8009bf6:	bd30      	pop	{r4, r5, pc}
 8009bf8:	4283      	cmp	r3, r0
 8009bfa:	d3f3      	bcc.n	8009be4 <__mcmp+0x18>
 8009bfc:	e7fa      	b.n	8009bf4 <__mcmp+0x28>
 8009bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009c02:	e7f7      	b.n	8009bf4 <__mcmp+0x28>

08009c04 <__mdiff>:
 8009c04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c08:	460c      	mov	r4, r1
 8009c0a:	4606      	mov	r6, r0
 8009c0c:	4611      	mov	r1, r2
 8009c0e:	4620      	mov	r0, r4
 8009c10:	4690      	mov	r8, r2
 8009c12:	f7ff ffdb 	bl	8009bcc <__mcmp>
 8009c16:	1e05      	subs	r5, r0, #0
 8009c18:	d110      	bne.n	8009c3c <__mdiff+0x38>
 8009c1a:	4629      	mov	r1, r5
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	f7ff fd59 	bl	80096d4 <_Balloc>
 8009c22:	b930      	cbnz	r0, 8009c32 <__mdiff+0x2e>
 8009c24:	4b3a      	ldr	r3, [pc, #232]	; (8009d10 <__mdiff+0x10c>)
 8009c26:	4602      	mov	r2, r0
 8009c28:	f240 2137 	movw	r1, #567	; 0x237
 8009c2c:	4839      	ldr	r0, [pc, #228]	; (8009d14 <__mdiff+0x110>)
 8009c2e:	f7fe fdb7 	bl	80087a0 <__assert_func>
 8009c32:	2301      	movs	r3, #1
 8009c34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3c:	bfa4      	itt	ge
 8009c3e:	4643      	movge	r3, r8
 8009c40:	46a0      	movge	r8, r4
 8009c42:	4630      	mov	r0, r6
 8009c44:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009c48:	bfa6      	itte	ge
 8009c4a:	461c      	movge	r4, r3
 8009c4c:	2500      	movge	r5, #0
 8009c4e:	2501      	movlt	r5, #1
 8009c50:	f7ff fd40 	bl	80096d4 <_Balloc>
 8009c54:	b920      	cbnz	r0, 8009c60 <__mdiff+0x5c>
 8009c56:	4b2e      	ldr	r3, [pc, #184]	; (8009d10 <__mdiff+0x10c>)
 8009c58:	4602      	mov	r2, r0
 8009c5a:	f240 2145 	movw	r1, #581	; 0x245
 8009c5e:	e7e5      	b.n	8009c2c <__mdiff+0x28>
 8009c60:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009c64:	6926      	ldr	r6, [r4, #16]
 8009c66:	60c5      	str	r5, [r0, #12]
 8009c68:	f104 0914 	add.w	r9, r4, #20
 8009c6c:	f108 0514 	add.w	r5, r8, #20
 8009c70:	f100 0e14 	add.w	lr, r0, #20
 8009c74:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009c78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009c7c:	f108 0210 	add.w	r2, r8, #16
 8009c80:	46f2      	mov	sl, lr
 8009c82:	2100      	movs	r1, #0
 8009c84:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c88:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009c8c:	fa11 f88b 	uxtah	r8, r1, fp
 8009c90:	b299      	uxth	r1, r3
 8009c92:	0c1b      	lsrs	r3, r3, #16
 8009c94:	eba8 0801 	sub.w	r8, r8, r1
 8009c98:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009c9c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ca0:	fa1f f888 	uxth.w	r8, r8
 8009ca4:	1419      	asrs	r1, r3, #16
 8009ca6:	454e      	cmp	r6, r9
 8009ca8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009cac:	f84a 3b04 	str.w	r3, [sl], #4
 8009cb0:	d8e8      	bhi.n	8009c84 <__mdiff+0x80>
 8009cb2:	1b33      	subs	r3, r6, r4
 8009cb4:	3b15      	subs	r3, #21
 8009cb6:	f023 0303 	bic.w	r3, r3, #3
 8009cba:	3304      	adds	r3, #4
 8009cbc:	3415      	adds	r4, #21
 8009cbe:	42a6      	cmp	r6, r4
 8009cc0:	bf38      	it	cc
 8009cc2:	2304      	movcc	r3, #4
 8009cc4:	441d      	add	r5, r3
 8009cc6:	4473      	add	r3, lr
 8009cc8:	469e      	mov	lr, r3
 8009cca:	462e      	mov	r6, r5
 8009ccc:	4566      	cmp	r6, ip
 8009cce:	d30e      	bcc.n	8009cee <__mdiff+0xea>
 8009cd0:	f10c 0203 	add.w	r2, ip, #3
 8009cd4:	1b52      	subs	r2, r2, r5
 8009cd6:	f022 0203 	bic.w	r2, r2, #3
 8009cda:	3d03      	subs	r5, #3
 8009cdc:	45ac      	cmp	ip, r5
 8009cde:	bf38      	it	cc
 8009ce0:	2200      	movcc	r2, #0
 8009ce2:	4413      	add	r3, r2
 8009ce4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009ce8:	b17a      	cbz	r2, 8009d0a <__mdiff+0x106>
 8009cea:	6107      	str	r7, [r0, #16]
 8009cec:	e7a4      	b.n	8009c38 <__mdiff+0x34>
 8009cee:	f856 8b04 	ldr.w	r8, [r6], #4
 8009cf2:	fa11 f288 	uxtah	r2, r1, r8
 8009cf6:	1414      	asrs	r4, r2, #16
 8009cf8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009cfc:	b292      	uxth	r2, r2
 8009cfe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d02:	f84e 2b04 	str.w	r2, [lr], #4
 8009d06:	1421      	asrs	r1, r4, #16
 8009d08:	e7e0      	b.n	8009ccc <__mdiff+0xc8>
 8009d0a:	3f01      	subs	r7, #1
 8009d0c:	e7ea      	b.n	8009ce4 <__mdiff+0xe0>
 8009d0e:	bf00      	nop
 8009d10:	0803329c 	.word	0x0803329c
 8009d14:	080332ad 	.word	0x080332ad

08009d18 <__d2b>:
 8009d18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d1c:	460f      	mov	r7, r1
 8009d1e:	2101      	movs	r1, #1
 8009d20:	ec59 8b10 	vmov	r8, r9, d0
 8009d24:	4616      	mov	r6, r2
 8009d26:	f7ff fcd5 	bl	80096d4 <_Balloc>
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	b930      	cbnz	r0, 8009d3c <__d2b+0x24>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	4b24      	ldr	r3, [pc, #144]	; (8009dc4 <__d2b+0xac>)
 8009d32:	4825      	ldr	r0, [pc, #148]	; (8009dc8 <__d2b+0xb0>)
 8009d34:	f240 310f 	movw	r1, #783	; 0x30f
 8009d38:	f7fe fd32 	bl	80087a0 <__assert_func>
 8009d3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d44:	bb2d      	cbnz	r5, 8009d92 <__d2b+0x7a>
 8009d46:	9301      	str	r3, [sp, #4]
 8009d48:	f1b8 0300 	subs.w	r3, r8, #0
 8009d4c:	d026      	beq.n	8009d9c <__d2b+0x84>
 8009d4e:	4668      	mov	r0, sp
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	f7ff fd87 	bl	8009864 <__lo0bits>
 8009d56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009d5a:	b1e8      	cbz	r0, 8009d98 <__d2b+0x80>
 8009d5c:	f1c0 0320 	rsb	r3, r0, #32
 8009d60:	fa02 f303 	lsl.w	r3, r2, r3
 8009d64:	430b      	orrs	r3, r1
 8009d66:	40c2      	lsrs	r2, r0
 8009d68:	6163      	str	r3, [r4, #20]
 8009d6a:	9201      	str	r2, [sp, #4]
 8009d6c:	9b01      	ldr	r3, [sp, #4]
 8009d6e:	61a3      	str	r3, [r4, #24]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	bf14      	ite	ne
 8009d74:	2202      	movne	r2, #2
 8009d76:	2201      	moveq	r2, #1
 8009d78:	6122      	str	r2, [r4, #16]
 8009d7a:	b1bd      	cbz	r5, 8009dac <__d2b+0x94>
 8009d7c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009d80:	4405      	add	r5, r0
 8009d82:	603d      	str	r5, [r7, #0]
 8009d84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d88:	6030      	str	r0, [r6, #0]
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	b003      	add	sp, #12
 8009d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d96:	e7d6      	b.n	8009d46 <__d2b+0x2e>
 8009d98:	6161      	str	r1, [r4, #20]
 8009d9a:	e7e7      	b.n	8009d6c <__d2b+0x54>
 8009d9c:	a801      	add	r0, sp, #4
 8009d9e:	f7ff fd61 	bl	8009864 <__lo0bits>
 8009da2:	9b01      	ldr	r3, [sp, #4]
 8009da4:	6163      	str	r3, [r4, #20]
 8009da6:	3020      	adds	r0, #32
 8009da8:	2201      	movs	r2, #1
 8009daa:	e7e5      	b.n	8009d78 <__d2b+0x60>
 8009dac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009db0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009db4:	6038      	str	r0, [r7, #0]
 8009db6:	6918      	ldr	r0, [r3, #16]
 8009db8:	f7ff fd34 	bl	8009824 <__hi0bits>
 8009dbc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009dc0:	e7e2      	b.n	8009d88 <__d2b+0x70>
 8009dc2:	bf00      	nop
 8009dc4:	0803329c 	.word	0x0803329c
 8009dc8:	080332ad 	.word	0x080332ad

08009dcc <__ssputs_r>:
 8009dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd0:	688e      	ldr	r6, [r1, #8]
 8009dd2:	461f      	mov	r7, r3
 8009dd4:	42be      	cmp	r6, r7
 8009dd6:	680b      	ldr	r3, [r1, #0]
 8009dd8:	4682      	mov	sl, r0
 8009dda:	460c      	mov	r4, r1
 8009ddc:	4690      	mov	r8, r2
 8009dde:	d82c      	bhi.n	8009e3a <__ssputs_r+0x6e>
 8009de0:	898a      	ldrh	r2, [r1, #12]
 8009de2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009de6:	d026      	beq.n	8009e36 <__ssputs_r+0x6a>
 8009de8:	6965      	ldr	r5, [r4, #20]
 8009dea:	6909      	ldr	r1, [r1, #16]
 8009dec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009df0:	eba3 0901 	sub.w	r9, r3, r1
 8009df4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009df8:	1c7b      	adds	r3, r7, #1
 8009dfa:	444b      	add	r3, r9
 8009dfc:	106d      	asrs	r5, r5, #1
 8009dfe:	429d      	cmp	r5, r3
 8009e00:	bf38      	it	cc
 8009e02:	461d      	movcc	r5, r3
 8009e04:	0553      	lsls	r3, r2, #21
 8009e06:	d527      	bpl.n	8009e58 <__ssputs_r+0x8c>
 8009e08:	4629      	mov	r1, r5
 8009e0a:	f7ff fbd7 	bl	80095bc <_malloc_r>
 8009e0e:	4606      	mov	r6, r0
 8009e10:	b360      	cbz	r0, 8009e6c <__ssputs_r+0xa0>
 8009e12:	6921      	ldr	r1, [r4, #16]
 8009e14:	464a      	mov	r2, r9
 8009e16:	f000 fa1b 	bl	800a250 <memcpy>
 8009e1a:	89a3      	ldrh	r3, [r4, #12]
 8009e1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e24:	81a3      	strh	r3, [r4, #12]
 8009e26:	6126      	str	r6, [r4, #16]
 8009e28:	6165      	str	r5, [r4, #20]
 8009e2a:	444e      	add	r6, r9
 8009e2c:	eba5 0509 	sub.w	r5, r5, r9
 8009e30:	6026      	str	r6, [r4, #0]
 8009e32:	60a5      	str	r5, [r4, #8]
 8009e34:	463e      	mov	r6, r7
 8009e36:	42be      	cmp	r6, r7
 8009e38:	d900      	bls.n	8009e3c <__ssputs_r+0x70>
 8009e3a:	463e      	mov	r6, r7
 8009e3c:	6820      	ldr	r0, [r4, #0]
 8009e3e:	4632      	mov	r2, r6
 8009e40:	4641      	mov	r1, r8
 8009e42:	f000 f9db 	bl	800a1fc <memmove>
 8009e46:	68a3      	ldr	r3, [r4, #8]
 8009e48:	1b9b      	subs	r3, r3, r6
 8009e4a:	60a3      	str	r3, [r4, #8]
 8009e4c:	6823      	ldr	r3, [r4, #0]
 8009e4e:	4433      	add	r3, r6
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	2000      	movs	r0, #0
 8009e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e58:	462a      	mov	r2, r5
 8009e5a:	f000 fa36 	bl	800a2ca <_realloc_r>
 8009e5e:	4606      	mov	r6, r0
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d1e0      	bne.n	8009e26 <__ssputs_r+0x5a>
 8009e64:	6921      	ldr	r1, [r4, #16]
 8009e66:	4650      	mov	r0, sl
 8009e68:	f7ff fb34 	bl	80094d4 <_free_r>
 8009e6c:	230c      	movs	r3, #12
 8009e6e:	f8ca 3000 	str.w	r3, [sl]
 8009e72:	89a3      	ldrh	r3, [r4, #12]
 8009e74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e78:	81a3      	strh	r3, [r4, #12]
 8009e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e7e:	e7e9      	b.n	8009e54 <__ssputs_r+0x88>

08009e80 <_svfiprintf_r>:
 8009e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e84:	4698      	mov	r8, r3
 8009e86:	898b      	ldrh	r3, [r1, #12]
 8009e88:	061b      	lsls	r3, r3, #24
 8009e8a:	b09d      	sub	sp, #116	; 0x74
 8009e8c:	4607      	mov	r7, r0
 8009e8e:	460d      	mov	r5, r1
 8009e90:	4614      	mov	r4, r2
 8009e92:	d50e      	bpl.n	8009eb2 <_svfiprintf_r+0x32>
 8009e94:	690b      	ldr	r3, [r1, #16]
 8009e96:	b963      	cbnz	r3, 8009eb2 <_svfiprintf_r+0x32>
 8009e98:	2140      	movs	r1, #64	; 0x40
 8009e9a:	f7ff fb8f 	bl	80095bc <_malloc_r>
 8009e9e:	6028      	str	r0, [r5, #0]
 8009ea0:	6128      	str	r0, [r5, #16]
 8009ea2:	b920      	cbnz	r0, 8009eae <_svfiprintf_r+0x2e>
 8009ea4:	230c      	movs	r3, #12
 8009ea6:	603b      	str	r3, [r7, #0]
 8009ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8009eac:	e0d0      	b.n	800a050 <_svfiprintf_r+0x1d0>
 8009eae:	2340      	movs	r3, #64	; 0x40
 8009eb0:	616b      	str	r3, [r5, #20]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	9309      	str	r3, [sp, #36]	; 0x24
 8009eb6:	2320      	movs	r3, #32
 8009eb8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ebc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ec0:	2330      	movs	r3, #48	; 0x30
 8009ec2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a068 <_svfiprintf_r+0x1e8>
 8009ec6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009eca:	f04f 0901 	mov.w	r9, #1
 8009ece:	4623      	mov	r3, r4
 8009ed0:	469a      	mov	sl, r3
 8009ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed6:	b10a      	cbz	r2, 8009edc <_svfiprintf_r+0x5c>
 8009ed8:	2a25      	cmp	r2, #37	; 0x25
 8009eda:	d1f9      	bne.n	8009ed0 <_svfiprintf_r+0x50>
 8009edc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ee0:	d00b      	beq.n	8009efa <_svfiprintf_r+0x7a>
 8009ee2:	465b      	mov	r3, fp
 8009ee4:	4622      	mov	r2, r4
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	4638      	mov	r0, r7
 8009eea:	f7ff ff6f 	bl	8009dcc <__ssputs_r>
 8009eee:	3001      	adds	r0, #1
 8009ef0:	f000 80a9 	beq.w	800a046 <_svfiprintf_r+0x1c6>
 8009ef4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ef6:	445a      	add	r2, fp
 8009ef8:	9209      	str	r2, [sp, #36]	; 0x24
 8009efa:	f89a 3000 	ldrb.w	r3, [sl]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f000 80a1 	beq.w	800a046 <_svfiprintf_r+0x1c6>
 8009f04:	2300      	movs	r3, #0
 8009f06:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f0e:	f10a 0a01 	add.w	sl, sl, #1
 8009f12:	9304      	str	r3, [sp, #16]
 8009f14:	9307      	str	r3, [sp, #28]
 8009f16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f1a:	931a      	str	r3, [sp, #104]	; 0x68
 8009f1c:	4654      	mov	r4, sl
 8009f1e:	2205      	movs	r2, #5
 8009f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f24:	4850      	ldr	r0, [pc, #320]	; (800a068 <_svfiprintf_r+0x1e8>)
 8009f26:	f7f6 f953 	bl	80001d0 <memchr>
 8009f2a:	9a04      	ldr	r2, [sp, #16]
 8009f2c:	b9d8      	cbnz	r0, 8009f66 <_svfiprintf_r+0xe6>
 8009f2e:	06d0      	lsls	r0, r2, #27
 8009f30:	bf44      	itt	mi
 8009f32:	2320      	movmi	r3, #32
 8009f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f38:	0711      	lsls	r1, r2, #28
 8009f3a:	bf44      	itt	mi
 8009f3c:	232b      	movmi	r3, #43	; 0x2b
 8009f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f42:	f89a 3000 	ldrb.w	r3, [sl]
 8009f46:	2b2a      	cmp	r3, #42	; 0x2a
 8009f48:	d015      	beq.n	8009f76 <_svfiprintf_r+0xf6>
 8009f4a:	9a07      	ldr	r2, [sp, #28]
 8009f4c:	4654      	mov	r4, sl
 8009f4e:	2000      	movs	r0, #0
 8009f50:	f04f 0c0a 	mov.w	ip, #10
 8009f54:	4621      	mov	r1, r4
 8009f56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f5a:	3b30      	subs	r3, #48	; 0x30
 8009f5c:	2b09      	cmp	r3, #9
 8009f5e:	d94d      	bls.n	8009ffc <_svfiprintf_r+0x17c>
 8009f60:	b1b0      	cbz	r0, 8009f90 <_svfiprintf_r+0x110>
 8009f62:	9207      	str	r2, [sp, #28]
 8009f64:	e014      	b.n	8009f90 <_svfiprintf_r+0x110>
 8009f66:	eba0 0308 	sub.w	r3, r0, r8
 8009f6a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	9304      	str	r3, [sp, #16]
 8009f72:	46a2      	mov	sl, r4
 8009f74:	e7d2      	b.n	8009f1c <_svfiprintf_r+0x9c>
 8009f76:	9b03      	ldr	r3, [sp, #12]
 8009f78:	1d19      	adds	r1, r3, #4
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	9103      	str	r1, [sp, #12]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	bfbb      	ittet	lt
 8009f82:	425b      	neglt	r3, r3
 8009f84:	f042 0202 	orrlt.w	r2, r2, #2
 8009f88:	9307      	strge	r3, [sp, #28]
 8009f8a:	9307      	strlt	r3, [sp, #28]
 8009f8c:	bfb8      	it	lt
 8009f8e:	9204      	strlt	r2, [sp, #16]
 8009f90:	7823      	ldrb	r3, [r4, #0]
 8009f92:	2b2e      	cmp	r3, #46	; 0x2e
 8009f94:	d10c      	bne.n	8009fb0 <_svfiprintf_r+0x130>
 8009f96:	7863      	ldrb	r3, [r4, #1]
 8009f98:	2b2a      	cmp	r3, #42	; 0x2a
 8009f9a:	d134      	bne.n	800a006 <_svfiprintf_r+0x186>
 8009f9c:	9b03      	ldr	r3, [sp, #12]
 8009f9e:	1d1a      	adds	r2, r3, #4
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	9203      	str	r2, [sp, #12]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfb8      	it	lt
 8009fa8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fac:	3402      	adds	r4, #2
 8009fae:	9305      	str	r3, [sp, #20]
 8009fb0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a078 <_svfiprintf_r+0x1f8>
 8009fb4:	7821      	ldrb	r1, [r4, #0]
 8009fb6:	2203      	movs	r2, #3
 8009fb8:	4650      	mov	r0, sl
 8009fba:	f7f6 f909 	bl	80001d0 <memchr>
 8009fbe:	b138      	cbz	r0, 8009fd0 <_svfiprintf_r+0x150>
 8009fc0:	9b04      	ldr	r3, [sp, #16]
 8009fc2:	eba0 000a 	sub.w	r0, r0, sl
 8009fc6:	2240      	movs	r2, #64	; 0x40
 8009fc8:	4082      	lsls	r2, r0
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	3401      	adds	r4, #1
 8009fce:	9304      	str	r3, [sp, #16]
 8009fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd4:	4825      	ldr	r0, [pc, #148]	; (800a06c <_svfiprintf_r+0x1ec>)
 8009fd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fda:	2206      	movs	r2, #6
 8009fdc:	f7f6 f8f8 	bl	80001d0 <memchr>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	d038      	beq.n	800a056 <_svfiprintf_r+0x1d6>
 8009fe4:	4b22      	ldr	r3, [pc, #136]	; (800a070 <_svfiprintf_r+0x1f0>)
 8009fe6:	bb1b      	cbnz	r3, 800a030 <_svfiprintf_r+0x1b0>
 8009fe8:	9b03      	ldr	r3, [sp, #12]
 8009fea:	3307      	adds	r3, #7
 8009fec:	f023 0307 	bic.w	r3, r3, #7
 8009ff0:	3308      	adds	r3, #8
 8009ff2:	9303      	str	r3, [sp, #12]
 8009ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff6:	4433      	add	r3, r6
 8009ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8009ffa:	e768      	b.n	8009ece <_svfiprintf_r+0x4e>
 8009ffc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a000:	460c      	mov	r4, r1
 800a002:	2001      	movs	r0, #1
 800a004:	e7a6      	b.n	8009f54 <_svfiprintf_r+0xd4>
 800a006:	2300      	movs	r3, #0
 800a008:	3401      	adds	r4, #1
 800a00a:	9305      	str	r3, [sp, #20]
 800a00c:	4619      	mov	r1, r3
 800a00e:	f04f 0c0a 	mov.w	ip, #10
 800a012:	4620      	mov	r0, r4
 800a014:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a018:	3a30      	subs	r2, #48	; 0x30
 800a01a:	2a09      	cmp	r2, #9
 800a01c:	d903      	bls.n	800a026 <_svfiprintf_r+0x1a6>
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d0c6      	beq.n	8009fb0 <_svfiprintf_r+0x130>
 800a022:	9105      	str	r1, [sp, #20]
 800a024:	e7c4      	b.n	8009fb0 <_svfiprintf_r+0x130>
 800a026:	fb0c 2101 	mla	r1, ip, r1, r2
 800a02a:	4604      	mov	r4, r0
 800a02c:	2301      	movs	r3, #1
 800a02e:	e7f0      	b.n	800a012 <_svfiprintf_r+0x192>
 800a030:	ab03      	add	r3, sp, #12
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	462a      	mov	r2, r5
 800a036:	4b0f      	ldr	r3, [pc, #60]	; (800a074 <_svfiprintf_r+0x1f4>)
 800a038:	a904      	add	r1, sp, #16
 800a03a:	4638      	mov	r0, r7
 800a03c:	f7fd fe44 	bl	8007cc8 <_printf_float>
 800a040:	1c42      	adds	r2, r0, #1
 800a042:	4606      	mov	r6, r0
 800a044:	d1d6      	bne.n	8009ff4 <_svfiprintf_r+0x174>
 800a046:	89ab      	ldrh	r3, [r5, #12]
 800a048:	065b      	lsls	r3, r3, #25
 800a04a:	f53f af2d 	bmi.w	8009ea8 <_svfiprintf_r+0x28>
 800a04e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a050:	b01d      	add	sp, #116	; 0x74
 800a052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a056:	ab03      	add	r3, sp, #12
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	462a      	mov	r2, r5
 800a05c:	4b05      	ldr	r3, [pc, #20]	; (800a074 <_svfiprintf_r+0x1f4>)
 800a05e:	a904      	add	r1, sp, #16
 800a060:	4638      	mov	r0, r7
 800a062:	f7fe f8d5 	bl	8008210 <_printf_i>
 800a066:	e7eb      	b.n	800a040 <_svfiprintf_r+0x1c0>
 800a068:	08033404 	.word	0x08033404
 800a06c:	0803340e 	.word	0x0803340e
 800a070:	08007cc9 	.word	0x08007cc9
 800a074:	08009dcd 	.word	0x08009dcd
 800a078:	0803340a 	.word	0x0803340a

0800a07c <__sflush_r>:
 800a07c:	898a      	ldrh	r2, [r1, #12]
 800a07e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a082:	4605      	mov	r5, r0
 800a084:	0710      	lsls	r0, r2, #28
 800a086:	460c      	mov	r4, r1
 800a088:	d458      	bmi.n	800a13c <__sflush_r+0xc0>
 800a08a:	684b      	ldr	r3, [r1, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	dc05      	bgt.n	800a09c <__sflush_r+0x20>
 800a090:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a092:	2b00      	cmp	r3, #0
 800a094:	dc02      	bgt.n	800a09c <__sflush_r+0x20>
 800a096:	2000      	movs	r0, #0
 800a098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a09c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a09e:	2e00      	cmp	r6, #0
 800a0a0:	d0f9      	beq.n	800a096 <__sflush_r+0x1a>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a0a8:	682f      	ldr	r7, [r5, #0]
 800a0aa:	6a21      	ldr	r1, [r4, #32]
 800a0ac:	602b      	str	r3, [r5, #0]
 800a0ae:	d032      	beq.n	800a116 <__sflush_r+0x9a>
 800a0b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0b2:	89a3      	ldrh	r3, [r4, #12]
 800a0b4:	075a      	lsls	r2, r3, #29
 800a0b6:	d505      	bpl.n	800a0c4 <__sflush_r+0x48>
 800a0b8:	6863      	ldr	r3, [r4, #4]
 800a0ba:	1ac0      	subs	r0, r0, r3
 800a0bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0be:	b10b      	cbz	r3, 800a0c4 <__sflush_r+0x48>
 800a0c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0c2:	1ac0      	subs	r0, r0, r3
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0ca:	6a21      	ldr	r1, [r4, #32]
 800a0cc:	4628      	mov	r0, r5
 800a0ce:	47b0      	blx	r6
 800a0d0:	1c43      	adds	r3, r0, #1
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	d106      	bne.n	800a0e4 <__sflush_r+0x68>
 800a0d6:	6829      	ldr	r1, [r5, #0]
 800a0d8:	291d      	cmp	r1, #29
 800a0da:	d82b      	bhi.n	800a134 <__sflush_r+0xb8>
 800a0dc:	4a29      	ldr	r2, [pc, #164]	; (800a184 <__sflush_r+0x108>)
 800a0de:	410a      	asrs	r2, r1
 800a0e0:	07d6      	lsls	r6, r2, #31
 800a0e2:	d427      	bmi.n	800a134 <__sflush_r+0xb8>
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	6062      	str	r2, [r4, #4]
 800a0e8:	04d9      	lsls	r1, r3, #19
 800a0ea:	6922      	ldr	r2, [r4, #16]
 800a0ec:	6022      	str	r2, [r4, #0]
 800a0ee:	d504      	bpl.n	800a0fa <__sflush_r+0x7e>
 800a0f0:	1c42      	adds	r2, r0, #1
 800a0f2:	d101      	bne.n	800a0f8 <__sflush_r+0x7c>
 800a0f4:	682b      	ldr	r3, [r5, #0]
 800a0f6:	b903      	cbnz	r3, 800a0fa <__sflush_r+0x7e>
 800a0f8:	6560      	str	r0, [r4, #84]	; 0x54
 800a0fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0fc:	602f      	str	r7, [r5, #0]
 800a0fe:	2900      	cmp	r1, #0
 800a100:	d0c9      	beq.n	800a096 <__sflush_r+0x1a>
 800a102:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a106:	4299      	cmp	r1, r3
 800a108:	d002      	beq.n	800a110 <__sflush_r+0x94>
 800a10a:	4628      	mov	r0, r5
 800a10c:	f7ff f9e2 	bl	80094d4 <_free_r>
 800a110:	2000      	movs	r0, #0
 800a112:	6360      	str	r0, [r4, #52]	; 0x34
 800a114:	e7c0      	b.n	800a098 <__sflush_r+0x1c>
 800a116:	2301      	movs	r3, #1
 800a118:	4628      	mov	r0, r5
 800a11a:	47b0      	blx	r6
 800a11c:	1c41      	adds	r1, r0, #1
 800a11e:	d1c8      	bne.n	800a0b2 <__sflush_r+0x36>
 800a120:	682b      	ldr	r3, [r5, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d0c5      	beq.n	800a0b2 <__sflush_r+0x36>
 800a126:	2b1d      	cmp	r3, #29
 800a128:	d001      	beq.n	800a12e <__sflush_r+0xb2>
 800a12a:	2b16      	cmp	r3, #22
 800a12c:	d101      	bne.n	800a132 <__sflush_r+0xb6>
 800a12e:	602f      	str	r7, [r5, #0]
 800a130:	e7b1      	b.n	800a096 <__sflush_r+0x1a>
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a138:	81a3      	strh	r3, [r4, #12]
 800a13a:	e7ad      	b.n	800a098 <__sflush_r+0x1c>
 800a13c:	690f      	ldr	r7, [r1, #16]
 800a13e:	2f00      	cmp	r7, #0
 800a140:	d0a9      	beq.n	800a096 <__sflush_r+0x1a>
 800a142:	0793      	lsls	r3, r2, #30
 800a144:	680e      	ldr	r6, [r1, #0]
 800a146:	bf08      	it	eq
 800a148:	694b      	ldreq	r3, [r1, #20]
 800a14a:	600f      	str	r7, [r1, #0]
 800a14c:	bf18      	it	ne
 800a14e:	2300      	movne	r3, #0
 800a150:	eba6 0807 	sub.w	r8, r6, r7
 800a154:	608b      	str	r3, [r1, #8]
 800a156:	f1b8 0f00 	cmp.w	r8, #0
 800a15a:	dd9c      	ble.n	800a096 <__sflush_r+0x1a>
 800a15c:	6a21      	ldr	r1, [r4, #32]
 800a15e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a160:	4643      	mov	r3, r8
 800a162:	463a      	mov	r2, r7
 800a164:	4628      	mov	r0, r5
 800a166:	47b0      	blx	r6
 800a168:	2800      	cmp	r0, #0
 800a16a:	dc06      	bgt.n	800a17a <__sflush_r+0xfe>
 800a16c:	89a3      	ldrh	r3, [r4, #12]
 800a16e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a172:	81a3      	strh	r3, [r4, #12]
 800a174:	f04f 30ff 	mov.w	r0, #4294967295
 800a178:	e78e      	b.n	800a098 <__sflush_r+0x1c>
 800a17a:	4407      	add	r7, r0
 800a17c:	eba8 0800 	sub.w	r8, r8, r0
 800a180:	e7e9      	b.n	800a156 <__sflush_r+0xda>
 800a182:	bf00      	nop
 800a184:	dfbffffe 	.word	0xdfbffffe

0800a188 <_fflush_r>:
 800a188:	b538      	push	{r3, r4, r5, lr}
 800a18a:	690b      	ldr	r3, [r1, #16]
 800a18c:	4605      	mov	r5, r0
 800a18e:	460c      	mov	r4, r1
 800a190:	b913      	cbnz	r3, 800a198 <_fflush_r+0x10>
 800a192:	2500      	movs	r5, #0
 800a194:	4628      	mov	r0, r5
 800a196:	bd38      	pop	{r3, r4, r5, pc}
 800a198:	b118      	cbz	r0, 800a1a2 <_fflush_r+0x1a>
 800a19a:	6a03      	ldr	r3, [r0, #32]
 800a19c:	b90b      	cbnz	r3, 800a1a2 <_fflush_r+0x1a>
 800a19e:	f7fe f9e5 	bl	800856c <__sinit>
 800a1a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d0f3      	beq.n	800a192 <_fflush_r+0xa>
 800a1aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1ac:	07d0      	lsls	r0, r2, #31
 800a1ae:	d404      	bmi.n	800a1ba <_fflush_r+0x32>
 800a1b0:	0599      	lsls	r1, r3, #22
 800a1b2:	d402      	bmi.n	800a1ba <_fflush_r+0x32>
 800a1b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b6:	f7fe faf0 	bl	800879a <__retarget_lock_acquire_recursive>
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	4621      	mov	r1, r4
 800a1be:	f7ff ff5d 	bl	800a07c <__sflush_r>
 800a1c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1c4:	07da      	lsls	r2, r3, #31
 800a1c6:	4605      	mov	r5, r0
 800a1c8:	d4e4      	bmi.n	800a194 <_fflush_r+0xc>
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	059b      	lsls	r3, r3, #22
 800a1ce:	d4e1      	bmi.n	800a194 <_fflush_r+0xc>
 800a1d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1d2:	f7fe fae3 	bl	800879c <__retarget_lock_release_recursive>
 800a1d6:	e7dd      	b.n	800a194 <_fflush_r+0xc>

0800a1d8 <fiprintf>:
 800a1d8:	b40e      	push	{r1, r2, r3}
 800a1da:	b503      	push	{r0, r1, lr}
 800a1dc:	4601      	mov	r1, r0
 800a1de:	ab03      	add	r3, sp, #12
 800a1e0:	4805      	ldr	r0, [pc, #20]	; (800a1f8 <fiprintf+0x20>)
 800a1e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1e6:	6800      	ldr	r0, [r0, #0]
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	f000 f8d3 	bl	800a394 <_vfiprintf_r>
 800a1ee:	b002      	add	sp, #8
 800a1f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1f4:	b003      	add	sp, #12
 800a1f6:	4770      	bx	lr
 800a1f8:	2000006c 	.word	0x2000006c

0800a1fc <memmove>:
 800a1fc:	4288      	cmp	r0, r1
 800a1fe:	b510      	push	{r4, lr}
 800a200:	eb01 0402 	add.w	r4, r1, r2
 800a204:	d902      	bls.n	800a20c <memmove+0x10>
 800a206:	4284      	cmp	r4, r0
 800a208:	4623      	mov	r3, r4
 800a20a:	d807      	bhi.n	800a21c <memmove+0x20>
 800a20c:	1e43      	subs	r3, r0, #1
 800a20e:	42a1      	cmp	r1, r4
 800a210:	d008      	beq.n	800a224 <memmove+0x28>
 800a212:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a21a:	e7f8      	b.n	800a20e <memmove+0x12>
 800a21c:	4402      	add	r2, r0
 800a21e:	4601      	mov	r1, r0
 800a220:	428a      	cmp	r2, r1
 800a222:	d100      	bne.n	800a226 <memmove+0x2a>
 800a224:	bd10      	pop	{r4, pc}
 800a226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a22a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a22e:	e7f7      	b.n	800a220 <memmove+0x24>

0800a230 <_sbrk_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4d06      	ldr	r5, [pc, #24]	; (800a24c <_sbrk_r+0x1c>)
 800a234:	2300      	movs	r3, #0
 800a236:	4604      	mov	r4, r0
 800a238:	4608      	mov	r0, r1
 800a23a:	602b      	str	r3, [r5, #0]
 800a23c:	f7f9 ff50 	bl	80040e0 <_sbrk>
 800a240:	1c43      	adds	r3, r0, #1
 800a242:	d102      	bne.n	800a24a <_sbrk_r+0x1a>
 800a244:	682b      	ldr	r3, [r5, #0]
 800a246:	b103      	cbz	r3, 800a24a <_sbrk_r+0x1a>
 800a248:	6023      	str	r3, [r4, #0]
 800a24a:	bd38      	pop	{r3, r4, r5, pc}
 800a24c:	20000850 	.word	0x20000850

0800a250 <memcpy>:
 800a250:	440a      	add	r2, r1
 800a252:	4291      	cmp	r1, r2
 800a254:	f100 33ff 	add.w	r3, r0, #4294967295
 800a258:	d100      	bne.n	800a25c <memcpy+0xc>
 800a25a:	4770      	bx	lr
 800a25c:	b510      	push	{r4, lr}
 800a25e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a262:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a266:	4291      	cmp	r1, r2
 800a268:	d1f9      	bne.n	800a25e <memcpy+0xe>
 800a26a:	bd10      	pop	{r4, pc}

0800a26c <abort>:
 800a26c:	b508      	push	{r3, lr}
 800a26e:	2006      	movs	r0, #6
 800a270:	f000 fa68 	bl	800a744 <raise>
 800a274:	2001      	movs	r0, #1
 800a276:	f7f9 febb 	bl	8003ff0 <_exit>

0800a27a <_calloc_r>:
 800a27a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a27c:	fba1 2402 	umull	r2, r4, r1, r2
 800a280:	b94c      	cbnz	r4, 800a296 <_calloc_r+0x1c>
 800a282:	4611      	mov	r1, r2
 800a284:	9201      	str	r2, [sp, #4]
 800a286:	f7ff f999 	bl	80095bc <_malloc_r>
 800a28a:	9a01      	ldr	r2, [sp, #4]
 800a28c:	4605      	mov	r5, r0
 800a28e:	b930      	cbnz	r0, 800a29e <_calloc_r+0x24>
 800a290:	4628      	mov	r0, r5
 800a292:	b003      	add	sp, #12
 800a294:	bd30      	pop	{r4, r5, pc}
 800a296:	220c      	movs	r2, #12
 800a298:	6002      	str	r2, [r0, #0]
 800a29a:	2500      	movs	r5, #0
 800a29c:	e7f8      	b.n	800a290 <_calloc_r+0x16>
 800a29e:	4621      	mov	r1, r4
 800a2a0:	f7fe f9fd 	bl	800869e <memset>
 800a2a4:	e7f4      	b.n	800a290 <_calloc_r+0x16>

0800a2a6 <__ascii_mbtowc>:
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	b901      	cbnz	r1, 800a2ac <__ascii_mbtowc+0x6>
 800a2aa:	a901      	add	r1, sp, #4
 800a2ac:	b142      	cbz	r2, 800a2c0 <__ascii_mbtowc+0x1a>
 800a2ae:	b14b      	cbz	r3, 800a2c4 <__ascii_mbtowc+0x1e>
 800a2b0:	7813      	ldrb	r3, [r2, #0]
 800a2b2:	600b      	str	r3, [r1, #0]
 800a2b4:	7812      	ldrb	r2, [r2, #0]
 800a2b6:	1e10      	subs	r0, r2, #0
 800a2b8:	bf18      	it	ne
 800a2ba:	2001      	movne	r0, #1
 800a2bc:	b002      	add	sp, #8
 800a2be:	4770      	bx	lr
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	e7fb      	b.n	800a2bc <__ascii_mbtowc+0x16>
 800a2c4:	f06f 0001 	mvn.w	r0, #1
 800a2c8:	e7f8      	b.n	800a2bc <__ascii_mbtowc+0x16>

0800a2ca <_realloc_r>:
 800a2ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ce:	4680      	mov	r8, r0
 800a2d0:	4614      	mov	r4, r2
 800a2d2:	460e      	mov	r6, r1
 800a2d4:	b921      	cbnz	r1, 800a2e0 <_realloc_r+0x16>
 800a2d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2da:	4611      	mov	r1, r2
 800a2dc:	f7ff b96e 	b.w	80095bc <_malloc_r>
 800a2e0:	b92a      	cbnz	r2, 800a2ee <_realloc_r+0x24>
 800a2e2:	f7ff f8f7 	bl	80094d4 <_free_r>
 800a2e6:	4625      	mov	r5, r4
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ee:	f000 fa45 	bl	800a77c <_malloc_usable_size_r>
 800a2f2:	4284      	cmp	r4, r0
 800a2f4:	4607      	mov	r7, r0
 800a2f6:	d802      	bhi.n	800a2fe <_realloc_r+0x34>
 800a2f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a2fc:	d812      	bhi.n	800a324 <_realloc_r+0x5a>
 800a2fe:	4621      	mov	r1, r4
 800a300:	4640      	mov	r0, r8
 800a302:	f7ff f95b 	bl	80095bc <_malloc_r>
 800a306:	4605      	mov	r5, r0
 800a308:	2800      	cmp	r0, #0
 800a30a:	d0ed      	beq.n	800a2e8 <_realloc_r+0x1e>
 800a30c:	42bc      	cmp	r4, r7
 800a30e:	4622      	mov	r2, r4
 800a310:	4631      	mov	r1, r6
 800a312:	bf28      	it	cs
 800a314:	463a      	movcs	r2, r7
 800a316:	f7ff ff9b 	bl	800a250 <memcpy>
 800a31a:	4631      	mov	r1, r6
 800a31c:	4640      	mov	r0, r8
 800a31e:	f7ff f8d9 	bl	80094d4 <_free_r>
 800a322:	e7e1      	b.n	800a2e8 <_realloc_r+0x1e>
 800a324:	4635      	mov	r5, r6
 800a326:	e7df      	b.n	800a2e8 <_realloc_r+0x1e>

0800a328 <__ascii_wctomb>:
 800a328:	b149      	cbz	r1, 800a33e <__ascii_wctomb+0x16>
 800a32a:	2aff      	cmp	r2, #255	; 0xff
 800a32c:	bf85      	ittet	hi
 800a32e:	238a      	movhi	r3, #138	; 0x8a
 800a330:	6003      	strhi	r3, [r0, #0]
 800a332:	700a      	strbls	r2, [r1, #0]
 800a334:	f04f 30ff 	movhi.w	r0, #4294967295
 800a338:	bf98      	it	ls
 800a33a:	2001      	movls	r0, #1
 800a33c:	4770      	bx	lr
 800a33e:	4608      	mov	r0, r1
 800a340:	4770      	bx	lr

0800a342 <__sfputc_r>:
 800a342:	6893      	ldr	r3, [r2, #8]
 800a344:	3b01      	subs	r3, #1
 800a346:	2b00      	cmp	r3, #0
 800a348:	b410      	push	{r4}
 800a34a:	6093      	str	r3, [r2, #8]
 800a34c:	da08      	bge.n	800a360 <__sfputc_r+0x1e>
 800a34e:	6994      	ldr	r4, [r2, #24]
 800a350:	42a3      	cmp	r3, r4
 800a352:	db01      	blt.n	800a358 <__sfputc_r+0x16>
 800a354:	290a      	cmp	r1, #10
 800a356:	d103      	bne.n	800a360 <__sfputc_r+0x1e>
 800a358:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a35c:	f000 b934 	b.w	800a5c8 <__swbuf_r>
 800a360:	6813      	ldr	r3, [r2, #0]
 800a362:	1c58      	adds	r0, r3, #1
 800a364:	6010      	str	r0, [r2, #0]
 800a366:	7019      	strb	r1, [r3, #0]
 800a368:	4608      	mov	r0, r1
 800a36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a36e:	4770      	bx	lr

0800a370 <__sfputs_r>:
 800a370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a372:	4606      	mov	r6, r0
 800a374:	460f      	mov	r7, r1
 800a376:	4614      	mov	r4, r2
 800a378:	18d5      	adds	r5, r2, r3
 800a37a:	42ac      	cmp	r4, r5
 800a37c:	d101      	bne.n	800a382 <__sfputs_r+0x12>
 800a37e:	2000      	movs	r0, #0
 800a380:	e007      	b.n	800a392 <__sfputs_r+0x22>
 800a382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a386:	463a      	mov	r2, r7
 800a388:	4630      	mov	r0, r6
 800a38a:	f7ff ffda 	bl	800a342 <__sfputc_r>
 800a38e:	1c43      	adds	r3, r0, #1
 800a390:	d1f3      	bne.n	800a37a <__sfputs_r+0xa>
 800a392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a394 <_vfiprintf_r>:
 800a394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	460d      	mov	r5, r1
 800a39a:	b09d      	sub	sp, #116	; 0x74
 800a39c:	4614      	mov	r4, r2
 800a39e:	4698      	mov	r8, r3
 800a3a0:	4606      	mov	r6, r0
 800a3a2:	b118      	cbz	r0, 800a3ac <_vfiprintf_r+0x18>
 800a3a4:	6a03      	ldr	r3, [r0, #32]
 800a3a6:	b90b      	cbnz	r3, 800a3ac <_vfiprintf_r+0x18>
 800a3a8:	f7fe f8e0 	bl	800856c <__sinit>
 800a3ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3ae:	07d9      	lsls	r1, r3, #31
 800a3b0:	d405      	bmi.n	800a3be <_vfiprintf_r+0x2a>
 800a3b2:	89ab      	ldrh	r3, [r5, #12]
 800a3b4:	059a      	lsls	r2, r3, #22
 800a3b6:	d402      	bmi.n	800a3be <_vfiprintf_r+0x2a>
 800a3b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3ba:	f7fe f9ee 	bl	800879a <__retarget_lock_acquire_recursive>
 800a3be:	89ab      	ldrh	r3, [r5, #12]
 800a3c0:	071b      	lsls	r3, r3, #28
 800a3c2:	d501      	bpl.n	800a3c8 <_vfiprintf_r+0x34>
 800a3c4:	692b      	ldr	r3, [r5, #16]
 800a3c6:	b99b      	cbnz	r3, 800a3f0 <_vfiprintf_r+0x5c>
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	f000 f93a 	bl	800a644 <__swsetup_r>
 800a3d0:	b170      	cbz	r0, 800a3f0 <_vfiprintf_r+0x5c>
 800a3d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3d4:	07dc      	lsls	r4, r3, #31
 800a3d6:	d504      	bpl.n	800a3e2 <_vfiprintf_r+0x4e>
 800a3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3dc:	b01d      	add	sp, #116	; 0x74
 800a3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e2:	89ab      	ldrh	r3, [r5, #12]
 800a3e4:	0598      	lsls	r0, r3, #22
 800a3e6:	d4f7      	bmi.n	800a3d8 <_vfiprintf_r+0x44>
 800a3e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3ea:	f7fe f9d7 	bl	800879c <__retarget_lock_release_recursive>
 800a3ee:	e7f3      	b.n	800a3d8 <_vfiprintf_r+0x44>
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3f4:	2320      	movs	r3, #32
 800a3f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a3fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3fe:	2330      	movs	r3, #48	; 0x30
 800a400:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a5b4 <_vfiprintf_r+0x220>
 800a404:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a408:	f04f 0901 	mov.w	r9, #1
 800a40c:	4623      	mov	r3, r4
 800a40e:	469a      	mov	sl, r3
 800a410:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a414:	b10a      	cbz	r2, 800a41a <_vfiprintf_r+0x86>
 800a416:	2a25      	cmp	r2, #37	; 0x25
 800a418:	d1f9      	bne.n	800a40e <_vfiprintf_r+0x7a>
 800a41a:	ebba 0b04 	subs.w	fp, sl, r4
 800a41e:	d00b      	beq.n	800a438 <_vfiprintf_r+0xa4>
 800a420:	465b      	mov	r3, fp
 800a422:	4622      	mov	r2, r4
 800a424:	4629      	mov	r1, r5
 800a426:	4630      	mov	r0, r6
 800a428:	f7ff ffa2 	bl	800a370 <__sfputs_r>
 800a42c:	3001      	adds	r0, #1
 800a42e:	f000 80a9 	beq.w	800a584 <_vfiprintf_r+0x1f0>
 800a432:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a434:	445a      	add	r2, fp
 800a436:	9209      	str	r2, [sp, #36]	; 0x24
 800a438:	f89a 3000 	ldrb.w	r3, [sl]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	f000 80a1 	beq.w	800a584 <_vfiprintf_r+0x1f0>
 800a442:	2300      	movs	r3, #0
 800a444:	f04f 32ff 	mov.w	r2, #4294967295
 800a448:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a44c:	f10a 0a01 	add.w	sl, sl, #1
 800a450:	9304      	str	r3, [sp, #16]
 800a452:	9307      	str	r3, [sp, #28]
 800a454:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a458:	931a      	str	r3, [sp, #104]	; 0x68
 800a45a:	4654      	mov	r4, sl
 800a45c:	2205      	movs	r2, #5
 800a45e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a462:	4854      	ldr	r0, [pc, #336]	; (800a5b4 <_vfiprintf_r+0x220>)
 800a464:	f7f5 feb4 	bl	80001d0 <memchr>
 800a468:	9a04      	ldr	r2, [sp, #16]
 800a46a:	b9d8      	cbnz	r0, 800a4a4 <_vfiprintf_r+0x110>
 800a46c:	06d1      	lsls	r1, r2, #27
 800a46e:	bf44      	itt	mi
 800a470:	2320      	movmi	r3, #32
 800a472:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a476:	0713      	lsls	r3, r2, #28
 800a478:	bf44      	itt	mi
 800a47a:	232b      	movmi	r3, #43	; 0x2b
 800a47c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a480:	f89a 3000 	ldrb.w	r3, [sl]
 800a484:	2b2a      	cmp	r3, #42	; 0x2a
 800a486:	d015      	beq.n	800a4b4 <_vfiprintf_r+0x120>
 800a488:	9a07      	ldr	r2, [sp, #28]
 800a48a:	4654      	mov	r4, sl
 800a48c:	2000      	movs	r0, #0
 800a48e:	f04f 0c0a 	mov.w	ip, #10
 800a492:	4621      	mov	r1, r4
 800a494:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a498:	3b30      	subs	r3, #48	; 0x30
 800a49a:	2b09      	cmp	r3, #9
 800a49c:	d94d      	bls.n	800a53a <_vfiprintf_r+0x1a6>
 800a49e:	b1b0      	cbz	r0, 800a4ce <_vfiprintf_r+0x13a>
 800a4a0:	9207      	str	r2, [sp, #28]
 800a4a2:	e014      	b.n	800a4ce <_vfiprintf_r+0x13a>
 800a4a4:	eba0 0308 	sub.w	r3, r0, r8
 800a4a8:	fa09 f303 	lsl.w	r3, r9, r3
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	9304      	str	r3, [sp, #16]
 800a4b0:	46a2      	mov	sl, r4
 800a4b2:	e7d2      	b.n	800a45a <_vfiprintf_r+0xc6>
 800a4b4:	9b03      	ldr	r3, [sp, #12]
 800a4b6:	1d19      	adds	r1, r3, #4
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	9103      	str	r1, [sp, #12]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	bfbb      	ittet	lt
 800a4c0:	425b      	neglt	r3, r3
 800a4c2:	f042 0202 	orrlt.w	r2, r2, #2
 800a4c6:	9307      	strge	r3, [sp, #28]
 800a4c8:	9307      	strlt	r3, [sp, #28]
 800a4ca:	bfb8      	it	lt
 800a4cc:	9204      	strlt	r2, [sp, #16]
 800a4ce:	7823      	ldrb	r3, [r4, #0]
 800a4d0:	2b2e      	cmp	r3, #46	; 0x2e
 800a4d2:	d10c      	bne.n	800a4ee <_vfiprintf_r+0x15a>
 800a4d4:	7863      	ldrb	r3, [r4, #1]
 800a4d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a4d8:	d134      	bne.n	800a544 <_vfiprintf_r+0x1b0>
 800a4da:	9b03      	ldr	r3, [sp, #12]
 800a4dc:	1d1a      	adds	r2, r3, #4
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	9203      	str	r2, [sp, #12]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	bfb8      	it	lt
 800a4e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4ea:	3402      	adds	r4, #2
 800a4ec:	9305      	str	r3, [sp, #20]
 800a4ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a5c4 <_vfiprintf_r+0x230>
 800a4f2:	7821      	ldrb	r1, [r4, #0]
 800a4f4:	2203      	movs	r2, #3
 800a4f6:	4650      	mov	r0, sl
 800a4f8:	f7f5 fe6a 	bl	80001d0 <memchr>
 800a4fc:	b138      	cbz	r0, 800a50e <_vfiprintf_r+0x17a>
 800a4fe:	9b04      	ldr	r3, [sp, #16]
 800a500:	eba0 000a 	sub.w	r0, r0, sl
 800a504:	2240      	movs	r2, #64	; 0x40
 800a506:	4082      	lsls	r2, r0
 800a508:	4313      	orrs	r3, r2
 800a50a:	3401      	adds	r4, #1
 800a50c:	9304      	str	r3, [sp, #16]
 800a50e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a512:	4829      	ldr	r0, [pc, #164]	; (800a5b8 <_vfiprintf_r+0x224>)
 800a514:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a518:	2206      	movs	r2, #6
 800a51a:	f7f5 fe59 	bl	80001d0 <memchr>
 800a51e:	2800      	cmp	r0, #0
 800a520:	d03f      	beq.n	800a5a2 <_vfiprintf_r+0x20e>
 800a522:	4b26      	ldr	r3, [pc, #152]	; (800a5bc <_vfiprintf_r+0x228>)
 800a524:	bb1b      	cbnz	r3, 800a56e <_vfiprintf_r+0x1da>
 800a526:	9b03      	ldr	r3, [sp, #12]
 800a528:	3307      	adds	r3, #7
 800a52a:	f023 0307 	bic.w	r3, r3, #7
 800a52e:	3308      	adds	r3, #8
 800a530:	9303      	str	r3, [sp, #12]
 800a532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a534:	443b      	add	r3, r7
 800a536:	9309      	str	r3, [sp, #36]	; 0x24
 800a538:	e768      	b.n	800a40c <_vfiprintf_r+0x78>
 800a53a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a53e:	460c      	mov	r4, r1
 800a540:	2001      	movs	r0, #1
 800a542:	e7a6      	b.n	800a492 <_vfiprintf_r+0xfe>
 800a544:	2300      	movs	r3, #0
 800a546:	3401      	adds	r4, #1
 800a548:	9305      	str	r3, [sp, #20]
 800a54a:	4619      	mov	r1, r3
 800a54c:	f04f 0c0a 	mov.w	ip, #10
 800a550:	4620      	mov	r0, r4
 800a552:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a556:	3a30      	subs	r2, #48	; 0x30
 800a558:	2a09      	cmp	r2, #9
 800a55a:	d903      	bls.n	800a564 <_vfiprintf_r+0x1d0>
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d0c6      	beq.n	800a4ee <_vfiprintf_r+0x15a>
 800a560:	9105      	str	r1, [sp, #20]
 800a562:	e7c4      	b.n	800a4ee <_vfiprintf_r+0x15a>
 800a564:	fb0c 2101 	mla	r1, ip, r1, r2
 800a568:	4604      	mov	r4, r0
 800a56a:	2301      	movs	r3, #1
 800a56c:	e7f0      	b.n	800a550 <_vfiprintf_r+0x1bc>
 800a56e:	ab03      	add	r3, sp, #12
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	462a      	mov	r2, r5
 800a574:	4b12      	ldr	r3, [pc, #72]	; (800a5c0 <_vfiprintf_r+0x22c>)
 800a576:	a904      	add	r1, sp, #16
 800a578:	4630      	mov	r0, r6
 800a57a:	f7fd fba5 	bl	8007cc8 <_printf_float>
 800a57e:	4607      	mov	r7, r0
 800a580:	1c78      	adds	r0, r7, #1
 800a582:	d1d6      	bne.n	800a532 <_vfiprintf_r+0x19e>
 800a584:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a586:	07d9      	lsls	r1, r3, #31
 800a588:	d405      	bmi.n	800a596 <_vfiprintf_r+0x202>
 800a58a:	89ab      	ldrh	r3, [r5, #12]
 800a58c:	059a      	lsls	r2, r3, #22
 800a58e:	d402      	bmi.n	800a596 <_vfiprintf_r+0x202>
 800a590:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a592:	f7fe f903 	bl	800879c <__retarget_lock_release_recursive>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	065b      	lsls	r3, r3, #25
 800a59a:	f53f af1d 	bmi.w	800a3d8 <_vfiprintf_r+0x44>
 800a59e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5a0:	e71c      	b.n	800a3dc <_vfiprintf_r+0x48>
 800a5a2:	ab03      	add	r3, sp, #12
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	462a      	mov	r2, r5
 800a5a8:	4b05      	ldr	r3, [pc, #20]	; (800a5c0 <_vfiprintf_r+0x22c>)
 800a5aa:	a904      	add	r1, sp, #16
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	f7fd fe2f 	bl	8008210 <_printf_i>
 800a5b2:	e7e4      	b.n	800a57e <_vfiprintf_r+0x1ea>
 800a5b4:	08033404 	.word	0x08033404
 800a5b8:	0803340e 	.word	0x0803340e
 800a5bc:	08007cc9 	.word	0x08007cc9
 800a5c0:	0800a371 	.word	0x0800a371
 800a5c4:	0803340a 	.word	0x0803340a

0800a5c8 <__swbuf_r>:
 800a5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ca:	460e      	mov	r6, r1
 800a5cc:	4614      	mov	r4, r2
 800a5ce:	4605      	mov	r5, r0
 800a5d0:	b118      	cbz	r0, 800a5da <__swbuf_r+0x12>
 800a5d2:	6a03      	ldr	r3, [r0, #32]
 800a5d4:	b90b      	cbnz	r3, 800a5da <__swbuf_r+0x12>
 800a5d6:	f7fd ffc9 	bl	800856c <__sinit>
 800a5da:	69a3      	ldr	r3, [r4, #24]
 800a5dc:	60a3      	str	r3, [r4, #8]
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	071a      	lsls	r2, r3, #28
 800a5e2:	d525      	bpl.n	800a630 <__swbuf_r+0x68>
 800a5e4:	6923      	ldr	r3, [r4, #16]
 800a5e6:	b31b      	cbz	r3, 800a630 <__swbuf_r+0x68>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	6922      	ldr	r2, [r4, #16]
 800a5ec:	1a98      	subs	r0, r3, r2
 800a5ee:	6963      	ldr	r3, [r4, #20]
 800a5f0:	b2f6      	uxtb	r6, r6
 800a5f2:	4283      	cmp	r3, r0
 800a5f4:	4637      	mov	r7, r6
 800a5f6:	dc04      	bgt.n	800a602 <__swbuf_r+0x3a>
 800a5f8:	4621      	mov	r1, r4
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	f7ff fdc4 	bl	800a188 <_fflush_r>
 800a600:	b9e0      	cbnz	r0, 800a63c <__swbuf_r+0x74>
 800a602:	68a3      	ldr	r3, [r4, #8]
 800a604:	3b01      	subs	r3, #1
 800a606:	60a3      	str	r3, [r4, #8]
 800a608:	6823      	ldr	r3, [r4, #0]
 800a60a:	1c5a      	adds	r2, r3, #1
 800a60c:	6022      	str	r2, [r4, #0]
 800a60e:	701e      	strb	r6, [r3, #0]
 800a610:	6962      	ldr	r2, [r4, #20]
 800a612:	1c43      	adds	r3, r0, #1
 800a614:	429a      	cmp	r2, r3
 800a616:	d004      	beq.n	800a622 <__swbuf_r+0x5a>
 800a618:	89a3      	ldrh	r3, [r4, #12]
 800a61a:	07db      	lsls	r3, r3, #31
 800a61c:	d506      	bpl.n	800a62c <__swbuf_r+0x64>
 800a61e:	2e0a      	cmp	r6, #10
 800a620:	d104      	bne.n	800a62c <__swbuf_r+0x64>
 800a622:	4621      	mov	r1, r4
 800a624:	4628      	mov	r0, r5
 800a626:	f7ff fdaf 	bl	800a188 <_fflush_r>
 800a62a:	b938      	cbnz	r0, 800a63c <__swbuf_r+0x74>
 800a62c:	4638      	mov	r0, r7
 800a62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a630:	4621      	mov	r1, r4
 800a632:	4628      	mov	r0, r5
 800a634:	f000 f806 	bl	800a644 <__swsetup_r>
 800a638:	2800      	cmp	r0, #0
 800a63a:	d0d5      	beq.n	800a5e8 <__swbuf_r+0x20>
 800a63c:	f04f 37ff 	mov.w	r7, #4294967295
 800a640:	e7f4      	b.n	800a62c <__swbuf_r+0x64>
	...

0800a644 <__swsetup_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4b2a      	ldr	r3, [pc, #168]	; (800a6f0 <__swsetup_r+0xac>)
 800a648:	4605      	mov	r5, r0
 800a64a:	6818      	ldr	r0, [r3, #0]
 800a64c:	460c      	mov	r4, r1
 800a64e:	b118      	cbz	r0, 800a658 <__swsetup_r+0x14>
 800a650:	6a03      	ldr	r3, [r0, #32]
 800a652:	b90b      	cbnz	r3, 800a658 <__swsetup_r+0x14>
 800a654:	f7fd ff8a 	bl	800856c <__sinit>
 800a658:	89a3      	ldrh	r3, [r4, #12]
 800a65a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a65e:	0718      	lsls	r0, r3, #28
 800a660:	d422      	bmi.n	800a6a8 <__swsetup_r+0x64>
 800a662:	06d9      	lsls	r1, r3, #27
 800a664:	d407      	bmi.n	800a676 <__swsetup_r+0x32>
 800a666:	2309      	movs	r3, #9
 800a668:	602b      	str	r3, [r5, #0]
 800a66a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a66e:	81a3      	strh	r3, [r4, #12]
 800a670:	f04f 30ff 	mov.w	r0, #4294967295
 800a674:	e034      	b.n	800a6e0 <__swsetup_r+0x9c>
 800a676:	0758      	lsls	r0, r3, #29
 800a678:	d512      	bpl.n	800a6a0 <__swsetup_r+0x5c>
 800a67a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a67c:	b141      	cbz	r1, 800a690 <__swsetup_r+0x4c>
 800a67e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a682:	4299      	cmp	r1, r3
 800a684:	d002      	beq.n	800a68c <__swsetup_r+0x48>
 800a686:	4628      	mov	r0, r5
 800a688:	f7fe ff24 	bl	80094d4 <_free_r>
 800a68c:	2300      	movs	r3, #0
 800a68e:	6363      	str	r3, [r4, #52]	; 0x34
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	2300      	movs	r3, #0
 800a69a:	6063      	str	r3, [r4, #4]
 800a69c:	6923      	ldr	r3, [r4, #16]
 800a69e:	6023      	str	r3, [r4, #0]
 800a6a0:	89a3      	ldrh	r3, [r4, #12]
 800a6a2:	f043 0308 	orr.w	r3, r3, #8
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	6923      	ldr	r3, [r4, #16]
 800a6aa:	b94b      	cbnz	r3, 800a6c0 <__swsetup_r+0x7c>
 800a6ac:	89a3      	ldrh	r3, [r4, #12]
 800a6ae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6b6:	d003      	beq.n	800a6c0 <__swsetup_r+0x7c>
 800a6b8:	4621      	mov	r1, r4
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	f000 f88c 	bl	800a7d8 <__smakebuf_r>
 800a6c0:	89a0      	ldrh	r0, [r4, #12]
 800a6c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6c6:	f010 0301 	ands.w	r3, r0, #1
 800a6ca:	d00a      	beq.n	800a6e2 <__swsetup_r+0x9e>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	60a3      	str	r3, [r4, #8]
 800a6d0:	6963      	ldr	r3, [r4, #20]
 800a6d2:	425b      	negs	r3, r3
 800a6d4:	61a3      	str	r3, [r4, #24]
 800a6d6:	6923      	ldr	r3, [r4, #16]
 800a6d8:	b943      	cbnz	r3, 800a6ec <__swsetup_r+0xa8>
 800a6da:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a6de:	d1c4      	bne.n	800a66a <__swsetup_r+0x26>
 800a6e0:	bd38      	pop	{r3, r4, r5, pc}
 800a6e2:	0781      	lsls	r1, r0, #30
 800a6e4:	bf58      	it	pl
 800a6e6:	6963      	ldrpl	r3, [r4, #20]
 800a6e8:	60a3      	str	r3, [r4, #8]
 800a6ea:	e7f4      	b.n	800a6d6 <__swsetup_r+0x92>
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	e7f7      	b.n	800a6e0 <__swsetup_r+0x9c>
 800a6f0:	2000006c 	.word	0x2000006c

0800a6f4 <_raise_r>:
 800a6f4:	291f      	cmp	r1, #31
 800a6f6:	b538      	push	{r3, r4, r5, lr}
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	460d      	mov	r5, r1
 800a6fc:	d904      	bls.n	800a708 <_raise_r+0x14>
 800a6fe:	2316      	movs	r3, #22
 800a700:	6003      	str	r3, [r0, #0]
 800a702:	f04f 30ff 	mov.w	r0, #4294967295
 800a706:	bd38      	pop	{r3, r4, r5, pc}
 800a708:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a70a:	b112      	cbz	r2, 800a712 <_raise_r+0x1e>
 800a70c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a710:	b94b      	cbnz	r3, 800a726 <_raise_r+0x32>
 800a712:	4620      	mov	r0, r4
 800a714:	f000 f830 	bl	800a778 <_getpid_r>
 800a718:	462a      	mov	r2, r5
 800a71a:	4601      	mov	r1, r0
 800a71c:	4620      	mov	r0, r4
 800a71e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a722:	f000 b817 	b.w	800a754 <_kill_r>
 800a726:	2b01      	cmp	r3, #1
 800a728:	d00a      	beq.n	800a740 <_raise_r+0x4c>
 800a72a:	1c59      	adds	r1, r3, #1
 800a72c:	d103      	bne.n	800a736 <_raise_r+0x42>
 800a72e:	2316      	movs	r3, #22
 800a730:	6003      	str	r3, [r0, #0]
 800a732:	2001      	movs	r0, #1
 800a734:	e7e7      	b.n	800a706 <_raise_r+0x12>
 800a736:	2400      	movs	r4, #0
 800a738:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a73c:	4628      	mov	r0, r5
 800a73e:	4798      	blx	r3
 800a740:	2000      	movs	r0, #0
 800a742:	e7e0      	b.n	800a706 <_raise_r+0x12>

0800a744 <raise>:
 800a744:	4b02      	ldr	r3, [pc, #8]	; (800a750 <raise+0xc>)
 800a746:	4601      	mov	r1, r0
 800a748:	6818      	ldr	r0, [r3, #0]
 800a74a:	f7ff bfd3 	b.w	800a6f4 <_raise_r>
 800a74e:	bf00      	nop
 800a750:	2000006c 	.word	0x2000006c

0800a754 <_kill_r>:
 800a754:	b538      	push	{r3, r4, r5, lr}
 800a756:	4d07      	ldr	r5, [pc, #28]	; (800a774 <_kill_r+0x20>)
 800a758:	2300      	movs	r3, #0
 800a75a:	4604      	mov	r4, r0
 800a75c:	4608      	mov	r0, r1
 800a75e:	4611      	mov	r1, r2
 800a760:	602b      	str	r3, [r5, #0]
 800a762:	f7f9 fc35 	bl	8003fd0 <_kill>
 800a766:	1c43      	adds	r3, r0, #1
 800a768:	d102      	bne.n	800a770 <_kill_r+0x1c>
 800a76a:	682b      	ldr	r3, [r5, #0]
 800a76c:	b103      	cbz	r3, 800a770 <_kill_r+0x1c>
 800a76e:	6023      	str	r3, [r4, #0]
 800a770:	bd38      	pop	{r3, r4, r5, pc}
 800a772:	bf00      	nop
 800a774:	20000850 	.word	0x20000850

0800a778 <_getpid_r>:
 800a778:	f7f9 bc22 	b.w	8003fc0 <_getpid>

0800a77c <_malloc_usable_size_r>:
 800a77c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a780:	1f18      	subs	r0, r3, #4
 800a782:	2b00      	cmp	r3, #0
 800a784:	bfbc      	itt	lt
 800a786:	580b      	ldrlt	r3, [r1, r0]
 800a788:	18c0      	addlt	r0, r0, r3
 800a78a:	4770      	bx	lr

0800a78c <__swhatbuf_r>:
 800a78c:	b570      	push	{r4, r5, r6, lr}
 800a78e:	460c      	mov	r4, r1
 800a790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a794:	2900      	cmp	r1, #0
 800a796:	b096      	sub	sp, #88	; 0x58
 800a798:	4615      	mov	r5, r2
 800a79a:	461e      	mov	r6, r3
 800a79c:	da0d      	bge.n	800a7ba <__swhatbuf_r+0x2e>
 800a79e:	89a3      	ldrh	r3, [r4, #12]
 800a7a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a7a4:	f04f 0100 	mov.w	r1, #0
 800a7a8:	bf0c      	ite	eq
 800a7aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a7ae:	2340      	movne	r3, #64	; 0x40
 800a7b0:	2000      	movs	r0, #0
 800a7b2:	6031      	str	r1, [r6, #0]
 800a7b4:	602b      	str	r3, [r5, #0]
 800a7b6:	b016      	add	sp, #88	; 0x58
 800a7b8:	bd70      	pop	{r4, r5, r6, pc}
 800a7ba:	466a      	mov	r2, sp
 800a7bc:	f000 f848 	bl	800a850 <_fstat_r>
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	dbec      	blt.n	800a79e <__swhatbuf_r+0x12>
 800a7c4:	9901      	ldr	r1, [sp, #4]
 800a7c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a7ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a7ce:	4259      	negs	r1, r3
 800a7d0:	4159      	adcs	r1, r3
 800a7d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7d6:	e7eb      	b.n	800a7b0 <__swhatbuf_r+0x24>

0800a7d8 <__smakebuf_r>:
 800a7d8:	898b      	ldrh	r3, [r1, #12]
 800a7da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7dc:	079d      	lsls	r5, r3, #30
 800a7de:	4606      	mov	r6, r0
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	d507      	bpl.n	800a7f4 <__smakebuf_r+0x1c>
 800a7e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	6123      	str	r3, [r4, #16]
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	6163      	str	r3, [r4, #20]
 800a7f0:	b002      	add	sp, #8
 800a7f2:	bd70      	pop	{r4, r5, r6, pc}
 800a7f4:	ab01      	add	r3, sp, #4
 800a7f6:	466a      	mov	r2, sp
 800a7f8:	f7ff ffc8 	bl	800a78c <__swhatbuf_r>
 800a7fc:	9900      	ldr	r1, [sp, #0]
 800a7fe:	4605      	mov	r5, r0
 800a800:	4630      	mov	r0, r6
 800a802:	f7fe fedb 	bl	80095bc <_malloc_r>
 800a806:	b948      	cbnz	r0, 800a81c <__smakebuf_r+0x44>
 800a808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a80c:	059a      	lsls	r2, r3, #22
 800a80e:	d4ef      	bmi.n	800a7f0 <__smakebuf_r+0x18>
 800a810:	f023 0303 	bic.w	r3, r3, #3
 800a814:	f043 0302 	orr.w	r3, r3, #2
 800a818:	81a3      	strh	r3, [r4, #12]
 800a81a:	e7e3      	b.n	800a7e4 <__smakebuf_r+0xc>
 800a81c:	89a3      	ldrh	r3, [r4, #12]
 800a81e:	6020      	str	r0, [r4, #0]
 800a820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a824:	81a3      	strh	r3, [r4, #12]
 800a826:	9b00      	ldr	r3, [sp, #0]
 800a828:	6163      	str	r3, [r4, #20]
 800a82a:	9b01      	ldr	r3, [sp, #4]
 800a82c:	6120      	str	r0, [r4, #16]
 800a82e:	b15b      	cbz	r3, 800a848 <__smakebuf_r+0x70>
 800a830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a834:	4630      	mov	r0, r6
 800a836:	f000 f81d 	bl	800a874 <_isatty_r>
 800a83a:	b128      	cbz	r0, 800a848 <__smakebuf_r+0x70>
 800a83c:	89a3      	ldrh	r3, [r4, #12]
 800a83e:	f023 0303 	bic.w	r3, r3, #3
 800a842:	f043 0301 	orr.w	r3, r3, #1
 800a846:	81a3      	strh	r3, [r4, #12]
 800a848:	89a3      	ldrh	r3, [r4, #12]
 800a84a:	431d      	orrs	r5, r3
 800a84c:	81a5      	strh	r5, [r4, #12]
 800a84e:	e7cf      	b.n	800a7f0 <__smakebuf_r+0x18>

0800a850 <_fstat_r>:
 800a850:	b538      	push	{r3, r4, r5, lr}
 800a852:	4d07      	ldr	r5, [pc, #28]	; (800a870 <_fstat_r+0x20>)
 800a854:	2300      	movs	r3, #0
 800a856:	4604      	mov	r4, r0
 800a858:	4608      	mov	r0, r1
 800a85a:	4611      	mov	r1, r2
 800a85c:	602b      	str	r3, [r5, #0]
 800a85e:	f7f9 fc16 	bl	800408e <_fstat>
 800a862:	1c43      	adds	r3, r0, #1
 800a864:	d102      	bne.n	800a86c <_fstat_r+0x1c>
 800a866:	682b      	ldr	r3, [r5, #0]
 800a868:	b103      	cbz	r3, 800a86c <_fstat_r+0x1c>
 800a86a:	6023      	str	r3, [r4, #0]
 800a86c:	bd38      	pop	{r3, r4, r5, pc}
 800a86e:	bf00      	nop
 800a870:	20000850 	.word	0x20000850

0800a874 <_isatty_r>:
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4d06      	ldr	r5, [pc, #24]	; (800a890 <_isatty_r+0x1c>)
 800a878:	2300      	movs	r3, #0
 800a87a:	4604      	mov	r4, r0
 800a87c:	4608      	mov	r0, r1
 800a87e:	602b      	str	r3, [r5, #0]
 800a880:	f7f9 fc15 	bl	80040ae <_isatty>
 800a884:	1c43      	adds	r3, r0, #1
 800a886:	d102      	bne.n	800a88e <_isatty_r+0x1a>
 800a888:	682b      	ldr	r3, [r5, #0]
 800a88a:	b103      	cbz	r3, 800a88e <_isatty_r+0x1a>
 800a88c:	6023      	str	r3, [r4, #0]
 800a88e:	bd38      	pop	{r3, r4, r5, pc}
 800a890:	20000850 	.word	0x20000850

0800a894 <fmaxf>:
 800a894:	b508      	push	{r3, lr}
 800a896:	ed2d 8b02 	vpush	{d8}
 800a89a:	eeb0 8a40 	vmov.f32	s16, s0
 800a89e:	eef0 8a60 	vmov.f32	s17, s1
 800a8a2:	f000 f813 	bl	800a8cc <__fpclassifyf>
 800a8a6:	b148      	cbz	r0, 800a8bc <fmaxf+0x28>
 800a8a8:	eeb0 0a68 	vmov.f32	s0, s17
 800a8ac:	f000 f80e 	bl	800a8cc <__fpclassifyf>
 800a8b0:	b130      	cbz	r0, 800a8c0 <fmaxf+0x2c>
 800a8b2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ba:	dc01      	bgt.n	800a8c0 <fmaxf+0x2c>
 800a8bc:	eeb0 8a68 	vmov.f32	s16, s17
 800a8c0:	eeb0 0a48 	vmov.f32	s0, s16
 800a8c4:	ecbd 8b02 	vpop	{d8}
 800a8c8:	bd08      	pop	{r3, pc}
	...

0800a8cc <__fpclassifyf>:
 800a8cc:	ee10 3a10 	vmov	r3, s0
 800a8d0:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800a8d4:	d00d      	beq.n	800a8f2 <__fpclassifyf+0x26>
 800a8d6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800a8da:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800a8de:	d30a      	bcc.n	800a8f6 <__fpclassifyf+0x2a>
 800a8e0:	4b07      	ldr	r3, [pc, #28]	; (800a900 <__fpclassifyf+0x34>)
 800a8e2:	1e42      	subs	r2, r0, #1
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d908      	bls.n	800a8fa <__fpclassifyf+0x2e>
 800a8e8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800a8ec:	4258      	negs	r0, r3
 800a8ee:	4158      	adcs	r0, r3
 800a8f0:	4770      	bx	lr
 800a8f2:	2002      	movs	r0, #2
 800a8f4:	4770      	bx	lr
 800a8f6:	2004      	movs	r0, #4
 800a8f8:	4770      	bx	lr
 800a8fa:	2003      	movs	r0, #3
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	007ffffe 	.word	0x007ffffe

0800a904 <_init>:
 800a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a906:	bf00      	nop
 800a908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90a:	bc08      	pop	{r3}
 800a90c:	469e      	mov	lr, r3
 800a90e:	4770      	bx	lr

0800a910 <_fini>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	bf00      	nop
 800a914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a916:	bc08      	pop	{r3}
 800a918:	469e      	mov	lr, r3
 800a91a:	4770      	bx	lr
