{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574278028598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574278028605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 12:27:08 2019 " "Processing started: Wed Nov 20 12:27:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574278028605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278028605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278028605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574278029729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574278029729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/translate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/translate.v" { { "Info" "ISGN_ENTITY_NAME" "1 translate " "Found entity 1: translate" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2 " "Found entity 1: bcd2" {  } { { "../Files/bcd2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/bcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd1 " "Found entity 1: bcd1" {  } { { "../Files/bcd1.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/bcd1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "../Files/toggle.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Files/sevenseg.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.v(11) " "Verilog HDL information at clkdiv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/clkdiv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574278043898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 2/files/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 2/files/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278043898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278043898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574278044113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle toggle:T1 " "Elaborating entity \"toggle\" for hierarchy \"toggle:T1\"" {  } { { "../Files/lab2.v" "T1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:D1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:D1\"" {  } { { "../Files/lab2.v" "D1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clkdiv.v(9) " "Verilog HDL assignment warning at clkdiv.v(9): truncated value with size 32 to match size of target (25)" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/clkdiv.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044204 "|lab2|clkdiv:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clkdiv.v(14) " "Verilog HDL assignment warning at clkdiv.v(14): truncated value with size 32 to match size of target (25)" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/clkdiv.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044206 "|lab2|clkdiv:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd1 bcd1:B4 " "Elaborating entity \"bcd1\" for hierarchy \"bcd1:B4\"" {  } { { "../Files/lab2.v" "B4" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd1.v(17) " "Verilog HDL assignment warning at bcd1.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../Files/bcd1.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/bcd1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044299 "|lab2|bcd1:B4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2 bcd2:B5 " "Elaborating entity \"bcd2\" for hierarchy \"bcd2:B5\"" {  } { { "../Files/lab2.v" "B5" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd2.v(12) " "Verilog HDL assignment warning at bcd2.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../Files/bcd2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/bcd2.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044335 "|lab2|bcd2:B5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U5 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U5\"" {  } { { "../Files/lab2.v" "U5" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translate translate:R1 " "Elaborating entity \"translate\" for hierarchy \"translate:R1\"" {  } { { "../Files/lab2.v" "R1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278044383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 translate.v(20) " "Verilog HDL assignment warning at translate.v(20): truncated value with size 32 to match size of target (7)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044398 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 translate.v(28) " "Verilog HDL assignment warning at translate.v(28): truncated value with size 7 to match size of target (5)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044398 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 translate.v(33) " "Verilog HDL assignment warning at translate.v(33): truncated value with size 32 to match size of target (5)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044398 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 translate.v(38) " "Verilog HDL assignment warning at translate.v(38): truncated value with size 32 to match size of target (5)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044398 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 translate.v(43) " "Verilog HDL assignment warning at translate.v(43): truncated value with size 32 to match size of target (5)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044398 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 translate.v(52) " "Verilog HDL assignment warning at translate.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044411 "|lab2|translate:R1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 translate.v(53) " "Verilog HDL assignment warning at translate.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574278044411 "|lab2|translate:R1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "translate:R1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"translate:R1\|Div0\"" {  } { { "../Files/translate.v" "Div0" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278045026 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574278045026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "translate:R1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"translate:R1\|lpm_divide:Div0\"" {  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278045317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "translate:R1\|lpm_divide:Div0 " "Instantiated megafunction \"translate:R1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574278045317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574278045317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574278045317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574278045317 ""}  } { { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574278045317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/db/lpm_divide_6sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278045485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278045485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278045561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278045561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/db/alt_u_div_qee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278045637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278045637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278045808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278045808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574278045958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278045958 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 39 -1 0 } } { "../Files/bcd1.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/bcd1.v" 15 -1 0 } } { "../Files/translate.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/translate.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574278046220 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574278046221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574278046334 "|lab2|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574278046334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574278046427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/lab2.map.smsg " "Generated suppressed messages file C:/Users/sjfre/Documents/Quartus Files/Lab 2/System/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278046933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574278047242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574278047242 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Files/lab2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 2/Files/lab2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574278047390 "|lab2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574278047390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574278047392 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574278047392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574278047392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574278047392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574278047488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 12:27:27 2019 " "Processing ended: Wed Nov 20 12:27:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574278047488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574278047488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574278047488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574278047488 ""}
