###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Mon Jul 19 16:30:16 2021
#  Design:            sar_adc_controller
#  Command:           report_ports > $vars(rpt_dir)/$vars(step).ports.rpt
###############################################################
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                |       |            |                                |                      Early                      |                      Late                       | 
     |----------------+-------+------------+--------------------------------+-------------------------------------------------+-------------------------------------------------| 
     |    Pin Name    |  Dir  |  Assertion |           Clock Name           |          Rise          |          Fall          |          Rise          |          Fall          | 
     |----------------+-------+------------+--------------------------------+------------------------+------------------------+------------------------+------------------------| 
     |   adc_start    |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |   adc_start    |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |      clk       |  IN   | clock_root | ideal_clock(C)(P)(analysis_def |                        |                        |                        |                        | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |      clk       |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     | comparator_val |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     | comparator_val |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |     rst_n      |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |     rst_n      |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |   adc_val[0]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[1]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[2]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[3]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[4]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[5]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[6]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   adc_val[7]   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   out_valid    |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     |   run_adc_n    |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                |       |            |             ault)              |                        |                        |                        |                        | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     +--------------------------------------------------------------------------+ 
     |  Pin Name  |  Dir  | Assertion |        Value         |       View       | 
     |------------+-------+-----------+----------------------+------------------| 
     |  run_adc_n |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[7] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[6] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[5] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[4] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[3] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[2] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[1] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | adc_val[0] |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     |  out_valid |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     +--------------------------------------------------------------------------+ 
