Warning (10268): Verilog HDL information at Blackjack.v(147): always construct contains both blocking and non-blocking assignments File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 147
Info (10281): Verilog HDL Declaration information at Blackjack.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 4
Info (10281): Verilog HDL Declaration information at Blackjack.v(24): object "bet" differs only in case from object "BET" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 24
Info (10281): Verilog HDL Declaration information at Blackjack.v(21): object "deal" differs only in case from object "DEAL" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 21
Info (10281): Verilog HDL Declaration information at Blackjack.v(60): object "tie" differs only in case from object "TIE" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 60
Info (10281): Verilog HDL Declaration information at Blackjack.v(59): object "win" differs only in case from object "WIN" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 59
