#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002153a3b78d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002153a44db00_0 .net "PC", 31 0, L_000002153a4d7830;  1 drivers
v000002153a44dba0_0 .net "cycles_consumed", 31 0, v000002153a44cca0_0;  1 drivers
v000002153a44e320_0 .var "input_clk", 0 0;
v000002153a44dce0_0 .var "rst", 0 0;
S_000002153a1e9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002153a3b78d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002153a38c150 .functor NOR 1, v000002153a44e320_0, v000002153a438e40_0, C4<0>, C4<0>;
L_000002153a38c690 .functor AND 1, v000002153a420180_0, v000002153a41f1e0_0, C4<1>, C4<1>;
L_000002153a38caf0 .functor AND 1, L_000002153a38c690, L_000002153a44c2a0, C4<1>, C4<1>;
L_000002153a38c380 .functor AND 1, v000002153a40f660_0, v000002153a40ebc0_0, C4<1>, C4<1>;
L_000002153a38b6d0 .functor AND 1, L_000002153a38c380, L_000002153a44c340, C4<1>, C4<1>;
L_000002153a38bc80 .functor AND 1, v000002153a438da0_0, v000002153a439ac0_0, C4<1>, C4<1>;
L_000002153a38c700 .functor AND 1, L_000002153a38bc80, L_000002153a44e0a0, C4<1>, C4<1>;
L_000002153a38b740 .functor AND 1, v000002153a420180_0, v000002153a41f1e0_0, C4<1>, C4<1>;
L_000002153a38c7e0 .functor AND 1, L_000002153a38b740, L_000002153a44c480, C4<1>, C4<1>;
L_000002153a38c230 .functor AND 1, v000002153a40f660_0, v000002153a40ebc0_0, C4<1>, C4<1>;
L_000002153a38c460 .functor AND 1, L_000002153a38c230, L_000002153a44cc00, C4<1>, C4<1>;
L_000002153a38c8c0 .functor AND 1, v000002153a438da0_0, v000002153a439ac0_0, C4<1>, C4<1>;
L_000002153a38cee0 .functor AND 1, L_000002153a38c8c0, L_000002153a44efa0, C4<1>, C4<1>;
L_000002153a454340 .functor NOT 1, L_000002153a38c150, C4<0>, C4<0>, C4<0>;
L_000002153a454b20 .functor NOT 1, L_000002153a38c150, C4<0>, C4<0>, C4<0>;
L_000002153a4ba4a0 .functor NOT 1, L_000002153a38c150, C4<0>, C4<0>, C4<0>;
L_000002153a4bbbd0 .functor NOT 1, L_000002153a38c150, C4<0>, C4<0>, C4<0>;
L_000002153a4bbd90 .functor NOT 1, L_000002153a38c150, C4<0>, C4<0>, C4<0>;
L_000002153a4d7830 .functor BUFZ 32, v000002153a436140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a43b140_0 .net "EX1_ALU_OPER1", 31 0, L_000002153a455d10;  1 drivers
v000002153a43b960_0 .net "EX1_ALU_OPER2", 31 0, L_000002153a4baeb0;  1 drivers
v000002153a43ba00_0 .net "EX1_PC", 31 0, v000002153a41e880_0;  1 drivers
v000002153a43aa60_0 .net "EX1_PFC", 31 0, v000002153a41de80_0;  1 drivers
v000002153a43c680_0 .net "EX1_PFC_to_IF", 31 0, L_000002153a451ac0;  1 drivers
v000002153a43a9c0_0 .net "EX1_forward_to_B", 31 0, v000002153a41dde0_0;  1 drivers
v000002153a43ca40_0 .net "EX1_is_beq", 0 0, v000002153a41dc00_0;  1 drivers
v000002153a43d080_0 .net "EX1_is_bne", 0 0, v000002153a41d0c0_0;  1 drivers
v000002153a43af60_0 .net "EX1_is_jal", 0 0, v000002153a41ec40_0;  1 drivers
v000002153a43aba0_0 .net "EX1_is_jr", 0 0, v000002153a41e380_0;  1 drivers
v000002153a43ac40_0 .net "EX1_is_oper2_immed", 0 0, v000002153a41c800_0;  1 drivers
v000002153a43cae0_0 .net "EX1_memread", 0 0, v000002153a41ee20_0;  1 drivers
v000002153a43c900_0 .net "EX1_memwrite", 0 0, v000002153a41cda0_0;  1 drivers
v000002153a43ace0_0 .net "EX1_opcode", 11 0, v000002153a41eec0_0;  1 drivers
v000002153a43cb80_0 .net "EX1_predicted", 0 0, v000002153a41d840_0;  1 drivers
v000002153a43bdc0_0 .net "EX1_rd_ind", 4 0, v000002153a41e420_0;  1 drivers
v000002153a43be60_0 .net "EX1_rd_indzero", 0 0, v000002153a41ce40_0;  1 drivers
v000002153a43b0a0_0 .net "EX1_regwrite", 0 0, v000002153a41d980_0;  1 drivers
v000002153a43b6e0_0 .net "EX1_rs1", 31 0, v000002153a41d020_0;  1 drivers
v000002153a43b780_0 .net "EX1_rs1_ind", 4 0, v000002153a41cee0_0;  1 drivers
v000002153a43cea0_0 .net "EX1_rs2", 31 0, v000002153a41d160_0;  1 drivers
v000002153a43c4a0_0 .net "EX1_rs2_ind", 4 0, v000002153a41dd40_0;  1 drivers
v000002153a43a920_0 .net "EX1_rs2_out", 31 0, L_000002153a4bb000;  1 drivers
v000002153a43c220_0 .net "EX2_ALU_OPER1", 31 0, v000002153a41f6e0_0;  1 drivers
v000002153a43cc20_0 .net "EX2_ALU_OPER2", 31 0, v000002153a41fdc0_0;  1 drivers
v000002153a43b460_0 .net "EX2_ALU_OUT", 31 0, L_000002153a453b40;  1 drivers
v000002153a43ad80_0 .net "EX2_PC", 31 0, v000002153a420040_0;  1 drivers
v000002153a43aec0_0 .net "EX2_PFC_to_IF", 31 0, v000002153a41f780_0;  1 drivers
v000002153a43bf00_0 .net "EX2_forward_to_B", 31 0, v000002153a420540_0;  1 drivers
v000002153a43bfa0_0 .net "EX2_is_beq", 0 0, v000002153a41f820_0;  1 drivers
v000002153a43c860_0 .net "EX2_is_bne", 0 0, v000002153a420360_0;  1 drivers
v000002153a43ce00_0 .net "EX2_is_jal", 0 0, v000002153a41f8c0_0;  1 drivers
v000002153a43c540_0 .net "EX2_is_jr", 0 0, v000002153a41f460_0;  1 drivers
v000002153a43b820_0 .net "EX2_is_oper2_immed", 0 0, v000002153a41f000_0;  1 drivers
v000002153a43baa0_0 .net "EX2_memread", 0 0, v000002153a41f0a0_0;  1 drivers
v000002153a43c040_0 .net "EX2_memwrite", 0 0, v000002153a420400_0;  1 drivers
v000002153a43c720_0 .net "EX2_opcode", 11 0, v000002153a4200e0_0;  1 drivers
v000002153a43b000_0 .net "EX2_predicted", 0 0, v000002153a41faa0_0;  1 drivers
v000002153a43c2c0_0 .net "EX2_rd_ind", 4 0, v000002153a41fe60_0;  1 drivers
v000002153a43c180_0 .net "EX2_rd_indzero", 0 0, v000002153a41f1e0_0;  1 drivers
v000002153a43b500_0 .net "EX2_regwrite", 0 0, v000002153a420180_0;  1 drivers
v000002153a43b1e0_0 .net "EX2_rs1", 31 0, v000002153a4202c0_0;  1 drivers
v000002153a43b280_0 .net "EX2_rs1_ind", 4 0, v000002153a4204a0_0;  1 drivers
v000002153a43b320_0 .net "EX2_rs2_ind", 4 0, v000002153a41f280_0;  1 drivers
v000002153a43c9a0_0 .net "EX2_rs2_out", 31 0, v000002153a422030_0;  1 drivers
v000002153a43c5e0_0 .net "ID_INST", 31 0, v000002153a428e30_0;  1 drivers
v000002153a43c360_0 .net "ID_PC", 31 0, v000002153a435e20_0;  1 drivers
v000002153a43bb40_0 .net "ID_PFC_to_EX", 31 0, L_000002153a44e8c0;  1 drivers
v000002153a43b3c0_0 .net "ID_PFC_to_IF", 31 0, L_000002153a450080;  1 drivers
v000002153a43b5a0_0 .net "ID_forward_to_B", 31 0, L_000002153a44f900;  1 drivers
v000002153a43b8c0_0 .net "ID_is_beq", 0 0, L_000002153a44f680;  1 drivers
v000002153a43ccc0_0 .net "ID_is_bne", 0 0, L_000002153a44f860;  1 drivers
v000002153a43c7c0_0 .net "ID_is_j", 0 0, L_000002153a452ba0;  1 drivers
v000002153a43c400_0 .net "ID_is_jal", 0 0, L_000002153a452240;  1 drivers
v000002153a43b640_0 .net "ID_is_jr", 0 0, L_000002153a452c40;  1 drivers
v000002153a43bbe0_0 .net "ID_is_oper2_immed", 0 0, L_000002153a455610;  1 drivers
v000002153a43cd60_0 .net "ID_memread", 0 0, L_000002153a452380;  1 drivers
v000002153a43cf40_0 .net "ID_memwrite", 0 0, L_000002153a451f20;  1 drivers
v000002153a43cfe0_0 .net "ID_opcode", 11 0, v000002153a438080_0;  1 drivers
v000002153a43d1c0_0 .net "ID_predicted", 0 0, v000002153a423070_0;  1 drivers
v000002153a43d3a0_0 .net "ID_rd_ind", 4 0, v000002153a437540_0;  1 drivers
v000002153a43d260_0 .net "ID_regwrite", 0 0, L_000002153a452ec0;  1 drivers
v000002153a43d6c0_0 .net "ID_rs1", 31 0, v000002153a4263b0_0;  1 drivers
v000002153a43d300_0 .net "ID_rs1_ind", 4 0, v000002153a435f60_0;  1 drivers
v000002153a43d760_0 .net "ID_rs2", 31 0, v000002153a426630_0;  1 drivers
v000002153a43d440_0 .net "ID_rs2_ind", 4 0, v000002153a4361e0_0;  1 drivers
v000002153a43d800_0 .net "IF_INST", 31 0, L_000002153a4557d0;  1 drivers
v000002153a43d580_0 .net "IF_pc", 31 0, v000002153a436140_0;  1 drivers
v000002153a43d120_0 .net "MEM_ALU_OUT", 31 0, v000002153a40e120_0;  1 drivers
v000002153a43d620_0 .net "MEM_Data_mem_out", 31 0, v000002153a439340_0;  1 drivers
v000002153a43d4e0_0 .net "MEM_memread", 0 0, v000002153a40d540_0;  1 drivers
v000002153a44e140_0 .net "MEM_memwrite", 0 0, v000002153a40d360_0;  1 drivers
v000002153a44d1a0_0 .net "MEM_opcode", 11 0, v000002153a40e260_0;  1 drivers
v000002153a44c980_0 .net "MEM_rd_ind", 4 0, v000002153a40de00_0;  1 drivers
v000002153a44e500_0 .net "MEM_rd_indzero", 0 0, v000002153a40ebc0_0;  1 drivers
v000002153a44d2e0_0 .net "MEM_regwrite", 0 0, v000002153a40f660_0;  1 drivers
v000002153a44c7a0_0 .net "MEM_rs2", 31 0, v000002153a40ea80_0;  1 drivers
v000002153a44bf80_0 .net "PC", 31 0, L_000002153a4d7830;  alias, 1 drivers
v000002153a44cf20_0 .net "STALL_ID1_FLUSH", 0 0, v000002153a4223f0_0;  1 drivers
v000002153a44de20_0 .net "STALL_ID2_FLUSH", 0 0, v000002153a422d50_0;  1 drivers
v000002153a44dc40_0 .net "STALL_IF_FLUSH", 0 0, v000002153a424830_0;  1 drivers
v000002153a44e5a0_0 .net "WB_ALU_OUT", 31 0, v000002153a439520_0;  1 drivers
v000002153a44dec0_0 .net "WB_Data_mem_out", 31 0, v000002153a4386c0_0;  1 drivers
v000002153a44d600_0 .net "WB_memread", 0 0, v000002153a43a060_0;  1 drivers
v000002153a44c520_0 .net "WB_rd_ind", 4 0, v000002153a438d00_0;  1 drivers
v000002153a44cfc0_0 .net "WB_rd_indzero", 0 0, v000002153a439ac0_0;  1 drivers
v000002153a44d6a0_0 .net "WB_regwrite", 0 0, v000002153a438da0_0;  1 drivers
v000002153a44c160_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  1 drivers
v000002153a44c5c0_0 .net *"_ivl_1", 0 0, L_000002153a38c690;  1 drivers
v000002153a44c3e0_0 .net *"_ivl_13", 0 0, L_000002153a38bc80;  1 drivers
v000002153a44ce80_0 .net *"_ivl_14", 0 0, L_000002153a44e0a0;  1 drivers
v000002153a44dd80_0 .net *"_ivl_19", 0 0, L_000002153a38b740;  1 drivers
v000002153a44cde0_0 .net *"_ivl_2", 0 0, L_000002153a44c2a0;  1 drivers
v000002153a44c200_0 .net *"_ivl_20", 0 0, L_000002153a44c480;  1 drivers
v000002153a44d100_0 .net *"_ivl_25", 0 0, L_000002153a38c230;  1 drivers
v000002153a44df60_0 .net *"_ivl_26", 0 0, L_000002153a44cc00;  1 drivers
v000002153a44d240_0 .net *"_ivl_31", 0 0, L_000002153a38c8c0;  1 drivers
v000002153a44c8e0_0 .net *"_ivl_32", 0 0, L_000002153a44efa0;  1 drivers
v000002153a44d060_0 .net *"_ivl_40", 31 0, L_000002153a4522e0;  1 drivers
L_000002153a470c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a44e640_0 .net *"_ivl_43", 26 0, L_000002153a470c58;  1 drivers
L_000002153a470ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a44c660_0 .net/2u *"_ivl_44", 31 0, L_000002153a470ca0;  1 drivers
v000002153a44c700_0 .net *"_ivl_52", 31 0, L_000002153a4c42f0;  1 drivers
L_000002153a470d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a44d380_0 .net *"_ivl_55", 26 0, L_000002153a470d30;  1 drivers
L_000002153a470d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a44e280_0 .net/2u *"_ivl_56", 31 0, L_000002153a470d78;  1 drivers
v000002153a44c840_0 .net *"_ivl_7", 0 0, L_000002153a38c380;  1 drivers
v000002153a44d9c0_0 .net *"_ivl_8", 0 0, L_000002153a44c340;  1 drivers
v000002153a44e000_0 .net "alu_selA", 1 0, L_000002153a44e3c0;  1 drivers
v000002153a44d420_0 .net "alu_selB", 1 0, L_000002153a44fa40;  1 drivers
v000002153a44d4c0_0 .net "clk", 0 0, L_000002153a38c150;  1 drivers
v000002153a44cca0_0 .var "cycles_consumed", 31 0;
v000002153a44d7e0_0 .net "exhaz", 0 0, L_000002153a38b6d0;  1 drivers
v000002153a44d560_0 .net "exhaz2", 0 0, L_000002153a38c460;  1 drivers
v000002153a44e1e0_0 .net "hlt", 0 0, v000002153a438e40_0;  1 drivers
v000002153a44c020_0 .net "idhaz", 0 0, L_000002153a38caf0;  1 drivers
v000002153a44c0c0_0 .net "idhaz2", 0 0, L_000002153a38c7e0;  1 drivers
v000002153a44ca20_0 .net "if_id_write", 0 0, v000002153a423cf0_0;  1 drivers
v000002153a44d740_0 .net "input_clk", 0 0, v000002153a44e320_0;  1 drivers
v000002153a44cd40_0 .net "is_branch_and_taken", 0 0, L_000002153a455450;  1 drivers
v000002153a44d880_0 .net "memhaz", 0 0, L_000002153a38c700;  1 drivers
v000002153a44d920_0 .net "memhaz2", 0 0, L_000002153a38cee0;  1 drivers
v000002153a44bee0_0 .net "pc_src", 2 0, L_000002153a4503a0;  1 drivers
v000002153a44e460_0 .net "pc_write", 0 0, v000002153a4240b0_0;  1 drivers
v000002153a44cac0_0 .net "rst", 0 0, v000002153a44dce0_0;  1 drivers
v000002153a44cb60_0 .net "store_rs2_forward", 1 0, L_000002153a4508a0;  1 drivers
v000002153a44da60_0 .net "wdata_to_reg_file", 31 0, L_000002153a4d62c0;  1 drivers
E_000002153a3a7200/0 .event negedge, v000002153a4213b0_0;
E_000002153a3a7200/1 .event posedge, v000002153a40d7c0_0;
E_000002153a3a7200 .event/or E_000002153a3a7200/0, E_000002153a3a7200/1;
L_000002153a44c2a0 .cmp/eq 5, v000002153a41fe60_0, v000002153a41cee0_0;
L_000002153a44c340 .cmp/eq 5, v000002153a40de00_0, v000002153a41cee0_0;
L_000002153a44e0a0 .cmp/eq 5, v000002153a438d00_0, v000002153a41cee0_0;
L_000002153a44c480 .cmp/eq 5, v000002153a41fe60_0, v000002153a41dd40_0;
L_000002153a44cc00 .cmp/eq 5, v000002153a40de00_0, v000002153a41dd40_0;
L_000002153a44efa0 .cmp/eq 5, v000002153a438d00_0, v000002153a41dd40_0;
L_000002153a4522e0 .concat [ 5 27 0 0], v000002153a437540_0, L_000002153a470c58;
L_000002153a452060 .cmp/ne 32, L_000002153a4522e0, L_000002153a470ca0;
L_000002153a4c42f0 .concat [ 5 27 0 0], v000002153a41fe60_0, L_000002153a470d30;
L_000002153a4c32b0 .cmp/ne 32, L_000002153a4c42f0, L_000002153a470d78;
S_000002153a1f96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002153a38c0e0 .functor NOT 1, L_000002153a38b6d0, C4<0>, C4<0>, C4<0>;
L_000002153a38cb60 .functor AND 1, L_000002153a38c700, L_000002153a38c0e0, C4<1>, C4<1>;
L_000002153a38c1c0 .functor OR 1, L_000002153a38caf0, L_000002153a38cb60, C4<0>, C4<0>;
L_000002153a38c770 .functor OR 1, L_000002153a38caf0, L_000002153a38b6d0, C4<0>, C4<0>;
v000002153a3b6ff0_0 .net *"_ivl_12", 0 0, L_000002153a38c770;  1 drivers
v000002153a3b67d0_0 .net *"_ivl_2", 0 0, L_000002153a38c0e0;  1 drivers
v000002153a3b7450_0 .net *"_ivl_5", 0 0, L_000002153a38cb60;  1 drivers
v000002153a3b64b0_0 .net *"_ivl_7", 0 0, L_000002153a38c1c0;  1 drivers
v000002153a3b7130_0 .net "alu_selA", 1 0, L_000002153a44e3c0;  alias, 1 drivers
v000002153a3b65f0_0 .net "exhaz", 0 0, L_000002153a38b6d0;  alias, 1 drivers
v000002153a3b71d0_0 .net "idhaz", 0 0, L_000002153a38caf0;  alias, 1 drivers
v000002153a3b5fb0_0 .net "memhaz", 0 0, L_000002153a38c700;  alias, 1 drivers
L_000002153a44e3c0 .concat8 [ 1 1 0 0], L_000002153a38c1c0, L_000002153a38c770;
S_000002153a1b6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002153a38ce70 .functor NOT 1, L_000002153a38c460, C4<0>, C4<0>, C4<0>;
L_000002153a38cfc0 .functor AND 1, L_000002153a38cee0, L_000002153a38ce70, C4<1>, C4<1>;
L_000002153a38d0a0 .functor OR 1, L_000002153a38c7e0, L_000002153a38cfc0, C4<0>, C4<0>;
L_000002153a38d110 .functor NOT 1, v000002153a41c800_0, C4<0>, C4<0>, C4<0>;
L_000002153a38d180 .functor AND 1, L_000002153a38d0a0, L_000002153a38d110, C4<1>, C4<1>;
L_000002153a38b7b0 .functor OR 1, L_000002153a38c7e0, L_000002153a38c460, C4<0>, C4<0>;
L_000002153a38b820 .functor NOT 1, v000002153a41c800_0, C4<0>, C4<0>, C4<0>;
L_000002153a38d490 .functor AND 1, L_000002153a38b7b0, L_000002153a38b820, C4<1>, C4<1>;
v000002153a3b6690_0 .net "EX1_is_oper2_immed", 0 0, v000002153a41c800_0;  alias, 1 drivers
v000002153a3b5650_0 .net *"_ivl_11", 0 0, L_000002153a38d180;  1 drivers
v000002153a3b5830_0 .net *"_ivl_16", 0 0, L_000002153a38b7b0;  1 drivers
v000002153a3b6a50_0 .net *"_ivl_17", 0 0, L_000002153a38b820;  1 drivers
v000002153a3b7090_0 .net *"_ivl_2", 0 0, L_000002153a38ce70;  1 drivers
v000002153a3b58d0_0 .net *"_ivl_20", 0 0, L_000002153a38d490;  1 drivers
v000002153a3b5a10_0 .net *"_ivl_5", 0 0, L_000002153a38cfc0;  1 drivers
v000002153a3b69b0_0 .net *"_ivl_7", 0 0, L_000002153a38d0a0;  1 drivers
v000002153a3b6af0_0 .net *"_ivl_8", 0 0, L_000002153a38d110;  1 drivers
v000002153a3b5ab0_0 .net "alu_selB", 1 0, L_000002153a44fa40;  alias, 1 drivers
v000002153a3b5b50_0 .net "exhaz", 0 0, L_000002153a38c460;  alias, 1 drivers
v000002153a3b5e70_0 .net "idhaz", 0 0, L_000002153a38c7e0;  alias, 1 drivers
v000002153a3b5f10_0 .net "memhaz", 0 0, L_000002153a38cee0;  alias, 1 drivers
L_000002153a44fa40 .concat8 [ 1 1 0 0], L_000002153a38d180, L_000002153a38d490;
S_000002153a1b6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002153a38d1f0 .functor NOT 1, L_000002153a38c460, C4<0>, C4<0>, C4<0>;
L_000002153a38d260 .functor AND 1, L_000002153a38cee0, L_000002153a38d1f0, C4<1>, C4<1>;
L_000002153a38d420 .functor OR 1, L_000002153a38c7e0, L_000002153a38d260, C4<0>, C4<0>;
L_000002153a38d500 .functor OR 1, L_000002153a38c7e0, L_000002153a38c460, C4<0>, C4<0>;
v000002153a3b6050_0 .net *"_ivl_12", 0 0, L_000002153a38d500;  1 drivers
v000002153a3b60f0_0 .net *"_ivl_2", 0 0, L_000002153a38d1f0;  1 drivers
v000002153a3b6730_0 .net *"_ivl_5", 0 0, L_000002153a38d260;  1 drivers
v000002153a3b6870_0 .net *"_ivl_7", 0 0, L_000002153a38d420;  1 drivers
v000002153a3b6b90_0 .net "exhaz", 0 0, L_000002153a38c460;  alias, 1 drivers
v000002153a332610_0 .net "idhaz", 0 0, L_000002153a38c7e0;  alias, 1 drivers
v000002153a3315d0_0 .net "memhaz", 0 0, L_000002153a38cee0;  alias, 1 drivers
v000002153a332890_0 .net "store_rs2_forward", 1 0, L_000002153a4508a0;  alias, 1 drivers
L_000002153a4508a0 .concat8 [ 1 1 0 0], L_000002153a38d420, L_000002153a38d500;
S_000002153a0f69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002153a3317b0_0 .net "EX_ALU_OUT", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a31d420_0 .net "EX_memread", 0 0, v000002153a41f0a0_0;  alias, 1 drivers
v000002153a31d600_0 .net "EX_memwrite", 0 0, v000002153a420400_0;  alias, 1 drivers
v000002153a40ec60_0 .net "EX_opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
v000002153a40e1c0_0 .net "EX_rd_ind", 4 0, v000002153a41fe60_0;  alias, 1 drivers
v000002153a40d2c0_0 .net "EX_rd_indzero", 0 0, L_000002153a4c32b0;  1 drivers
v000002153a40d900_0 .net "EX_regwrite", 0 0, v000002153a420180_0;  alias, 1 drivers
v000002153a40e620_0 .net "EX_rs2_out", 31 0, v000002153a422030_0;  alias, 1 drivers
v000002153a40e120_0 .var "MEM_ALU_OUT", 31 0;
v000002153a40d540_0 .var "MEM_memread", 0 0;
v000002153a40d360_0 .var "MEM_memwrite", 0 0;
v000002153a40e260_0 .var "MEM_opcode", 11 0;
v000002153a40de00_0 .var "MEM_rd_ind", 4 0;
v000002153a40ebc0_0 .var "MEM_rd_indzero", 0 0;
v000002153a40f660_0 .var "MEM_regwrite", 0 0;
v000002153a40ea80_0 .var "MEM_rs2", 31 0;
v000002153a40f200_0 .net "clk", 0 0, L_000002153a4bbbd0;  1 drivers
v000002153a40d7c0_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a6b80 .event posedge, v000002153a40d7c0_0, v000002153a40f200_0;
S_000002153a0f6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002153a1c1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a1c14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a1c14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a1c1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a1c1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a1c1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a1c15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a1c15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a1c1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a1c1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a1c16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a1c16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a1c1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a1c1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a1c1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a1c17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a1c17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a1c1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a1c1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a1c1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a1c18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a1c1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a1c1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a1c1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a1c19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002153a4ba900 .functor XOR 1, L_000002153a4ba820, v000002153a41faa0_0, C4<0>, C4<0>;
L_000002153a4bbb60 .functor NOT 1, L_000002153a4ba900, C4<0>, C4<0>, C4<0>;
L_000002153a4bbcb0 .functor OR 1, v000002153a44dce0_0, L_000002153a4bbb60, C4<0>, C4<0>;
L_000002153a4bbc40 .functor NOT 1, L_000002153a4bbcb0, C4<0>, C4<0>, C4<0>;
v000002153a414110_0 .net "ALU_OP", 3 0, v000002153a413210_0;  1 drivers
v000002153a414890_0 .net "BranchDecision", 0 0, L_000002153a4ba820;  1 drivers
v000002153a4141b0_0 .net "CF", 0 0, v000002153a4128b0_0;  1 drivers
v000002153a413fd0_0 .net "EX_opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
v000002153a414750_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  alias, 1 drivers
v000002153a413e90_0 .net "ZF", 0 0, L_000002153a4bac80;  1 drivers
L_000002153a470ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002153a414a70_0 .net/2u *"_ivl_0", 31 0, L_000002153a470ce8;  1 drivers
v000002153a413850_0 .net *"_ivl_11", 0 0, L_000002153a4bbcb0;  1 drivers
v000002153a413c10_0 .net *"_ivl_2", 31 0, L_000002153a451b60;  1 drivers
v000002153a414d90_0 .net *"_ivl_6", 0 0, L_000002153a4ba900;  1 drivers
v000002153a4142f0_0 .net *"_ivl_8", 0 0, L_000002153a4bbb60;  1 drivers
v000002153a413d50_0 .net "alu_out", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a414430_0 .net "alu_outw", 31 0, v000002153a412950_0;  1 drivers
v000002153a4147f0_0 .net "is_beq", 0 0, v000002153a41f820_0;  alias, 1 drivers
v000002153a4138f0_0 .net "is_bne", 0 0, v000002153a420360_0;  alias, 1 drivers
v000002153a414390_0 .net "is_jal", 0 0, v000002153a41f8c0_0;  alias, 1 drivers
v000002153a414c50_0 .net "oper1", 31 0, v000002153a41f6e0_0;  alias, 1 drivers
v000002153a413cb0_0 .net "oper2", 31 0, v000002153a41fdc0_0;  alias, 1 drivers
v000002153a414b10_0 .net "pc", 31 0, v000002153a420040_0;  alias, 1 drivers
v000002153a413b70_0 .net "predicted", 0 0, v000002153a41faa0_0;  alias, 1 drivers
v000002153a414bb0_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
L_000002153a451b60 .arith/sum 32, v000002153a420040_0, L_000002153a470ce8;
L_000002153a453b40 .functor MUXZ 32, v000002153a412950_0, L_000002153a451b60, v000002153a41f8c0_0, C4<>;
S_000002153a1d9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002153a0f6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002153a4badd0 .functor AND 1, v000002153a41f820_0, L_000002153a4bad60, C4<1>, C4<1>;
L_000002153a4ba120 .functor NOT 1, L_000002153a4bad60, C4<0>, C4<0>, C4<0>;
L_000002153a4ba7b0 .functor AND 1, v000002153a420360_0, L_000002153a4ba120, C4<1>, C4<1>;
L_000002153a4ba820 .functor OR 1, L_000002153a4badd0, L_000002153a4ba7b0, C4<0>, C4<0>;
v000002153a411a50_0 .net "BranchDecision", 0 0, L_000002153a4ba820;  alias, 1 drivers
v000002153a411af0_0 .net *"_ivl_2", 0 0, L_000002153a4ba120;  1 drivers
v000002153a413030_0 .net "is_beq", 0 0, v000002153a41f820_0;  alias, 1 drivers
v000002153a4126d0_0 .net "is_beq_taken", 0 0, L_000002153a4badd0;  1 drivers
v000002153a411b90_0 .net "is_bne", 0 0, v000002153a420360_0;  alias, 1 drivers
v000002153a412310_0 .net "is_bne_taken", 0 0, L_000002153a4ba7b0;  1 drivers
v000002153a411c30_0 .net "is_eq", 0 0, L_000002153a4bad60;  1 drivers
v000002153a411cd0_0 .net "oper1", 31 0, v000002153a41f6e0_0;  alias, 1 drivers
v000002153a4123b0_0 .net "oper2", 31 0, v000002153a41fdc0_0;  alias, 1 drivers
S_000002153a1d9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002153a1d9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002153a4bb230 .functor XOR 1, L_000002153a453dc0, L_000002153a453820, C4<0>, C4<0>;
L_000002153a4bb070 .functor XOR 1, L_000002153a453780, L_000002153a453c80, C4<0>, C4<0>;
L_000002153a4bba80 .functor XOR 1, L_000002153a453960, L_000002153a453a00, C4<0>, C4<0>;
L_000002153a4bb460 .functor XOR 1, L_000002153a453aa0, L_000002153a4536e0, C4<0>, C4<0>;
L_000002153a4bb310 .functor XOR 1, L_000002153a4538c0, L_000002153a453be0, C4<0>, C4<0>;
L_000002153a4bb850 .functor XOR 1, L_000002153a453d20, L_000002153a4c2770, C4<0>, C4<0>;
L_000002153a4bb380 .functor XOR 1, L_000002153a4c1050, L_000002153a4c1e10, C4<0>, C4<0>;
L_000002153a4bb0e0 .functor XOR 1, L_000002153a4c1eb0, L_000002153a4c08d0, C4<0>, C4<0>;
L_000002153a4ba350 .functor XOR 1, L_000002153a4c0970, L_000002153a4c0ab0, C4<0>, C4<0>;
L_000002153a4bb3f0 .functor XOR 1, L_000002153a4c0bf0, L_000002153a4c15f0, C4<0>, C4<0>;
L_000002153a4bb150 .functor XOR 1, L_000002153a4c10f0, L_000002153a4c0d30, C4<0>, C4<0>;
L_000002153a4ba9e0 .functor XOR 1, L_000002153a4c0b50, L_000002153a4c2b30, C4<0>, C4<0>;
L_000002153a4ba5f0 .functor XOR 1, L_000002153a4c14b0, L_000002153a4c2c70, C4<0>, C4<0>;
L_000002153a4bb1c0 .functor XOR 1, L_000002153a4c2e50, L_000002153a4c1550, C4<0>, C4<0>;
L_000002153a4ba190 .functor XOR 1, L_000002153a4c0830, L_000002153a4c0a10, C4<0>, C4<0>;
L_000002153a4bb540 .functor XOR 1, L_000002153a4c2ef0, L_000002153a4c1f50, C4<0>, C4<0>;
L_000002153a4ba660 .functor XOR 1, L_000002153a4c1c30, L_000002153a4c2a90, C4<0>, C4<0>;
L_000002153a4bb4d0 .functor XOR 1, L_000002153a4c0c90, L_000002153a4c2810, C4<0>, C4<0>;
L_000002153a4bb620 .functor XOR 1, L_000002153a4c1690, L_000002153a4c1870, C4<0>, C4<0>;
L_000002153a4bb700 .functor XOR 1, L_000002153a4c2090, L_000002153a4c2bd0, C4<0>, C4<0>;
L_000002153a4ba740 .functor XOR 1, L_000002153a4c23b0, L_000002153a4c17d0, C4<0>, C4<0>;
L_000002153a4bb770 .functor XOR 1, L_000002153a4c21d0, L_000002153a4c2450, C4<0>, C4<0>;
L_000002153a4bacf0 .functor XOR 1, L_000002153a4c1190, L_000002153a4c1730, C4<0>, C4<0>;
L_000002153a4bb8c0 .functor XOR 1, L_000002153a4c19b0, L_000002153a4c1230, C4<0>, C4<0>;
L_000002153a4bb930 .functor XOR 1, L_000002153a4c12d0, L_000002153a4c28b0, C4<0>, C4<0>;
L_000002153a4ba200 .functor XOR 1, L_000002153a4c0f10, L_000002153a4c0dd0, C4<0>, C4<0>;
L_000002153a4ba6d0 .functor XOR 1, L_000002153a4c1ff0, L_000002153a4c29f0, C4<0>, C4<0>;
L_000002153a4bb9a0 .functor XOR 1, L_000002153a4c1b90, L_000002153a4c1370, C4<0>, C4<0>;
L_000002153a4b9fd0 .functor XOR 1, L_000002153a4c24f0, L_000002153a4c2d10, C4<0>, C4<0>;
L_000002153a4bbaf0 .functor XOR 1, L_000002153a4c0e70, L_000002153a4c1910, C4<0>, C4<0>;
L_000002153a4b9f60 .functor XOR 1, L_000002153a4c2590, L_000002153a4c2630, C4<0>, C4<0>;
L_000002153a4ba040 .functor XOR 1, L_000002153a4c1a50, L_000002153a4c1410, C4<0>, C4<0>;
L_000002153a4bad60/0/0 .functor OR 1, L_000002153a4c1af0, L_000002153a4c1cd0, L_000002153a4c1d70, L_000002153a4c2130;
L_000002153a4bad60/0/4 .functor OR 1, L_000002153a4c2270, L_000002153a4c2310, L_000002153a4c26d0, L_000002153a4c2950;
L_000002153a4bad60/0/8 .functor OR 1, L_000002153a4c2db0, L_000002153a4c0790, L_000002153a4c47f0, L_000002153a4c4f70;
L_000002153a4bad60/0/12 .functor OR 1, L_000002153a4c5510, L_000002153a4c3850, L_000002153a4c56f0, L_000002153a4c3d50;
L_000002153a4bad60/0/16 .functor OR 1, L_000002153a4c3490, L_000002153a4c30d0, L_000002153a4c4d90, L_000002153a4c4e30;
L_000002153a4bad60/0/20 .functor OR 1, L_000002153a4c3670, L_000002153a4c44d0, L_000002153a4c3990, L_000002153a4c3cb0;
L_000002153a4bad60/0/24 .functor OR 1, L_000002153a4c3e90, L_000002153a4c3a30, L_000002153a4c4570, L_000002153a4c38f0;
L_000002153a4bad60/0/28 .functor OR 1, L_000002153a4c55b0, L_000002153a4c5470, L_000002153a4c4ed0, L_000002153a4c5290;
L_000002153a4bad60/1/0 .functor OR 1, L_000002153a4bad60/0/0, L_000002153a4bad60/0/4, L_000002153a4bad60/0/8, L_000002153a4bad60/0/12;
L_000002153a4bad60/1/4 .functor OR 1, L_000002153a4bad60/0/16, L_000002153a4bad60/0/20, L_000002153a4bad60/0/24, L_000002153a4bad60/0/28;
L_000002153a4bad60 .functor NOR 1, L_000002153a4bad60/1/0, L_000002153a4bad60/1/4, C4<0>, C4<0>;
v000002153a40e800_0 .net *"_ivl_0", 0 0, L_000002153a4bb230;  1 drivers
v000002153a40eda0_0 .net *"_ivl_101", 0 0, L_000002153a4c2a90;  1 drivers
v000002153a40e9e0_0 .net *"_ivl_102", 0 0, L_000002153a4bb4d0;  1 drivers
v000002153a40d860_0 .net *"_ivl_105", 0 0, L_000002153a4c0c90;  1 drivers
v000002153a40e300_0 .net *"_ivl_107", 0 0, L_000002153a4c2810;  1 drivers
v000002153a40dea0_0 .net *"_ivl_108", 0 0, L_000002153a4bb620;  1 drivers
v000002153a40f520_0 .net *"_ivl_11", 0 0, L_000002153a453c80;  1 drivers
v000002153a40d5e0_0 .net *"_ivl_111", 0 0, L_000002153a4c1690;  1 drivers
v000002153a40eb20_0 .net *"_ivl_113", 0 0, L_000002153a4c1870;  1 drivers
v000002153a40e580_0 .net *"_ivl_114", 0 0, L_000002153a4bb700;  1 drivers
v000002153a40e3a0_0 .net *"_ivl_117", 0 0, L_000002153a4c2090;  1 drivers
v000002153a40e6c0_0 .net *"_ivl_119", 0 0, L_000002153a4c2bd0;  1 drivers
v000002153a40d0e0_0 .net *"_ivl_12", 0 0, L_000002153a4bba80;  1 drivers
v000002153a40d400_0 .net *"_ivl_120", 0 0, L_000002153a4ba740;  1 drivers
v000002153a40f340_0 .net *"_ivl_123", 0 0, L_000002153a4c23b0;  1 drivers
v000002153a40e440_0 .net *"_ivl_125", 0 0, L_000002153a4c17d0;  1 drivers
v000002153a40dae0_0 .net *"_ivl_126", 0 0, L_000002153a4bb770;  1 drivers
v000002153a40e8a0_0 .net *"_ivl_129", 0 0, L_000002153a4c21d0;  1 drivers
v000002153a40df40_0 .net *"_ivl_131", 0 0, L_000002153a4c2450;  1 drivers
v000002153a40ee40_0 .net *"_ivl_132", 0 0, L_000002153a4bacf0;  1 drivers
v000002153a40d680_0 .net *"_ivl_135", 0 0, L_000002153a4c1190;  1 drivers
v000002153a40e760_0 .net *"_ivl_137", 0 0, L_000002153a4c1730;  1 drivers
v000002153a40e080_0 .net *"_ivl_138", 0 0, L_000002153a4bb8c0;  1 drivers
v000002153a40d180_0 .net *"_ivl_141", 0 0, L_000002153a4c19b0;  1 drivers
v000002153a40e940_0 .net *"_ivl_143", 0 0, L_000002153a4c1230;  1 drivers
v000002153a40e4e0_0 .net *"_ivl_144", 0 0, L_000002153a4bb930;  1 drivers
v000002153a40d220_0 .net *"_ivl_147", 0 0, L_000002153a4c12d0;  1 drivers
v000002153a40d4a0_0 .net *"_ivl_149", 0 0, L_000002153a4c28b0;  1 drivers
v000002153a40d720_0 .net *"_ivl_15", 0 0, L_000002153a453960;  1 drivers
v000002153a40eee0_0 .net *"_ivl_150", 0 0, L_000002153a4ba200;  1 drivers
v000002153a40d9a0_0 .net *"_ivl_153", 0 0, L_000002153a4c0f10;  1 drivers
v000002153a40ef80_0 .net *"_ivl_155", 0 0, L_000002153a4c0dd0;  1 drivers
v000002153a40f2a0_0 .net *"_ivl_156", 0 0, L_000002153a4ba6d0;  1 drivers
v000002153a40da40_0 .net *"_ivl_159", 0 0, L_000002153a4c1ff0;  1 drivers
v000002153a40f020_0 .net *"_ivl_161", 0 0, L_000002153a4c29f0;  1 drivers
v000002153a40f0c0_0 .net *"_ivl_162", 0 0, L_000002153a4bb9a0;  1 drivers
v000002153a40f160_0 .net *"_ivl_165", 0 0, L_000002153a4c1b90;  1 drivers
v000002153a40d040_0 .net *"_ivl_167", 0 0, L_000002153a4c1370;  1 drivers
v000002153a40db80_0 .net *"_ivl_168", 0 0, L_000002153a4b9fd0;  1 drivers
v000002153a40dc20_0 .net *"_ivl_17", 0 0, L_000002153a453a00;  1 drivers
v000002153a40f3e0_0 .net *"_ivl_171", 0 0, L_000002153a4c24f0;  1 drivers
v000002153a40f480_0 .net *"_ivl_173", 0 0, L_000002153a4c2d10;  1 drivers
v000002153a40f5c0_0 .net *"_ivl_174", 0 0, L_000002153a4bbaf0;  1 drivers
v000002153a40dcc0_0 .net *"_ivl_177", 0 0, L_000002153a4c0e70;  1 drivers
v000002153a40cf00_0 .net *"_ivl_179", 0 0, L_000002153a4c1910;  1 drivers
v000002153a40dd60_0 .net *"_ivl_18", 0 0, L_000002153a4bb460;  1 drivers
v000002153a40cfa0_0 .net *"_ivl_180", 0 0, L_000002153a4b9f60;  1 drivers
v000002153a40dfe0_0 .net *"_ivl_183", 0 0, L_000002153a4c2590;  1 drivers
v000002153a40f8e0_0 .net *"_ivl_185", 0 0, L_000002153a4c2630;  1 drivers
v000002153a40fa20_0 .net *"_ivl_186", 0 0, L_000002153a4ba040;  1 drivers
v000002153a40ffc0_0 .net *"_ivl_190", 0 0, L_000002153a4c1a50;  1 drivers
v000002153a4109c0_0 .net *"_ivl_192", 0 0, L_000002153a4c1410;  1 drivers
v000002153a410740_0 .net *"_ivl_194", 0 0, L_000002153a4c1af0;  1 drivers
v000002153a4102e0_0 .net *"_ivl_196", 0 0, L_000002153a4c1cd0;  1 drivers
v000002153a410240_0 .net *"_ivl_198", 0 0, L_000002153a4c1d70;  1 drivers
v000002153a40f980_0 .net *"_ivl_200", 0 0, L_000002153a4c2130;  1 drivers
v000002153a40fac0_0 .net *"_ivl_202", 0 0, L_000002153a4c2270;  1 drivers
v000002153a40ff20_0 .net *"_ivl_204", 0 0, L_000002153a4c2310;  1 drivers
v000002153a410ba0_0 .net *"_ivl_206", 0 0, L_000002153a4c26d0;  1 drivers
v000002153a40fde0_0 .net *"_ivl_208", 0 0, L_000002153a4c2950;  1 drivers
v000002153a410380_0 .net *"_ivl_21", 0 0, L_000002153a453aa0;  1 drivers
v000002153a40fc00_0 .net *"_ivl_210", 0 0, L_000002153a4c2db0;  1 drivers
v000002153a410420_0 .net *"_ivl_212", 0 0, L_000002153a4c0790;  1 drivers
v000002153a410920_0 .net *"_ivl_214", 0 0, L_000002153a4c47f0;  1 drivers
v000002153a410b00_0 .net *"_ivl_216", 0 0, L_000002153a4c4f70;  1 drivers
v000002153a410d80_0 .net *"_ivl_218", 0 0, L_000002153a4c5510;  1 drivers
v000002153a40f7a0_0 .net *"_ivl_220", 0 0, L_000002153a4c3850;  1 drivers
v000002153a410060_0 .net *"_ivl_222", 0 0, L_000002153a4c56f0;  1 drivers
v000002153a410c40_0 .net *"_ivl_224", 0 0, L_000002153a4c3d50;  1 drivers
v000002153a40fb60_0 .net *"_ivl_226", 0 0, L_000002153a4c3490;  1 drivers
v000002153a4107e0_0 .net *"_ivl_228", 0 0, L_000002153a4c30d0;  1 drivers
v000002153a40fca0_0 .net *"_ivl_23", 0 0, L_000002153a4536e0;  1 drivers
v000002153a410a60_0 .net *"_ivl_230", 0 0, L_000002153a4c4d90;  1 drivers
v000002153a410ce0_0 .net *"_ivl_232", 0 0, L_000002153a4c4e30;  1 drivers
v000002153a40fd40_0 .net *"_ivl_234", 0 0, L_000002153a4c3670;  1 drivers
v000002153a410100_0 .net *"_ivl_236", 0 0, L_000002153a4c44d0;  1 drivers
v000002153a40f700_0 .net *"_ivl_238", 0 0, L_000002153a4c3990;  1 drivers
v000002153a40fe80_0 .net *"_ivl_24", 0 0, L_000002153a4bb310;  1 drivers
v000002153a4101a0_0 .net *"_ivl_240", 0 0, L_000002153a4c3cb0;  1 drivers
v000002153a4104c0_0 .net *"_ivl_242", 0 0, L_000002153a4c3e90;  1 drivers
v000002153a40f840_0 .net *"_ivl_244", 0 0, L_000002153a4c3a30;  1 drivers
v000002153a410560_0 .net *"_ivl_246", 0 0, L_000002153a4c4570;  1 drivers
v000002153a410880_0 .net *"_ivl_248", 0 0, L_000002153a4c38f0;  1 drivers
v000002153a410600_0 .net *"_ivl_250", 0 0, L_000002153a4c55b0;  1 drivers
v000002153a4106a0_0 .net *"_ivl_252", 0 0, L_000002153a4c5470;  1 drivers
v000002153a331350_0 .net *"_ivl_254", 0 0, L_000002153a4c4ed0;  1 drivers
v000002153a4110f0_0 .net *"_ivl_256", 0 0, L_000002153a4c5290;  1 drivers
v000002153a412630_0 .net *"_ivl_27", 0 0, L_000002153a4538c0;  1 drivers
v000002153a411690_0 .net *"_ivl_29", 0 0, L_000002153a453be0;  1 drivers
v000002153a411d70_0 .net *"_ivl_3", 0 0, L_000002153a453dc0;  1 drivers
v000002153a4129f0_0 .net *"_ivl_30", 0 0, L_000002153a4bb850;  1 drivers
v000002153a410f10_0 .net *"_ivl_33", 0 0, L_000002153a453d20;  1 drivers
v000002153a413490_0 .net *"_ivl_35", 0 0, L_000002153a4c2770;  1 drivers
v000002153a412b30_0 .net *"_ivl_36", 0 0, L_000002153a4bb380;  1 drivers
v000002153a411550_0 .net *"_ivl_39", 0 0, L_000002153a4c1050;  1 drivers
v000002153a412a90_0 .net *"_ivl_41", 0 0, L_000002153a4c1e10;  1 drivers
v000002153a412e50_0 .net *"_ivl_42", 0 0, L_000002153a4bb0e0;  1 drivers
v000002153a411e10_0 .net *"_ivl_45", 0 0, L_000002153a4c1eb0;  1 drivers
v000002153a4114b0_0 .net *"_ivl_47", 0 0, L_000002153a4c08d0;  1 drivers
v000002153a4112d0_0 .net *"_ivl_48", 0 0, L_000002153a4ba350;  1 drivers
v000002153a411190_0 .net *"_ivl_5", 0 0, L_000002153a453820;  1 drivers
v000002153a4115f0_0 .net *"_ivl_51", 0 0, L_000002153a4c0970;  1 drivers
v000002153a413350_0 .net *"_ivl_53", 0 0, L_000002153a4c0ab0;  1 drivers
v000002153a411ff0_0 .net *"_ivl_54", 0 0, L_000002153a4bb3f0;  1 drivers
v000002153a411eb0_0 .net *"_ivl_57", 0 0, L_000002153a4c0bf0;  1 drivers
v000002153a4121d0_0 .net *"_ivl_59", 0 0, L_000002153a4c15f0;  1 drivers
v000002153a4119b0_0 .net *"_ivl_6", 0 0, L_000002153a4bb070;  1 drivers
v000002153a413530_0 .net *"_ivl_60", 0 0, L_000002153a4bb150;  1 drivers
v000002153a412270_0 .net *"_ivl_63", 0 0, L_000002153a4c10f0;  1 drivers
v000002153a410fb0_0 .net *"_ivl_65", 0 0, L_000002153a4c0d30;  1 drivers
v000002153a411f50_0 .net *"_ivl_66", 0 0, L_000002153a4ba9e0;  1 drivers
v000002153a4135d0_0 .net *"_ivl_69", 0 0, L_000002153a4c0b50;  1 drivers
v000002153a412ef0_0 .net *"_ivl_71", 0 0, L_000002153a4c2b30;  1 drivers
v000002153a411050_0 .net *"_ivl_72", 0 0, L_000002153a4ba5f0;  1 drivers
v000002153a412f90_0 .net *"_ivl_75", 0 0, L_000002153a4c14b0;  1 drivers
v000002153a4130d0_0 .net *"_ivl_77", 0 0, L_000002153a4c2c70;  1 drivers
v000002153a412810_0 .net *"_ivl_78", 0 0, L_000002153a4bb1c0;  1 drivers
v000002153a412090_0 .net *"_ivl_81", 0 0, L_000002153a4c2e50;  1 drivers
v000002153a411730_0 .net *"_ivl_83", 0 0, L_000002153a4c1550;  1 drivers
v000002153a412bd0_0 .net *"_ivl_84", 0 0, L_000002153a4ba190;  1 drivers
v000002153a411870_0 .net *"_ivl_87", 0 0, L_000002153a4c0830;  1 drivers
v000002153a412130_0 .net *"_ivl_89", 0 0, L_000002153a4c0a10;  1 drivers
v000002153a4124f0_0 .net *"_ivl_9", 0 0, L_000002153a453780;  1 drivers
v000002153a4133f0_0 .net *"_ivl_90", 0 0, L_000002153a4bb540;  1 drivers
v000002153a413670_0 .net *"_ivl_93", 0 0, L_000002153a4c2ef0;  1 drivers
v000002153a4117d0_0 .net *"_ivl_95", 0 0, L_000002153a4c1f50;  1 drivers
v000002153a411230_0 .net *"_ivl_96", 0 0, L_000002153a4ba660;  1 drivers
v000002153a411370_0 .net *"_ivl_99", 0 0, L_000002153a4c1c30;  1 drivers
v000002153a412c70_0 .net "a", 31 0, v000002153a41f6e0_0;  alias, 1 drivers
v000002153a412d10_0 .net "b", 31 0, v000002153a41fdc0_0;  alias, 1 drivers
v000002153a411910_0 .net "out", 0 0, L_000002153a4bad60;  alias, 1 drivers
v000002153a411410_0 .net "temp", 31 0, L_000002153a4c0fb0;  1 drivers
L_000002153a453dc0 .part v000002153a41f6e0_0, 0, 1;
L_000002153a453820 .part v000002153a41fdc0_0, 0, 1;
L_000002153a453780 .part v000002153a41f6e0_0, 1, 1;
L_000002153a453c80 .part v000002153a41fdc0_0, 1, 1;
L_000002153a453960 .part v000002153a41f6e0_0, 2, 1;
L_000002153a453a00 .part v000002153a41fdc0_0, 2, 1;
L_000002153a453aa0 .part v000002153a41f6e0_0, 3, 1;
L_000002153a4536e0 .part v000002153a41fdc0_0, 3, 1;
L_000002153a4538c0 .part v000002153a41f6e0_0, 4, 1;
L_000002153a453be0 .part v000002153a41fdc0_0, 4, 1;
L_000002153a453d20 .part v000002153a41f6e0_0, 5, 1;
L_000002153a4c2770 .part v000002153a41fdc0_0, 5, 1;
L_000002153a4c1050 .part v000002153a41f6e0_0, 6, 1;
L_000002153a4c1e10 .part v000002153a41fdc0_0, 6, 1;
L_000002153a4c1eb0 .part v000002153a41f6e0_0, 7, 1;
L_000002153a4c08d0 .part v000002153a41fdc0_0, 7, 1;
L_000002153a4c0970 .part v000002153a41f6e0_0, 8, 1;
L_000002153a4c0ab0 .part v000002153a41fdc0_0, 8, 1;
L_000002153a4c0bf0 .part v000002153a41f6e0_0, 9, 1;
L_000002153a4c15f0 .part v000002153a41fdc0_0, 9, 1;
L_000002153a4c10f0 .part v000002153a41f6e0_0, 10, 1;
L_000002153a4c0d30 .part v000002153a41fdc0_0, 10, 1;
L_000002153a4c0b50 .part v000002153a41f6e0_0, 11, 1;
L_000002153a4c2b30 .part v000002153a41fdc0_0, 11, 1;
L_000002153a4c14b0 .part v000002153a41f6e0_0, 12, 1;
L_000002153a4c2c70 .part v000002153a41fdc0_0, 12, 1;
L_000002153a4c2e50 .part v000002153a41f6e0_0, 13, 1;
L_000002153a4c1550 .part v000002153a41fdc0_0, 13, 1;
L_000002153a4c0830 .part v000002153a41f6e0_0, 14, 1;
L_000002153a4c0a10 .part v000002153a41fdc0_0, 14, 1;
L_000002153a4c2ef0 .part v000002153a41f6e0_0, 15, 1;
L_000002153a4c1f50 .part v000002153a41fdc0_0, 15, 1;
L_000002153a4c1c30 .part v000002153a41f6e0_0, 16, 1;
L_000002153a4c2a90 .part v000002153a41fdc0_0, 16, 1;
L_000002153a4c0c90 .part v000002153a41f6e0_0, 17, 1;
L_000002153a4c2810 .part v000002153a41fdc0_0, 17, 1;
L_000002153a4c1690 .part v000002153a41f6e0_0, 18, 1;
L_000002153a4c1870 .part v000002153a41fdc0_0, 18, 1;
L_000002153a4c2090 .part v000002153a41f6e0_0, 19, 1;
L_000002153a4c2bd0 .part v000002153a41fdc0_0, 19, 1;
L_000002153a4c23b0 .part v000002153a41f6e0_0, 20, 1;
L_000002153a4c17d0 .part v000002153a41fdc0_0, 20, 1;
L_000002153a4c21d0 .part v000002153a41f6e0_0, 21, 1;
L_000002153a4c2450 .part v000002153a41fdc0_0, 21, 1;
L_000002153a4c1190 .part v000002153a41f6e0_0, 22, 1;
L_000002153a4c1730 .part v000002153a41fdc0_0, 22, 1;
L_000002153a4c19b0 .part v000002153a41f6e0_0, 23, 1;
L_000002153a4c1230 .part v000002153a41fdc0_0, 23, 1;
L_000002153a4c12d0 .part v000002153a41f6e0_0, 24, 1;
L_000002153a4c28b0 .part v000002153a41fdc0_0, 24, 1;
L_000002153a4c0f10 .part v000002153a41f6e0_0, 25, 1;
L_000002153a4c0dd0 .part v000002153a41fdc0_0, 25, 1;
L_000002153a4c1ff0 .part v000002153a41f6e0_0, 26, 1;
L_000002153a4c29f0 .part v000002153a41fdc0_0, 26, 1;
L_000002153a4c1b90 .part v000002153a41f6e0_0, 27, 1;
L_000002153a4c1370 .part v000002153a41fdc0_0, 27, 1;
L_000002153a4c24f0 .part v000002153a41f6e0_0, 28, 1;
L_000002153a4c2d10 .part v000002153a41fdc0_0, 28, 1;
L_000002153a4c0e70 .part v000002153a41f6e0_0, 29, 1;
L_000002153a4c1910 .part v000002153a41fdc0_0, 29, 1;
L_000002153a4c2590 .part v000002153a41f6e0_0, 30, 1;
L_000002153a4c2630 .part v000002153a41fdc0_0, 30, 1;
LS_000002153a4c0fb0_0_0 .concat8 [ 1 1 1 1], L_000002153a4bb230, L_000002153a4bb070, L_000002153a4bba80, L_000002153a4bb460;
LS_000002153a4c0fb0_0_4 .concat8 [ 1 1 1 1], L_000002153a4bb310, L_000002153a4bb850, L_000002153a4bb380, L_000002153a4bb0e0;
LS_000002153a4c0fb0_0_8 .concat8 [ 1 1 1 1], L_000002153a4ba350, L_000002153a4bb3f0, L_000002153a4bb150, L_000002153a4ba9e0;
LS_000002153a4c0fb0_0_12 .concat8 [ 1 1 1 1], L_000002153a4ba5f0, L_000002153a4bb1c0, L_000002153a4ba190, L_000002153a4bb540;
LS_000002153a4c0fb0_0_16 .concat8 [ 1 1 1 1], L_000002153a4ba660, L_000002153a4bb4d0, L_000002153a4bb620, L_000002153a4bb700;
LS_000002153a4c0fb0_0_20 .concat8 [ 1 1 1 1], L_000002153a4ba740, L_000002153a4bb770, L_000002153a4bacf0, L_000002153a4bb8c0;
LS_000002153a4c0fb0_0_24 .concat8 [ 1 1 1 1], L_000002153a4bb930, L_000002153a4ba200, L_000002153a4ba6d0, L_000002153a4bb9a0;
LS_000002153a4c0fb0_0_28 .concat8 [ 1 1 1 1], L_000002153a4b9fd0, L_000002153a4bbaf0, L_000002153a4b9f60, L_000002153a4ba040;
LS_000002153a4c0fb0_1_0 .concat8 [ 4 4 4 4], LS_000002153a4c0fb0_0_0, LS_000002153a4c0fb0_0_4, LS_000002153a4c0fb0_0_8, LS_000002153a4c0fb0_0_12;
LS_000002153a4c0fb0_1_4 .concat8 [ 4 4 4 4], LS_000002153a4c0fb0_0_16, LS_000002153a4c0fb0_0_20, LS_000002153a4c0fb0_0_24, LS_000002153a4c0fb0_0_28;
L_000002153a4c0fb0 .concat8 [ 16 16 0 0], LS_000002153a4c0fb0_1_0, LS_000002153a4c0fb0_1_4;
L_000002153a4c1a50 .part v000002153a41f6e0_0, 31, 1;
L_000002153a4c1410 .part v000002153a41fdc0_0, 31, 1;
L_000002153a4c1af0 .part L_000002153a4c0fb0, 0, 1;
L_000002153a4c1cd0 .part L_000002153a4c0fb0, 1, 1;
L_000002153a4c1d70 .part L_000002153a4c0fb0, 2, 1;
L_000002153a4c2130 .part L_000002153a4c0fb0, 3, 1;
L_000002153a4c2270 .part L_000002153a4c0fb0, 4, 1;
L_000002153a4c2310 .part L_000002153a4c0fb0, 5, 1;
L_000002153a4c26d0 .part L_000002153a4c0fb0, 6, 1;
L_000002153a4c2950 .part L_000002153a4c0fb0, 7, 1;
L_000002153a4c2db0 .part L_000002153a4c0fb0, 8, 1;
L_000002153a4c0790 .part L_000002153a4c0fb0, 9, 1;
L_000002153a4c47f0 .part L_000002153a4c0fb0, 10, 1;
L_000002153a4c4f70 .part L_000002153a4c0fb0, 11, 1;
L_000002153a4c5510 .part L_000002153a4c0fb0, 12, 1;
L_000002153a4c3850 .part L_000002153a4c0fb0, 13, 1;
L_000002153a4c56f0 .part L_000002153a4c0fb0, 14, 1;
L_000002153a4c3d50 .part L_000002153a4c0fb0, 15, 1;
L_000002153a4c3490 .part L_000002153a4c0fb0, 16, 1;
L_000002153a4c30d0 .part L_000002153a4c0fb0, 17, 1;
L_000002153a4c4d90 .part L_000002153a4c0fb0, 18, 1;
L_000002153a4c4e30 .part L_000002153a4c0fb0, 19, 1;
L_000002153a4c3670 .part L_000002153a4c0fb0, 20, 1;
L_000002153a4c44d0 .part L_000002153a4c0fb0, 21, 1;
L_000002153a4c3990 .part L_000002153a4c0fb0, 22, 1;
L_000002153a4c3cb0 .part L_000002153a4c0fb0, 23, 1;
L_000002153a4c3e90 .part L_000002153a4c0fb0, 24, 1;
L_000002153a4c3a30 .part L_000002153a4c0fb0, 25, 1;
L_000002153a4c4570 .part L_000002153a4c0fb0, 26, 1;
L_000002153a4c38f0 .part L_000002153a4c0fb0, 27, 1;
L_000002153a4c55b0 .part L_000002153a4c0fb0, 28, 1;
L_000002153a4c5470 .part L_000002153a4c0fb0, 29, 1;
L_000002153a4c4ed0 .part L_000002153a4c0fb0, 30, 1;
L_000002153a4c5290 .part L_000002153a4c0fb0, 31, 1;
S_000002153a21c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002153a0f6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002153a3a6780 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002153a4bac80 .functor NOT 1, L_000002153a4518e0, C4<0>, C4<0>, C4<0>;
v000002153a412450_0 .net "A", 31 0, v000002153a41f6e0_0;  alias, 1 drivers
v000002153a412590_0 .net "ALUOP", 3 0, v000002153a413210_0;  alias, 1 drivers
v000002153a412770_0 .net "B", 31 0, v000002153a41fdc0_0;  alias, 1 drivers
v000002153a4128b0_0 .var "CF", 0 0;
v000002153a412db0_0 .net "ZF", 0 0, L_000002153a4bac80;  alias, 1 drivers
v000002153a413170_0 .net *"_ivl_1", 0 0, L_000002153a4518e0;  1 drivers
v000002153a412950_0 .var "res", 31 0;
E_000002153a3a7540 .event anyedge, v000002153a412590_0, v000002153a412c70_0, v000002153a412d10_0, v000002153a4128b0_0;
L_000002153a4518e0 .reduce/or v000002153a412950_0;
S_000002153a21ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002153a0f6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002153a3c7d40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a3c7d78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a3c7db0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a3c7de8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a3c7e20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a3c7e58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a3c7e90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a3c7ec8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a3c7f00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a3c7f38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a3c7f70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a3c7fa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a3c7fe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a3c8018 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a3c8050 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a3c8088 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a3c80c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a3c80f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a3c8130 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a3c8168 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a3c81a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a3c81d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a3c8210 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a3c8248 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a3c8280 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a413210_0 .var "ALU_OP", 3 0;
v000002153a4132b0_0 .net "opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
E_000002153a3a6700 .event anyedge, v000002153a40ec60_0;
S_000002153a223170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002153a41dac0_0 .net "EX1_forward_to_B", 31 0, v000002153a41dde0_0;  alias, 1 drivers
v000002153a41d340_0 .net "EX_PFC", 31 0, v000002153a41de80_0;  alias, 1 drivers
v000002153a41d660_0 .net "EX_PFC_to_IF", 31 0, L_000002153a451ac0;  alias, 1 drivers
v000002153a41eba0_0 .net "alu_selA", 1 0, L_000002153a44e3c0;  alias, 1 drivers
v000002153a41d3e0_0 .net "alu_selB", 1 0, L_000002153a44fa40;  alias, 1 drivers
v000002153a41db60_0 .net "ex_haz", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a41d8e0_0 .net "id_haz", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a41dca0_0 .net "is_jr", 0 0, v000002153a41e380_0;  alias, 1 drivers
v000002153a41d7a0_0 .net "mem_haz", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a41ed80_0 .net "oper1", 31 0, L_000002153a455d10;  alias, 1 drivers
v000002153a41e740_0 .net "oper2", 31 0, L_000002153a4baeb0;  alias, 1 drivers
v000002153a41c8a0_0 .net "pc", 31 0, v000002153a41e880_0;  alias, 1 drivers
v000002153a41e7e0_0 .net "rs1", 31 0, v000002153a41d020_0;  alias, 1 drivers
v000002153a41e920_0 .net "rs2_in", 31 0, v000002153a41d160_0;  alias, 1 drivers
v000002153a41e060_0 .net "rs2_out", 31 0, L_000002153a4bb000;  alias, 1 drivers
v000002153a41d700_0 .net "store_rs2_forward", 1 0, L_000002153a4508a0;  alias, 1 drivers
L_000002153a451ac0 .functor MUXZ 32, v000002153a41de80_0, L_000002153a455d10, v000002153a41e380_0, C4<>;
S_000002153a223300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002153a223170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002153a3a6cc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002153a4546c0 .functor NOT 1, L_000002153a4531e0, C4<0>, C4<0>, C4<0>;
L_000002153a454880 .functor NOT 1, L_000002153a451ca0, C4<0>, C4<0>, C4<0>;
L_000002153a454ce0 .functor NOT 1, L_000002153a4513e0, C4<0>, C4<0>, C4<0>;
L_000002153a455530 .functor NOT 1, L_000002153a4512a0, C4<0>, C4<0>, C4<0>;
L_000002153a4555a0 .functor AND 32, L_000002153a455a70, v000002153a41d020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4549d0 .functor AND 32, L_000002153a454810, L_000002153a4d62c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a455220 .functor OR 32, L_000002153a4555a0, L_000002153a4549d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a455680 .functor AND 32, L_000002153a4551b0, v000002153a40e120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a455ae0 .functor OR 32, L_000002153a455220, L_000002153a455680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a455ca0 .functor AND 32, L_000002153a455290, L_000002153a453b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a455d10 .functor OR 32, L_000002153a455ae0, L_000002153a455ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a413a30_0 .net *"_ivl_1", 0 0, L_000002153a4531e0;  1 drivers
v000002153a413ad0_0 .net *"_ivl_13", 0 0, L_000002153a4513e0;  1 drivers
v000002153a413df0_0 .net *"_ivl_14", 0 0, L_000002153a454ce0;  1 drivers
v000002153a413f30_0 .net *"_ivl_19", 0 0, L_000002153a451de0;  1 drivers
v000002153a419d00_0 .net *"_ivl_2", 0 0, L_000002153a4546c0;  1 drivers
v000002153a419c60_0 .net *"_ivl_23", 0 0, L_000002153a453140;  1 drivers
v000002153a419e40_0 .net *"_ivl_27", 0 0, L_000002153a4512a0;  1 drivers
v000002153a418f40_0 .net *"_ivl_28", 0 0, L_000002153a455530;  1 drivers
v000002153a419940_0 .net *"_ivl_33", 0 0, L_000002153a451980;  1 drivers
v000002153a419ee0_0 .net *"_ivl_37", 0 0, L_000002153a452420;  1 drivers
v000002153a4194e0_0 .net *"_ivl_40", 31 0, L_000002153a4555a0;  1 drivers
v000002153a419580_0 .net *"_ivl_42", 31 0, L_000002153a4549d0;  1 drivers
v000002153a4193a0_0 .net *"_ivl_44", 31 0, L_000002153a455220;  1 drivers
v000002153a419da0_0 .net *"_ivl_46", 31 0, L_000002153a455680;  1 drivers
v000002153a419b20_0 .net *"_ivl_48", 31 0, L_000002153a455ae0;  1 drivers
v000002153a419f80_0 .net *"_ivl_50", 31 0, L_000002153a455ca0;  1 drivers
v000002153a419080_0 .net *"_ivl_7", 0 0, L_000002153a451ca0;  1 drivers
v000002153a41a5c0_0 .net *"_ivl_8", 0 0, L_000002153a454880;  1 drivers
v000002153a41a200_0 .net "ina", 31 0, v000002153a41d020_0;  alias, 1 drivers
v000002153a419440_0 .net "inb", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a4191c0_0 .net "inc", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a419a80_0 .net "ind", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a419760_0 .net "out", 31 0, L_000002153a455d10;  alias, 1 drivers
v000002153a41a020_0 .net "s0", 31 0, L_000002153a455a70;  1 drivers
v000002153a4199e0_0 .net "s1", 31 0, L_000002153a454810;  1 drivers
v000002153a419120_0 .net "s2", 31 0, L_000002153a4551b0;  1 drivers
v000002153a41a2a0_0 .net "s3", 31 0, L_000002153a455290;  1 drivers
v000002153a41a0c0_0 .net "sel", 1 0, L_000002153a44e3c0;  alias, 1 drivers
L_000002153a4531e0 .part L_000002153a44e3c0, 1, 1;
LS_000002153a452b00_0_0 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_4 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_8 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_12 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_16 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_20 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_24 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_0_28 .concat [ 1 1 1 1], L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0, L_000002153a4546c0;
LS_000002153a452b00_1_0 .concat [ 4 4 4 4], LS_000002153a452b00_0_0, LS_000002153a452b00_0_4, LS_000002153a452b00_0_8, LS_000002153a452b00_0_12;
LS_000002153a452b00_1_4 .concat [ 4 4 4 4], LS_000002153a452b00_0_16, LS_000002153a452b00_0_20, LS_000002153a452b00_0_24, LS_000002153a452b00_0_28;
L_000002153a452b00 .concat [ 16 16 0 0], LS_000002153a452b00_1_0, LS_000002153a452b00_1_4;
L_000002153a451ca0 .part L_000002153a44e3c0, 0, 1;
LS_000002153a452a60_0_0 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_4 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_8 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_12 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_16 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_20 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_24 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_0_28 .concat [ 1 1 1 1], L_000002153a454880, L_000002153a454880, L_000002153a454880, L_000002153a454880;
LS_000002153a452a60_1_0 .concat [ 4 4 4 4], LS_000002153a452a60_0_0, LS_000002153a452a60_0_4, LS_000002153a452a60_0_8, LS_000002153a452a60_0_12;
LS_000002153a452a60_1_4 .concat [ 4 4 4 4], LS_000002153a452a60_0_16, LS_000002153a452a60_0_20, LS_000002153a452a60_0_24, LS_000002153a452a60_0_28;
L_000002153a452a60 .concat [ 16 16 0 0], LS_000002153a452a60_1_0, LS_000002153a452a60_1_4;
L_000002153a4513e0 .part L_000002153a44e3c0, 1, 1;
LS_000002153a4510c0_0_0 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_4 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_8 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_12 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_16 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_20 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_24 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_0_28 .concat [ 1 1 1 1], L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0, L_000002153a454ce0;
LS_000002153a4510c0_1_0 .concat [ 4 4 4 4], LS_000002153a4510c0_0_0, LS_000002153a4510c0_0_4, LS_000002153a4510c0_0_8, LS_000002153a4510c0_0_12;
LS_000002153a4510c0_1_4 .concat [ 4 4 4 4], LS_000002153a4510c0_0_16, LS_000002153a4510c0_0_20, LS_000002153a4510c0_0_24, LS_000002153a4510c0_0_28;
L_000002153a4510c0 .concat [ 16 16 0 0], LS_000002153a4510c0_1_0, LS_000002153a4510c0_1_4;
L_000002153a451de0 .part L_000002153a44e3c0, 0, 1;
LS_000002153a451340_0_0 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_4 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_8 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_12 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_16 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_20 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_24 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_0_28 .concat [ 1 1 1 1], L_000002153a451de0, L_000002153a451de0, L_000002153a451de0, L_000002153a451de0;
LS_000002153a451340_1_0 .concat [ 4 4 4 4], LS_000002153a451340_0_0, LS_000002153a451340_0_4, LS_000002153a451340_0_8, LS_000002153a451340_0_12;
LS_000002153a451340_1_4 .concat [ 4 4 4 4], LS_000002153a451340_0_16, LS_000002153a451340_0_20, LS_000002153a451340_0_24, LS_000002153a451340_0_28;
L_000002153a451340 .concat [ 16 16 0 0], LS_000002153a451340_1_0, LS_000002153a451340_1_4;
L_000002153a453140 .part L_000002153a44e3c0, 1, 1;
LS_000002153a4527e0_0_0 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_4 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_8 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_12 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_16 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_20 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_24 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_0_28 .concat [ 1 1 1 1], L_000002153a453140, L_000002153a453140, L_000002153a453140, L_000002153a453140;
LS_000002153a4527e0_1_0 .concat [ 4 4 4 4], LS_000002153a4527e0_0_0, LS_000002153a4527e0_0_4, LS_000002153a4527e0_0_8, LS_000002153a4527e0_0_12;
LS_000002153a4527e0_1_4 .concat [ 4 4 4 4], LS_000002153a4527e0_0_16, LS_000002153a4527e0_0_20, LS_000002153a4527e0_0_24, LS_000002153a4527e0_0_28;
L_000002153a4527e0 .concat [ 16 16 0 0], LS_000002153a4527e0_1_0, LS_000002153a4527e0_1_4;
L_000002153a4512a0 .part L_000002153a44e3c0, 0, 1;
LS_000002153a452880_0_0 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_4 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_8 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_12 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_16 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_20 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_24 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_0_28 .concat [ 1 1 1 1], L_000002153a455530, L_000002153a455530, L_000002153a455530, L_000002153a455530;
LS_000002153a452880_1_0 .concat [ 4 4 4 4], LS_000002153a452880_0_0, LS_000002153a452880_0_4, LS_000002153a452880_0_8, LS_000002153a452880_0_12;
LS_000002153a452880_1_4 .concat [ 4 4 4 4], LS_000002153a452880_0_16, LS_000002153a452880_0_20, LS_000002153a452880_0_24, LS_000002153a452880_0_28;
L_000002153a452880 .concat [ 16 16 0 0], LS_000002153a452880_1_0, LS_000002153a452880_1_4;
L_000002153a451980 .part L_000002153a44e3c0, 1, 1;
LS_000002153a4535a0_0_0 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_4 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_8 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_12 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_16 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_20 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_24 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_0_28 .concat [ 1 1 1 1], L_000002153a451980, L_000002153a451980, L_000002153a451980, L_000002153a451980;
LS_000002153a4535a0_1_0 .concat [ 4 4 4 4], LS_000002153a4535a0_0_0, LS_000002153a4535a0_0_4, LS_000002153a4535a0_0_8, LS_000002153a4535a0_0_12;
LS_000002153a4535a0_1_4 .concat [ 4 4 4 4], LS_000002153a4535a0_0_16, LS_000002153a4535a0_0_20, LS_000002153a4535a0_0_24, LS_000002153a4535a0_0_28;
L_000002153a4535a0 .concat [ 16 16 0 0], LS_000002153a4535a0_1_0, LS_000002153a4535a0_1_4;
L_000002153a452420 .part L_000002153a44e3c0, 0, 1;
LS_000002153a452e20_0_0 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_4 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_8 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_12 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_16 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_20 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_24 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_0_28 .concat [ 1 1 1 1], L_000002153a452420, L_000002153a452420, L_000002153a452420, L_000002153a452420;
LS_000002153a452e20_1_0 .concat [ 4 4 4 4], LS_000002153a452e20_0_0, LS_000002153a452e20_0_4, LS_000002153a452e20_0_8, LS_000002153a452e20_0_12;
LS_000002153a452e20_1_4 .concat [ 4 4 4 4], LS_000002153a452e20_0_16, LS_000002153a452e20_0_20, LS_000002153a452e20_0_24, LS_000002153a452e20_0_28;
L_000002153a452e20 .concat [ 16 16 0 0], LS_000002153a452e20_1_0, LS_000002153a452e20_1_4;
S_000002153a1d8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002153a223300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a455a70 .functor AND 32, L_000002153a452b00, L_000002153a452a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a4144d0_0 .net "in1", 31 0, L_000002153a452b00;  1 drivers
v000002153a414cf0_0 .net "in2", 31 0, L_000002153a452a60;  1 drivers
v000002153a413990_0 .net "out", 31 0, L_000002153a455a70;  alias, 1 drivers
S_000002153a1d83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002153a223300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a454810 .functor AND 32, L_000002153a4510c0, L_000002153a451340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a414250_0 .net "in1", 31 0, L_000002153a4510c0;  1 drivers
v000002153a414570_0 .net "in2", 31 0, L_000002153a451340;  1 drivers
v000002153a414070_0 .net "out", 31 0, L_000002153a454810;  alias, 1 drivers
S_000002153a211570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002153a223300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4551b0 .functor AND 32, L_000002153a4527e0, L_000002153a452880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a4149d0_0 .net "in1", 31 0, L_000002153a4527e0;  1 drivers
v000002153a413710_0 .net "in2", 31 0, L_000002153a452880;  1 drivers
v000002153a414930_0 .net "out", 31 0, L_000002153a4551b0;  alias, 1 drivers
S_000002153a415d60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002153a223300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a455290 .functor AND 32, L_000002153a4535a0, L_000002153a452e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a414610_0 .net "in1", 31 0, L_000002153a4535a0;  1 drivers
v000002153a4146b0_0 .net "in2", 31 0, L_000002153a452e20;  1 drivers
v000002153a4137b0_0 .net "out", 31 0, L_000002153a455290;  alias, 1 drivers
S_000002153a416530 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002153a223170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002153a3a6a80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002153a455b50 .functor NOT 1, L_000002153a451fc0, C4<0>, C4<0>, C4<0>;
L_000002153a455c30 .functor NOT 1, L_000002153a451d40, C4<0>, C4<0>, C4<0>;
L_000002153a455df0 .functor NOT 1, L_000002153a452d80, C4<0>, C4<0>, C4<0>;
L_000002153a4ba270 .functor NOT 1, L_000002153a451e80, C4<0>, C4<0>, C4<0>;
L_000002153a4ba3c0 .functor AND 32, L_000002153a455bc0, v000002153a41dde0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bab30 .functor AND 32, L_000002153a455d80, L_000002153a4d62c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4baf90 .functor OR 32, L_000002153a4ba3c0, L_000002153a4bab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a4ba970 .functor AND 32, L_000002153a38cf50, v000002153a40e120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bac10 .functor OR 32, L_000002153a4baf90, L_000002153a4ba970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a4bb2a0 .functor AND 32, L_000002153a4ba580, L_000002153a453b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4baeb0 .functor OR 32, L_000002153a4bac10, L_000002153a4bb2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a41a520_0 .net *"_ivl_1", 0 0, L_000002153a451fc0;  1 drivers
v000002153a416a60_0 .net *"_ivl_13", 0 0, L_000002153a452d80;  1 drivers
v000002153a418c20_0 .net *"_ivl_14", 0 0, L_000002153a455df0;  1 drivers
v000002153a4167e0_0 .net *"_ivl_19", 0 0, L_000002153a4530a0;  1 drivers
v000002153a417640_0 .net *"_ivl_2", 0 0, L_000002153a455b50;  1 drivers
v000002153a418e00_0 .net *"_ivl_23", 0 0, L_000002153a452f60;  1 drivers
v000002153a4175a0_0 .net *"_ivl_27", 0 0, L_000002153a451e80;  1 drivers
v000002153a418040_0 .net *"_ivl_28", 0 0, L_000002153a4ba270;  1 drivers
v000002153a417820_0 .net *"_ivl_33", 0 0, L_000002153a453000;  1 drivers
v000002153a418b80_0 .net *"_ivl_37", 0 0, L_000002153a451660;  1 drivers
v000002153a418360_0 .net *"_ivl_40", 31 0, L_000002153a4ba3c0;  1 drivers
v000002153a417140_0 .net *"_ivl_42", 31 0, L_000002153a4bab30;  1 drivers
v000002153a417c80_0 .net *"_ivl_44", 31 0, L_000002153a4baf90;  1 drivers
v000002153a4171e0_0 .net *"_ivl_46", 31 0, L_000002153a4ba970;  1 drivers
v000002153a417dc0_0 .net *"_ivl_48", 31 0, L_000002153a4bac10;  1 drivers
v000002153a417b40_0 .net *"_ivl_50", 31 0, L_000002153a4bb2a0;  1 drivers
v000002153a417320_0 .net *"_ivl_7", 0 0, L_000002153a451d40;  1 drivers
v000002153a4176e0_0 .net *"_ivl_8", 0 0, L_000002153a455c30;  1 drivers
v000002153a417a00_0 .net "ina", 31 0, v000002153a41dde0_0;  alias, 1 drivers
v000002153a417280_0 .net "inb", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a418d60_0 .net "inc", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a417aa0_0 .net "ind", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a4178c0_0 .net "out", 31 0, L_000002153a4baeb0;  alias, 1 drivers
v000002153a416880_0 .net "s0", 31 0, L_000002153a455bc0;  1 drivers
v000002153a4184a0_0 .net "s1", 31 0, L_000002153a455d80;  1 drivers
v000002153a418ea0_0 .net "s2", 31 0, L_000002153a38cf50;  1 drivers
v000002153a4187c0_0 .net "s3", 31 0, L_000002153a4ba580;  1 drivers
v000002153a418cc0_0 .net "sel", 1 0, L_000002153a44fa40;  alias, 1 drivers
L_000002153a451fc0 .part L_000002153a44fa40, 1, 1;
LS_000002153a4529c0_0_0 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_4 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_8 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_12 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_16 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_20 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_24 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_0_28 .concat [ 1 1 1 1], L_000002153a455b50, L_000002153a455b50, L_000002153a455b50, L_000002153a455b50;
LS_000002153a4529c0_1_0 .concat [ 4 4 4 4], LS_000002153a4529c0_0_0, LS_000002153a4529c0_0_4, LS_000002153a4529c0_0_8, LS_000002153a4529c0_0_12;
LS_000002153a4529c0_1_4 .concat [ 4 4 4 4], LS_000002153a4529c0_0_16, LS_000002153a4529c0_0_20, LS_000002153a4529c0_0_24, LS_000002153a4529c0_0_28;
L_000002153a4529c0 .concat [ 16 16 0 0], LS_000002153a4529c0_1_0, LS_000002153a4529c0_1_4;
L_000002153a451d40 .part L_000002153a44fa40, 0, 1;
LS_000002153a452ce0_0_0 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_4 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_8 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_12 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_16 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_20 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_24 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_0_28 .concat [ 1 1 1 1], L_000002153a455c30, L_000002153a455c30, L_000002153a455c30, L_000002153a455c30;
LS_000002153a452ce0_1_0 .concat [ 4 4 4 4], LS_000002153a452ce0_0_0, LS_000002153a452ce0_0_4, LS_000002153a452ce0_0_8, LS_000002153a452ce0_0_12;
LS_000002153a452ce0_1_4 .concat [ 4 4 4 4], LS_000002153a452ce0_0_16, LS_000002153a452ce0_0_20, LS_000002153a452ce0_0_24, LS_000002153a452ce0_0_28;
L_000002153a452ce0 .concat [ 16 16 0 0], LS_000002153a452ce0_1_0, LS_000002153a452ce0_1_4;
L_000002153a452d80 .part L_000002153a44fa40, 1, 1;
LS_000002153a4517a0_0_0 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_4 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_8 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_12 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_16 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_20 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_24 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_0_28 .concat [ 1 1 1 1], L_000002153a455df0, L_000002153a455df0, L_000002153a455df0, L_000002153a455df0;
LS_000002153a4517a0_1_0 .concat [ 4 4 4 4], LS_000002153a4517a0_0_0, LS_000002153a4517a0_0_4, LS_000002153a4517a0_0_8, LS_000002153a4517a0_0_12;
LS_000002153a4517a0_1_4 .concat [ 4 4 4 4], LS_000002153a4517a0_0_16, LS_000002153a4517a0_0_20, LS_000002153a4517a0_0_24, LS_000002153a4517a0_0_28;
L_000002153a4517a0 .concat [ 16 16 0 0], LS_000002153a4517a0_1_0, LS_000002153a4517a0_1_4;
L_000002153a4530a0 .part L_000002153a44fa40, 0, 1;
LS_000002153a452100_0_0 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_4 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_8 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_12 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_16 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_20 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_24 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_0_28 .concat [ 1 1 1 1], L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0, L_000002153a4530a0;
LS_000002153a452100_1_0 .concat [ 4 4 4 4], LS_000002153a452100_0_0, LS_000002153a452100_0_4, LS_000002153a452100_0_8, LS_000002153a452100_0_12;
LS_000002153a452100_1_4 .concat [ 4 4 4 4], LS_000002153a452100_0_16, LS_000002153a452100_0_20, LS_000002153a452100_0_24, LS_000002153a452100_0_28;
L_000002153a452100 .concat [ 16 16 0 0], LS_000002153a452100_1_0, LS_000002153a452100_1_4;
L_000002153a452f60 .part L_000002153a44fa40, 1, 1;
LS_000002153a4521a0_0_0 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_4 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_8 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_12 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_16 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_20 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_24 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_0_28 .concat [ 1 1 1 1], L_000002153a452f60, L_000002153a452f60, L_000002153a452f60, L_000002153a452f60;
LS_000002153a4521a0_1_0 .concat [ 4 4 4 4], LS_000002153a4521a0_0_0, LS_000002153a4521a0_0_4, LS_000002153a4521a0_0_8, LS_000002153a4521a0_0_12;
LS_000002153a4521a0_1_4 .concat [ 4 4 4 4], LS_000002153a4521a0_0_16, LS_000002153a4521a0_0_20, LS_000002153a4521a0_0_24, LS_000002153a4521a0_0_28;
L_000002153a4521a0 .concat [ 16 16 0 0], LS_000002153a4521a0_1_0, LS_000002153a4521a0_1_4;
L_000002153a451e80 .part L_000002153a44fa40, 0, 1;
LS_000002153a451c00_0_0 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_4 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_8 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_12 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_16 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_20 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_24 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_0_28 .concat [ 1 1 1 1], L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270, L_000002153a4ba270;
LS_000002153a451c00_1_0 .concat [ 4 4 4 4], LS_000002153a451c00_0_0, LS_000002153a451c00_0_4, LS_000002153a451c00_0_8, LS_000002153a451c00_0_12;
LS_000002153a451c00_1_4 .concat [ 4 4 4 4], LS_000002153a451c00_0_16, LS_000002153a451c00_0_20, LS_000002153a451c00_0_24, LS_000002153a451c00_0_28;
L_000002153a451c00 .concat [ 16 16 0 0], LS_000002153a451c00_1_0, LS_000002153a451c00_1_4;
L_000002153a453000 .part L_000002153a44fa40, 1, 1;
LS_000002153a453280_0_0 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_4 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_8 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_12 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_16 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_20 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_24 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_0_28 .concat [ 1 1 1 1], L_000002153a453000, L_000002153a453000, L_000002153a453000, L_000002153a453000;
LS_000002153a453280_1_0 .concat [ 4 4 4 4], LS_000002153a453280_0_0, LS_000002153a453280_0_4, LS_000002153a453280_0_8, LS_000002153a453280_0_12;
LS_000002153a453280_1_4 .concat [ 4 4 4 4], LS_000002153a453280_0_16, LS_000002153a453280_0_20, LS_000002153a453280_0_24, LS_000002153a453280_0_28;
L_000002153a453280 .concat [ 16 16 0 0], LS_000002153a453280_1_0, LS_000002153a453280_1_4;
L_000002153a451660 .part L_000002153a44fa40, 0, 1;
LS_000002153a451480_0_0 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_4 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_8 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_12 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_16 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_20 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_24 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_0_28 .concat [ 1 1 1 1], L_000002153a451660, L_000002153a451660, L_000002153a451660, L_000002153a451660;
LS_000002153a451480_1_0 .concat [ 4 4 4 4], LS_000002153a451480_0_0, LS_000002153a451480_0_4, LS_000002153a451480_0_8, LS_000002153a451480_0_12;
LS_000002153a451480_1_4 .concat [ 4 4 4 4], LS_000002153a451480_0_16, LS_000002153a451480_0_20, LS_000002153a451480_0_24, LS_000002153a451480_0_28;
L_000002153a451480 .concat [ 16 16 0 0], LS_000002153a451480_1_0, LS_000002153a451480_1_4;
S_000002153a4163a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002153a416530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a455bc0 .functor AND 32, L_000002153a4529c0, L_000002153a452ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a419260_0 .net "in1", 31 0, L_000002153a4529c0;  1 drivers
v000002153a418fe0_0 .net "in2", 31 0, L_000002153a452ce0;  1 drivers
v000002153a419620_0 .net "out", 31 0, L_000002153a455bc0;  alias, 1 drivers
S_000002153a416080 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002153a416530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a455d80 .functor AND 32, L_000002153a4517a0, L_000002153a452100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a4196c0_0 .net "in1", 31 0, L_000002153a4517a0;  1 drivers
v000002153a419800_0 .net "in2", 31 0, L_000002153a452100;  1 drivers
v000002153a41a160_0 .net "out", 31 0, L_000002153a455d80;  alias, 1 drivers
S_000002153a415ef0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002153a416530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a38cf50 .functor AND 32, L_000002153a4521a0, L_000002153a451c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a419300_0 .net "in1", 31 0, L_000002153a4521a0;  1 drivers
v000002153a419bc0_0 .net "in2", 31 0, L_000002153a451c00;  1 drivers
v000002153a4198a0_0 .net "out", 31 0, L_000002153a38cf50;  alias, 1 drivers
S_000002153a416210 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002153a416530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4ba580 .functor AND 32, L_000002153a453280, L_000002153a451480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a41a480_0 .net "in1", 31 0, L_000002153a453280;  1 drivers
v000002153a41a340_0 .net "in2", 31 0, L_000002153a451480;  1 drivers
v000002153a41a3e0_0 .net "out", 31 0, L_000002153a4ba580;  alias, 1 drivers
S_000002153a415720 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002153a223170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002153a3a6c00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002153a4bb5b0 .functor NOT 1, L_000002153a453640, C4<0>, C4<0>, C4<0>;
L_000002153a4baa50 .functor NOT 1, L_000002153a453320, C4<0>, C4<0>, C4<0>;
L_000002153a4bb690 .functor NOT 1, L_000002153a4533c0, C4<0>, C4<0>, C4<0>;
L_000002153a4baba0 .functor NOT 1, L_000002153a450f80, C4<0>, C4<0>, C4<0>;
L_000002153a4baac0 .functor AND 32, L_000002153a4ba2e0, v000002153a41d160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bae40 .functor AND 32, L_000002153a4ba0b0, L_000002153a4d62c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4ba890 .functor OR 32, L_000002153a4baac0, L_000002153a4bae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a4baf20 .functor AND 32, L_000002153a4bb7e0, v000002153a40e120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bba10 .functor OR 32, L_000002153a4ba890, L_000002153a4baf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a4ba510 .functor AND 32, L_000002153a4ba430, L_000002153a453b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bb000 .functor OR 32, L_000002153a4bba10, L_000002153a4ba510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a418860_0 .net *"_ivl_1", 0 0, L_000002153a453640;  1 drivers
v000002153a416b00_0 .net *"_ivl_13", 0 0, L_000002153a4533c0;  1 drivers
v000002153a416ba0_0 .net *"_ivl_14", 0 0, L_000002153a4bb690;  1 drivers
v000002153a416c40_0 .net *"_ivl_19", 0 0, L_000002153a4526a0;  1 drivers
v000002153a4185e0_0 .net *"_ivl_2", 0 0, L_000002153a4bb5b0;  1 drivers
v000002153a416ec0_0 .net *"_ivl_23", 0 0, L_000002153a451520;  1 drivers
v000002153a417d20_0 .net *"_ivl_27", 0 0, L_000002153a450f80;  1 drivers
v000002153a416f60_0 .net *"_ivl_28", 0 0, L_000002153a4baba0;  1 drivers
v000002153a4182c0_0 .net *"_ivl_33", 0 0, L_000002153a451020;  1 drivers
v000002153a416ce0_0 .net *"_ivl_37", 0 0, L_000002153a451700;  1 drivers
v000002153a417e60_0 .net *"_ivl_40", 31 0, L_000002153a4baac0;  1 drivers
v000002153a416d80_0 .net *"_ivl_42", 31 0, L_000002153a4bae40;  1 drivers
v000002153a417be0_0 .net *"_ivl_44", 31 0, L_000002153a4ba890;  1 drivers
v000002153a417460_0 .net *"_ivl_46", 31 0, L_000002153a4baf20;  1 drivers
v000002153a418180_0 .net *"_ivl_48", 31 0, L_000002153a4bba10;  1 drivers
v000002153a418680_0 .net *"_ivl_50", 31 0, L_000002153a4ba510;  1 drivers
v000002153a4170a0_0 .net *"_ivl_7", 0 0, L_000002153a453320;  1 drivers
v000002153a418720_0 .net *"_ivl_8", 0 0, L_000002153a4baa50;  1 drivers
v000002153a417000_0 .net "ina", 31 0, v000002153a41d160_0;  alias, 1 drivers
v000002153a417960_0 .net "inb", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a418ae0_0 .net "inc", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a417500_0 .net "ind", 31 0, L_000002153a453b40;  alias, 1 drivers
v000002153a418900_0 .net "out", 31 0, L_000002153a4bb000;  alias, 1 drivers
v000002153a4189a0_0 .net "s0", 31 0, L_000002153a4ba2e0;  1 drivers
v000002153a418a40_0 .net "s1", 31 0, L_000002153a4ba0b0;  1 drivers
v000002153a41df20_0 .net "s2", 31 0, L_000002153a4bb7e0;  1 drivers
v000002153a41d5c0_0 .net "s3", 31 0, L_000002153a4ba430;  1 drivers
v000002153a41cd00_0 .net "sel", 1 0, L_000002153a4508a0;  alias, 1 drivers
L_000002153a453640 .part L_000002153a4508a0, 1, 1;
LS_000002153a4524c0_0_0 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_4 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_8 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_12 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_16 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_20 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_24 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_0_28 .concat [ 1 1 1 1], L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0, L_000002153a4bb5b0;
LS_000002153a4524c0_1_0 .concat [ 4 4 4 4], LS_000002153a4524c0_0_0, LS_000002153a4524c0_0_4, LS_000002153a4524c0_0_8, LS_000002153a4524c0_0_12;
LS_000002153a4524c0_1_4 .concat [ 4 4 4 4], LS_000002153a4524c0_0_16, LS_000002153a4524c0_0_20, LS_000002153a4524c0_0_24, LS_000002153a4524c0_0_28;
L_000002153a4524c0 .concat [ 16 16 0 0], LS_000002153a4524c0_1_0, LS_000002153a4524c0_1_4;
L_000002153a453320 .part L_000002153a4508a0, 0, 1;
LS_000002153a452560_0_0 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_4 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_8 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_12 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_16 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_20 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_24 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_0_28 .concat [ 1 1 1 1], L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50, L_000002153a4baa50;
LS_000002153a452560_1_0 .concat [ 4 4 4 4], LS_000002153a452560_0_0, LS_000002153a452560_0_4, LS_000002153a452560_0_8, LS_000002153a452560_0_12;
LS_000002153a452560_1_4 .concat [ 4 4 4 4], LS_000002153a452560_0_16, LS_000002153a452560_0_20, LS_000002153a452560_0_24, LS_000002153a452560_0_28;
L_000002153a452560 .concat [ 16 16 0 0], LS_000002153a452560_1_0, LS_000002153a452560_1_4;
L_000002153a4533c0 .part L_000002153a4508a0, 1, 1;
LS_000002153a452600_0_0 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_4 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_8 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_12 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_16 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_20 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_24 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_0_28 .concat [ 1 1 1 1], L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690, L_000002153a4bb690;
LS_000002153a452600_1_0 .concat [ 4 4 4 4], LS_000002153a452600_0_0, LS_000002153a452600_0_4, LS_000002153a452600_0_8, LS_000002153a452600_0_12;
LS_000002153a452600_1_4 .concat [ 4 4 4 4], LS_000002153a452600_0_16, LS_000002153a452600_0_20, LS_000002153a452600_0_24, LS_000002153a452600_0_28;
L_000002153a452600 .concat [ 16 16 0 0], LS_000002153a452600_1_0, LS_000002153a452600_1_4;
L_000002153a4526a0 .part L_000002153a4508a0, 0, 1;
LS_000002153a452740_0_0 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_4 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_8 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_12 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_16 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_20 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_24 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_0_28 .concat [ 1 1 1 1], L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0, L_000002153a4526a0;
LS_000002153a452740_1_0 .concat [ 4 4 4 4], LS_000002153a452740_0_0, LS_000002153a452740_0_4, LS_000002153a452740_0_8, LS_000002153a452740_0_12;
LS_000002153a452740_1_4 .concat [ 4 4 4 4], LS_000002153a452740_0_16, LS_000002153a452740_0_20, LS_000002153a452740_0_24, LS_000002153a452740_0_28;
L_000002153a452740 .concat [ 16 16 0 0], LS_000002153a452740_1_0, LS_000002153a452740_1_4;
L_000002153a451520 .part L_000002153a4508a0, 1, 1;
LS_000002153a450ee0_0_0 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_4 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_8 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_12 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_16 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_20 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_24 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_0_28 .concat [ 1 1 1 1], L_000002153a451520, L_000002153a451520, L_000002153a451520, L_000002153a451520;
LS_000002153a450ee0_1_0 .concat [ 4 4 4 4], LS_000002153a450ee0_0_0, LS_000002153a450ee0_0_4, LS_000002153a450ee0_0_8, LS_000002153a450ee0_0_12;
LS_000002153a450ee0_1_4 .concat [ 4 4 4 4], LS_000002153a450ee0_0_16, LS_000002153a450ee0_0_20, LS_000002153a450ee0_0_24, LS_000002153a450ee0_0_28;
L_000002153a450ee0 .concat [ 16 16 0 0], LS_000002153a450ee0_1_0, LS_000002153a450ee0_1_4;
L_000002153a450f80 .part L_000002153a4508a0, 0, 1;
LS_000002153a4515c0_0_0 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_4 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_8 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_12 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_16 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_20 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_24 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_0_28 .concat [ 1 1 1 1], L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0, L_000002153a4baba0;
LS_000002153a4515c0_1_0 .concat [ 4 4 4 4], LS_000002153a4515c0_0_0, LS_000002153a4515c0_0_4, LS_000002153a4515c0_0_8, LS_000002153a4515c0_0_12;
LS_000002153a4515c0_1_4 .concat [ 4 4 4 4], LS_000002153a4515c0_0_16, LS_000002153a4515c0_0_20, LS_000002153a4515c0_0_24, LS_000002153a4515c0_0_28;
L_000002153a4515c0 .concat [ 16 16 0 0], LS_000002153a4515c0_1_0, LS_000002153a4515c0_1_4;
L_000002153a451020 .part L_000002153a4508a0, 1, 1;
LS_000002153a451160_0_0 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_4 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_8 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_12 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_16 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_20 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_24 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_0_28 .concat [ 1 1 1 1], L_000002153a451020, L_000002153a451020, L_000002153a451020, L_000002153a451020;
LS_000002153a451160_1_0 .concat [ 4 4 4 4], LS_000002153a451160_0_0, LS_000002153a451160_0_4, LS_000002153a451160_0_8, LS_000002153a451160_0_12;
LS_000002153a451160_1_4 .concat [ 4 4 4 4], LS_000002153a451160_0_16, LS_000002153a451160_0_20, LS_000002153a451160_0_24, LS_000002153a451160_0_28;
L_000002153a451160 .concat [ 16 16 0 0], LS_000002153a451160_1_0, LS_000002153a451160_1_4;
L_000002153a451700 .part L_000002153a4508a0, 0, 1;
LS_000002153a451840_0_0 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_4 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_8 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_12 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_16 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_20 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_24 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_0_28 .concat [ 1 1 1 1], L_000002153a451700, L_000002153a451700, L_000002153a451700, L_000002153a451700;
LS_000002153a451840_1_0 .concat [ 4 4 4 4], LS_000002153a451840_0_0, LS_000002153a451840_0_4, LS_000002153a451840_0_8, LS_000002153a451840_0_12;
LS_000002153a451840_1_4 .concat [ 4 4 4 4], LS_000002153a451840_0_16, LS_000002153a451840_0_20, LS_000002153a451840_0_24, LS_000002153a451840_0_28;
L_000002153a451840 .concat [ 16 16 0 0], LS_000002153a451840_1_0, LS_000002153a451840_1_4;
S_000002153a4158b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002153a415720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4ba2e0 .functor AND 32, L_000002153a4524c0, L_000002153a452560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a4173c0_0 .net "in1", 31 0, L_000002153a4524c0;  1 drivers
v000002153a416740_0 .net "in2", 31 0, L_000002153a452560;  1 drivers
v000002153a416e20_0 .net "out", 31 0, L_000002153a4ba2e0;  alias, 1 drivers
S_000002153a415a40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002153a415720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4ba0b0 .functor AND 32, L_000002153a452600, L_000002153a452740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a416920_0 .net "in1", 31 0, L_000002153a452600;  1 drivers
v000002153a417f00_0 .net "in2", 31 0, L_000002153a452740;  1 drivers
v000002153a418220_0 .net "out", 31 0, L_000002153a4ba0b0;  alias, 1 drivers
S_000002153a415bd0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002153a415720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4bb7e0 .functor AND 32, L_000002153a450ee0, L_000002153a4515c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a417fa0_0 .net "in1", 31 0, L_000002153a450ee0;  1 drivers
v000002153a4180e0_0 .net "in2", 31 0, L_000002153a4515c0;  1 drivers
v000002153a4169c0_0 .net "out", 31 0, L_000002153a4bb7e0;  alias, 1 drivers
S_000002153a41b3c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002153a415720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002153a4ba430 .functor AND 32, L_000002153a451160, L_000002153a451840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002153a417780_0 .net "in1", 31 0, L_000002153a451160;  1 drivers
v000002153a418400_0 .net "in2", 31 0, L_000002153a451840;  1 drivers
v000002153a418540_0 .net "out", 31 0, L_000002153a4ba430;  alias, 1 drivers
S_000002153a41b870 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002153a420710 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a420748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a420780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a4207b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a4207f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a420828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a420860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a420898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a4208d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a420908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a420940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a420978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a4209b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a4209e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a420a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a420a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a420a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a420ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a420b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a420b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a420b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a420ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a420be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a420c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a420c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a41e880_0 .var "EX1_PC", 31 0;
v000002153a41de80_0 .var "EX1_PFC", 31 0;
v000002153a41dde0_0 .var "EX1_forward_to_B", 31 0;
v000002153a41dc00_0 .var "EX1_is_beq", 0 0;
v000002153a41d0c0_0 .var "EX1_is_bne", 0 0;
v000002153a41ec40_0 .var "EX1_is_jal", 0 0;
v000002153a41e380_0 .var "EX1_is_jr", 0 0;
v000002153a41c800_0 .var "EX1_is_oper2_immed", 0 0;
v000002153a41ee20_0 .var "EX1_memread", 0 0;
v000002153a41cda0_0 .var "EX1_memwrite", 0 0;
v000002153a41eec0_0 .var "EX1_opcode", 11 0;
v000002153a41d840_0 .var "EX1_predicted", 0 0;
v000002153a41e420_0 .var "EX1_rd_ind", 4 0;
v000002153a41ce40_0 .var "EX1_rd_indzero", 0 0;
v000002153a41d980_0 .var "EX1_regwrite", 0 0;
v000002153a41d020_0 .var "EX1_rs1", 31 0;
v000002153a41cee0_0 .var "EX1_rs1_ind", 4 0;
v000002153a41d160_0 .var "EX1_rs2", 31 0;
v000002153a41dd40_0 .var "EX1_rs2_ind", 4 0;
v000002153a41d200_0 .net "FLUSH", 0 0, v000002153a4223f0_0;  alias, 1 drivers
v000002153a41dfc0_0 .net "ID_PC", 31 0, v000002153a435e20_0;  alias, 1 drivers
v000002153a41e100_0 .net "ID_PFC_to_EX", 31 0, L_000002153a44e8c0;  alias, 1 drivers
v000002153a41ca80_0 .net "ID_forward_to_B", 31 0, L_000002153a44f900;  alias, 1 drivers
v000002153a41cb20_0 .net "ID_is_beq", 0 0, L_000002153a44f680;  alias, 1 drivers
v000002153a41da20_0 .net "ID_is_bne", 0 0, L_000002153a44f860;  alias, 1 drivers
v000002153a41e1a0_0 .net "ID_is_jal", 0 0, L_000002153a452240;  alias, 1 drivers
v000002153a41ece0_0 .net "ID_is_jr", 0 0, L_000002153a452c40;  alias, 1 drivers
v000002153a41d2a0_0 .net "ID_is_oper2_immed", 0 0, L_000002153a455610;  alias, 1 drivers
v000002153a41e600_0 .net "ID_memread", 0 0, L_000002153a452380;  alias, 1 drivers
v000002153a41e240_0 .net "ID_memwrite", 0 0, L_000002153a451f20;  alias, 1 drivers
v000002153a41e2e0_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
v000002153a41c940_0 .net "ID_predicted", 0 0, v000002153a423070_0;  alias, 1 drivers
v000002153a41c9e0_0 .net "ID_rd_ind", 4 0, v000002153a437540_0;  alias, 1 drivers
v000002153a41e4c0_0 .net "ID_rd_indzero", 0 0, L_000002153a452060;  1 drivers
v000002153a41ea60_0 .net "ID_regwrite", 0 0, L_000002153a452ec0;  alias, 1 drivers
v000002153a41e9c0_0 .net "ID_rs1", 31 0, v000002153a4263b0_0;  alias, 1 drivers
v000002153a41cbc0_0 .net "ID_rs1_ind", 4 0, v000002153a435f60_0;  alias, 1 drivers
v000002153a41eb00_0 .net "ID_rs2", 31 0, v000002153a426630_0;  alias, 1 drivers
v000002153a41c760_0 .net "ID_rs2_ind", 4 0, v000002153a4361e0_0;  alias, 1 drivers
v000002153a41e560_0 .net "clk", 0 0, L_000002153a454b20;  1 drivers
v000002153a41e6a0_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a7280 .event posedge, v000002153a40d7c0_0, v000002153a41e560_0;
S_000002153a41b550 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002153a420c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a420cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a420d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a420d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a420d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a420da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a420de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a420e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a420e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a420e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a420ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a420ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a420f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a420f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a420fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a420fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a421010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a421048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a421080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a4210b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a4210f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a421128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a421160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a421198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a4211d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a41cc60_0 .net "EX1_ALU_OPER1", 31 0, L_000002153a455d10;  alias, 1 drivers
v000002153a41cf80_0 .net "EX1_ALU_OPER2", 31 0, L_000002153a4baeb0;  alias, 1 drivers
v000002153a41d480_0 .net "EX1_PC", 31 0, v000002153a41e880_0;  alias, 1 drivers
v000002153a41d520_0 .net "EX1_PFC_to_IF", 31 0, L_000002153a451ac0;  alias, 1 drivers
v000002153a4205e0_0 .net "EX1_forward_to_B", 31 0, v000002153a41dde0_0;  alias, 1 drivers
v000002153a41f500_0 .net "EX1_is_beq", 0 0, v000002153a41dc00_0;  alias, 1 drivers
v000002153a41fc80_0 .net "EX1_is_bne", 0 0, v000002153a41d0c0_0;  alias, 1 drivers
v000002153a41f640_0 .net "EX1_is_jal", 0 0, v000002153a41ec40_0;  alias, 1 drivers
v000002153a41f960_0 .net "EX1_is_jr", 0 0, v000002153a41e380_0;  alias, 1 drivers
v000002153a41f320_0 .net "EX1_is_oper2_immed", 0 0, v000002153a41c800_0;  alias, 1 drivers
v000002153a41f140_0 .net "EX1_memread", 0 0, v000002153a41ee20_0;  alias, 1 drivers
v000002153a41fa00_0 .net "EX1_memwrite", 0 0, v000002153a41cda0_0;  alias, 1 drivers
v000002153a41ffa0_0 .net "EX1_opcode", 11 0, v000002153a41eec0_0;  alias, 1 drivers
v000002153a41fb40_0 .net "EX1_predicted", 0 0, v000002153a41d840_0;  alias, 1 drivers
v000002153a41f3c0_0 .net "EX1_rd_ind", 4 0, v000002153a41e420_0;  alias, 1 drivers
v000002153a41ff00_0 .net "EX1_rd_indzero", 0 0, v000002153a41ce40_0;  alias, 1 drivers
v000002153a420220_0 .net "EX1_regwrite", 0 0, v000002153a41d980_0;  alias, 1 drivers
v000002153a41f5a0_0 .net "EX1_rs1", 31 0, v000002153a41d020_0;  alias, 1 drivers
v000002153a41fbe0_0 .net "EX1_rs1_ind", 4 0, v000002153a41cee0_0;  alias, 1 drivers
v000002153a41ef60_0 .net "EX1_rs2_ind", 4 0, v000002153a41dd40_0;  alias, 1 drivers
v000002153a41fd20_0 .net "EX1_rs2_out", 31 0, L_000002153a4bb000;  alias, 1 drivers
v000002153a41f6e0_0 .var "EX2_ALU_OPER1", 31 0;
v000002153a41fdc0_0 .var "EX2_ALU_OPER2", 31 0;
v000002153a420040_0 .var "EX2_PC", 31 0;
v000002153a41f780_0 .var "EX2_PFC_to_IF", 31 0;
v000002153a420540_0 .var "EX2_forward_to_B", 31 0;
v000002153a41f820_0 .var "EX2_is_beq", 0 0;
v000002153a420360_0 .var "EX2_is_bne", 0 0;
v000002153a41f8c0_0 .var "EX2_is_jal", 0 0;
v000002153a41f460_0 .var "EX2_is_jr", 0 0;
v000002153a41f000_0 .var "EX2_is_oper2_immed", 0 0;
v000002153a41f0a0_0 .var "EX2_memread", 0 0;
v000002153a420400_0 .var "EX2_memwrite", 0 0;
v000002153a4200e0_0 .var "EX2_opcode", 11 0;
v000002153a41faa0_0 .var "EX2_predicted", 0 0;
v000002153a41fe60_0 .var "EX2_rd_ind", 4 0;
v000002153a41f1e0_0 .var "EX2_rd_indzero", 0 0;
v000002153a420180_0 .var "EX2_regwrite", 0 0;
v000002153a4202c0_0 .var "EX2_rs1", 31 0;
v000002153a4204a0_0 .var "EX2_rs1_ind", 4 0;
v000002153a41f280_0 .var "EX2_rs2_ind", 4 0;
v000002153a422030_0 .var "EX2_rs2_out", 31 0;
v000002153a421270_0 .net "FLUSH", 0 0, v000002153a422d50_0;  alias, 1 drivers
v000002153a422f30_0 .net "clk", 0 0, L_000002153a4ba4a0;  1 drivers
v000002153a421e50_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a6d80 .event posedge, v000002153a40d7c0_0, v000002153a422f30_0;
S_000002153a41abf0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002153a429220 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a429258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a429290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a4292c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a429300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a429338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a429370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a4293a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a4293e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a429418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a429450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a429488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a4294c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a4294f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a429530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a429568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a4295a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a4295d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a429610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a429648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a429680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a4296b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a4296f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a429728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a429760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002153a455760 .functor OR 1, L_000002153a44f680, L_000002153a44f860, C4<0>, C4<0>;
L_000002153a455450 .functor AND 1, L_000002153a455760, L_000002153a455920, C4<1>, C4<1>;
L_000002153a454570 .functor OR 1, L_000002153a44f680, L_000002153a44f860, C4<0>, C4<0>;
L_000002153a454110 .functor AND 1, L_000002153a454570, L_000002153a455920, C4<1>, C4<1>;
L_000002153a454b90 .functor OR 1, L_000002153a44f680, L_000002153a44f860, C4<0>, C4<0>;
L_000002153a454c00 .functor AND 1, L_000002153a454b90, v000002153a423070_0, C4<1>, C4<1>;
v000002153a4287f0_0 .net "EX1_memread", 0 0, v000002153a41ee20_0;  alias, 1 drivers
v000002153a427f30_0 .net "EX1_opcode", 11 0, v000002153a41eec0_0;  alias, 1 drivers
v000002153a426270_0 .net "EX1_rd_ind", 4 0, v000002153a41e420_0;  alias, 1 drivers
v000002153a427710_0 .net "EX1_rd_indzero", 0 0, v000002153a41ce40_0;  alias, 1 drivers
v000002153a428570_0 .net "EX2_memread", 0 0, v000002153a41f0a0_0;  alias, 1 drivers
v000002153a426db0_0 .net "EX2_opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
v000002153a426450_0 .net "EX2_rd_ind", 4 0, v000002153a41fe60_0;  alias, 1 drivers
v000002153a426810_0 .net "EX2_rd_indzero", 0 0, v000002153a41f1e0_0;  alias, 1 drivers
v000002153a427fd0_0 .net "ID_EX1_flush", 0 0, v000002153a4223f0_0;  alias, 1 drivers
v000002153a426bd0_0 .net "ID_EX2_flush", 0 0, v000002153a422d50_0;  alias, 1 drivers
v000002153a4281b0_0 .net "ID_is_beq", 0 0, L_000002153a44f680;  alias, 1 drivers
v000002153a4282f0_0 .net "ID_is_bne", 0 0, L_000002153a44f860;  alias, 1 drivers
v000002153a426b30_0 .net "ID_is_j", 0 0, L_000002153a452ba0;  alias, 1 drivers
v000002153a4284d0_0 .net "ID_is_jal", 0 0, L_000002153a452240;  alias, 1 drivers
v000002153a427170_0 .net "ID_is_jr", 0 0, L_000002153a452c40;  alias, 1 drivers
v000002153a426950_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
v000002153a428930_0 .net "ID_rs1_ind", 4 0, v000002153a435f60_0;  alias, 1 drivers
v000002153a4270d0_0 .net "ID_rs2_ind", 4 0, v000002153a4361e0_0;  alias, 1 drivers
v000002153a428070_0 .net "IF_ID_flush", 0 0, v000002153a424830_0;  alias, 1 drivers
v000002153a427d50_0 .net "IF_ID_write", 0 0, v000002153a423cf0_0;  alias, 1 drivers
v000002153a4264f0_0 .net "PC_src", 2 0, L_000002153a4503a0;  alias, 1 drivers
v000002153a426c70_0 .net "PFC_to_EX", 31 0, L_000002153a44e8c0;  alias, 1 drivers
v000002153a4269f0_0 .net "PFC_to_IF", 31 0, L_000002153a450080;  alias, 1 drivers
v000002153a427210_0 .net "WB_rd_ind", 4 0, v000002153a438d00_0;  alias, 1 drivers
v000002153a428390_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  alias, 1 drivers
v000002153a426a90_0 .net *"_ivl_11", 0 0, L_000002153a454110;  1 drivers
v000002153a426d10_0 .net *"_ivl_13", 9 0, L_000002153a450da0;  1 drivers
v000002153a426e50_0 .net *"_ivl_15", 9 0, L_000002153a44ffe0;  1 drivers
v000002153a428610_0 .net *"_ivl_16", 9 0, L_000002153a44f7c0;  1 drivers
v000002153a426ef0_0 .net *"_ivl_19", 9 0, L_000002153a44ebe0;  1 drivers
v000002153a4286b0_0 .net *"_ivl_20", 9 0, L_000002153a4504e0;  1 drivers
v000002153a427cb0_0 .net *"_ivl_25", 0 0, L_000002153a454b90;  1 drivers
v000002153a428750_0 .net *"_ivl_27", 0 0, L_000002153a454c00;  1 drivers
v000002153a426f90_0 .net *"_ivl_29", 9 0, L_000002153a44f0e0;  1 drivers
v000002153a428890_0 .net *"_ivl_3", 0 0, L_000002153a455760;  1 drivers
L_000002153a4701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002153a427670_0 .net/2u *"_ivl_30", 9 0, L_000002153a4701f0;  1 drivers
v000002153a4273f0_0 .net *"_ivl_32", 9 0, L_000002153a450c60;  1 drivers
v000002153a426310_0 .net *"_ivl_35", 9 0, L_000002153a450d00;  1 drivers
v000002153a428110_0 .net *"_ivl_37", 9 0, L_000002153a44ea00;  1 drivers
v000002153a426590_0 .net *"_ivl_38", 9 0, L_000002153a450260;  1 drivers
v000002153a427030_0 .net *"_ivl_40", 9 0, L_000002153a44ef00;  1 drivers
L_000002153a470238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a4272b0_0 .net/2s *"_ivl_45", 21 0, L_000002153a470238;  1 drivers
L_000002153a470280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a4275d0_0 .net/2s *"_ivl_50", 21 0, L_000002153a470280;  1 drivers
v000002153a427350_0 .net *"_ivl_9", 0 0, L_000002153a454570;  1 drivers
v000002153a427490_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a427530_0 .net "forward_to_B", 31 0, L_000002153a44f900;  alias, 1 drivers
v000002153a4278f0_0 .net "imm", 31 0, v000002153a425550_0;  1 drivers
v000002153a427990_0 .net "inst", 31 0, v000002153a428e30_0;  alias, 1 drivers
v000002153a427a30_0 .net "is_branch_and_taken", 0 0, L_000002153a455450;  alias, 1 drivers
v000002153a427b70_0 .net "is_oper2_immed", 0 0, L_000002153a455610;  alias, 1 drivers
v000002153a427c10_0 .net "mem_read", 0 0, L_000002153a452380;  alias, 1 drivers
v000002153a428c50_0 .net "mem_write", 0 0, L_000002153a451f20;  alias, 1 drivers
v000002153a428cf0_0 .net "pc", 31 0, v000002153a435e20_0;  alias, 1 drivers
v000002153a429150_0 .net "pc_write", 0 0, v000002153a4240b0_0;  alias, 1 drivers
v000002153a428a70_0 .net "predicted", 0 0, L_000002153a455920;  1 drivers
v000002153a4290b0_0 .net "predicted_to_EX", 0 0, v000002153a423070_0;  alias, 1 drivers
v000002153a428d90_0 .net "reg_write", 0 0, L_000002153a452ec0;  alias, 1 drivers
v000002153a428b10_0 .net "reg_write_from_wb", 0 0, v000002153a438da0_0;  alias, 1 drivers
v000002153a428ed0_0 .net "rs1", 31 0, v000002153a4263b0_0;  alias, 1 drivers
v000002153a428bb0_0 .net "rs2", 31 0, v000002153a426630_0;  alias, 1 drivers
v000002153a428f70_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
v000002153a429010_0 .net "wr_reg_data", 31 0, L_000002153a4d62c0;  alias, 1 drivers
L_000002153a44f900 .functor MUXZ 32, v000002153a426630_0, v000002153a425550_0, L_000002153a455610, C4<>;
L_000002153a450da0 .part v000002153a435e20_0, 0, 10;
L_000002153a44ffe0 .part v000002153a428e30_0, 0, 10;
L_000002153a44f7c0 .arith/sum 10, L_000002153a450da0, L_000002153a44ffe0;
L_000002153a44ebe0 .part v000002153a428e30_0, 0, 10;
L_000002153a4504e0 .functor MUXZ 10, L_000002153a44ebe0, L_000002153a44f7c0, L_000002153a454110, C4<>;
L_000002153a44f0e0 .part v000002153a435e20_0, 0, 10;
L_000002153a450c60 .arith/sum 10, L_000002153a44f0e0, L_000002153a4701f0;
L_000002153a450d00 .part v000002153a435e20_0, 0, 10;
L_000002153a44ea00 .part v000002153a428e30_0, 0, 10;
L_000002153a450260 .arith/sum 10, L_000002153a450d00, L_000002153a44ea00;
L_000002153a44ef00 .functor MUXZ 10, L_000002153a450260, L_000002153a450c60, L_000002153a454c00, C4<>;
L_000002153a450080 .concat8 [ 10 22 0 0], L_000002153a4504e0, L_000002153a470238;
L_000002153a44e8c0 .concat8 [ 10 22 0 0], L_000002153a44ef00, L_000002153a470280;
S_000002153a41c4f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002153a41abf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002153a4297a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a4297d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a429810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a429848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a429880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a4298b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a4298f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a429928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a429960 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a429998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a4299d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a429a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a429a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a429a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a429ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a429ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a429b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a429b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a429b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a429bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a429c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a429c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a429c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a429ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a429ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002153a4553e0 .functor OR 1, L_000002153a455920, L_000002153a450300, C4<0>, C4<0>;
L_000002153a453ee0 .functor OR 1, L_000002153a4553e0, L_000002153a450760, C4<0>, C4<0>;
v000002153a423610_0 .net "EX1_opcode", 11 0, v000002153a41eec0_0;  alias, 1 drivers
v000002153a4220d0_0 .net "EX2_opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
v000002153a422b70_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
v000002153a4225d0_0 .net "PC_src", 2 0, L_000002153a4503a0;  alias, 1 drivers
v000002153a4234d0_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  alias, 1 drivers
L_000002153a4703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002153a422c10_0 .net/2u *"_ivl_0", 2 0, L_000002153a4703e8;  1 drivers
v000002153a421c70_0 .net *"_ivl_10", 0 0, L_000002153a450e40;  1 drivers
L_000002153a470508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002153a4232f0_0 .net/2u *"_ivl_12", 2 0, L_000002153a470508;  1 drivers
L_000002153a470550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002153a423110_0 .net/2u *"_ivl_14", 11 0, L_000002153a470550;  1 drivers
v000002153a421950_0 .net *"_ivl_16", 0 0, L_000002153a450300;  1 drivers
v000002153a4216d0_0 .net *"_ivl_19", 0 0, L_000002153a4553e0;  1 drivers
L_000002153a470430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002153a422670_0 .net/2u *"_ivl_2", 11 0, L_000002153a470430;  1 drivers
L_000002153a470598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002153a422170_0 .net/2u *"_ivl_20", 11 0, L_000002153a470598;  1 drivers
v000002153a4231b0_0 .net *"_ivl_22", 0 0, L_000002153a450760;  1 drivers
v000002153a421450_0 .net *"_ivl_25", 0 0, L_000002153a453ee0;  1 drivers
L_000002153a4705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002153a422cb0_0 .net/2u *"_ivl_26", 2 0, L_000002153a4705e0;  1 drivers
L_000002153a470628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002153a421b30_0 .net/2u *"_ivl_28", 2 0, L_000002153a470628;  1 drivers
v000002153a423250_0 .net *"_ivl_30", 2 0, L_000002153a450620;  1 drivers
v000002153a421810_0 .net *"_ivl_32", 2 0, L_000002153a44f180;  1 drivers
v000002153a4228f0_0 .net *"_ivl_34", 2 0, L_000002153a44f220;  1 drivers
v000002153a421db0_0 .net *"_ivl_4", 0 0, L_000002153a44f9a0;  1 drivers
L_000002153a470478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002153a421a90_0 .net/2u *"_ivl_6", 2 0, L_000002153a470478;  1 drivers
L_000002153a4704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002153a421bd0_0 .net/2u *"_ivl_8", 11 0, L_000002153a4704c0;  1 drivers
v000002153a421d10_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a422a30_0 .net "predicted", 0 0, L_000002153a455920;  alias, 1 drivers
v000002153a423750_0 .net "predicted_to_EX", 0 0, v000002153a423070_0;  alias, 1 drivers
v000002153a423570_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
v000002153a421ef0_0 .net "state", 1 0, v000002153a422850_0;  1 drivers
L_000002153a44f9a0 .cmp/eq 12, v000002153a438080_0, L_000002153a470430;
L_000002153a450e40 .cmp/eq 12, v000002153a41eec0_0, L_000002153a4704c0;
L_000002153a450300 .cmp/eq 12, v000002153a438080_0, L_000002153a470550;
L_000002153a450760 .cmp/eq 12, v000002153a438080_0, L_000002153a470598;
L_000002153a450620 .functor MUXZ 3, L_000002153a470628, L_000002153a4705e0, L_000002153a453ee0, C4<>;
L_000002153a44f180 .functor MUXZ 3, L_000002153a450620, L_000002153a470508, L_000002153a450e40, C4<>;
L_000002153a44f220 .functor MUXZ 3, L_000002153a44f180, L_000002153a470478, L_000002153a44f9a0, C4<>;
L_000002153a4503a0 .functor MUXZ 3, L_000002153a44f220, L_000002153a4703e8, L_000002153a4bbc40, C4<>;
S_000002153a41ba00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002153a41c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002153a429d20 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a429d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a429d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a429dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a429e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a429e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a429e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a429ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a429ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a429f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a429f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a429f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a429fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a429ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a42a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a42a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a42a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a42a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a42a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a42a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a42a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a42a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a42a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a42a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a42a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002153a454960 .functor OR 1, L_000002153a450a80, L_000002153a4501c0, C4<0>, C4<0>;
L_000002153a455840 .functor OR 1, L_000002153a44f5e0, L_000002153a44ec80, C4<0>, C4<0>;
L_000002153a4545e0 .functor AND 1, L_000002153a454960, L_000002153a455840, C4<1>, C4<1>;
L_000002153a4558b0 .functor NOT 1, L_000002153a4545e0, C4<0>, C4<0>, C4<0>;
L_000002153a454490 .functor OR 1, v000002153a44dce0_0, L_000002153a4558b0, C4<0>, C4<0>;
L_000002153a455920 .functor NOT 1, L_000002153a454490, C4<0>, C4<0>, C4<0>;
v000002153a423390_0 .net "EX_opcode", 11 0, v000002153a4200e0_0;  alias, 1 drivers
v000002153a4214f0_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
v000002153a421310_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  alias, 1 drivers
L_000002153a4702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002153a422490_0 .net/2u *"_ivl_0", 11 0, L_000002153a4702c8;  1 drivers
L_000002153a470358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002153a4218b0_0 .net/2u *"_ivl_10", 1 0, L_000002153a470358;  1 drivers
v000002153a422530_0 .net *"_ivl_12", 0 0, L_000002153a44f5e0;  1 drivers
L_000002153a4703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002153a422e90_0 .net/2u *"_ivl_14", 1 0, L_000002153a4703a0;  1 drivers
v000002153a4227b0_0 .net *"_ivl_16", 0 0, L_000002153a44ec80;  1 drivers
v000002153a4219f0_0 .net *"_ivl_19", 0 0, L_000002153a455840;  1 drivers
v000002153a422df0_0 .net *"_ivl_2", 0 0, L_000002153a450a80;  1 drivers
v000002153a423430_0 .net *"_ivl_21", 0 0, L_000002153a4545e0;  1 drivers
v000002153a421590_0 .net *"_ivl_22", 0 0, L_000002153a4558b0;  1 drivers
v000002153a422fd0_0 .net *"_ivl_25", 0 0, L_000002153a454490;  1 drivers
L_000002153a470310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002153a4239d0_0 .net/2u *"_ivl_4", 11 0, L_000002153a470310;  1 drivers
v000002153a422710_0 .net *"_ivl_6", 0 0, L_000002153a4501c0;  1 drivers
v000002153a422990_0 .net *"_ivl_9", 0 0, L_000002153a454960;  1 drivers
v000002153a4213b0_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a421770_0 .net "predicted", 0 0, L_000002153a455920;  alias, 1 drivers
v000002153a423070_0 .var "predicted_to_EX", 0 0;
v000002153a421630_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
v000002153a422850_0 .var "state", 1 0;
E_000002153a3a6f00 .event posedge, v000002153a4213b0_0, v000002153a40d7c0_0;
L_000002153a450a80 .cmp/eq 12, v000002153a438080_0, L_000002153a4702c8;
L_000002153a4501c0 .cmp/eq 12, v000002153a438080_0, L_000002153a470310;
L_000002153a44f5e0 .cmp/eq 2, v000002153a422850_0, L_000002153a470358;
L_000002153a44ec80 .cmp/eq 2, v000002153a422850_0, L_000002153a4703a0;
S_000002153a41bd20 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002153a41abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002153a42c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a42c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a42c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a42c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a42c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a42c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a42c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a42c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a42c470 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a42c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a42c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a42c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a42c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a42c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a42c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a42c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a42c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a42c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a42c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a42c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a42c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a42c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a42c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a42c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a42c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a4236b0_0 .net "EX1_memread", 0 0, v000002153a41ee20_0;  alias, 1 drivers
v000002153a421f90_0 .net "EX1_rd_ind", 4 0, v000002153a41e420_0;  alias, 1 drivers
v000002153a422210_0 .net "EX1_rd_indzero", 0 0, v000002153a41ce40_0;  alias, 1 drivers
v000002153a422ad0_0 .net "EX2_memread", 0 0, v000002153a41f0a0_0;  alias, 1 drivers
v000002153a4222b0_0 .net "EX2_rd_ind", 4 0, v000002153a41fe60_0;  alias, 1 drivers
v000002153a4237f0_0 .net "EX2_rd_indzero", 0 0, v000002153a41f1e0_0;  alias, 1 drivers
v000002153a4223f0_0 .var "ID_EX1_flush", 0 0;
v000002153a422d50_0 .var "ID_EX2_flush", 0 0;
v000002153a423890_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
v000002153a423930_0 .net "ID_rs1_ind", 4 0, v000002153a435f60_0;  alias, 1 drivers
v000002153a4259b0_0 .net "ID_rs2_ind", 4 0, v000002153a4361e0_0;  alias, 1 drivers
v000002153a423cf0_0 .var "IF_ID_Write", 0 0;
v000002153a424830_0 .var "IF_ID_flush", 0 0;
v000002153a4240b0_0 .var "PC_Write", 0 0;
v000002153a424a10_0 .net "Wrong_prediction", 0 0, L_000002153a4bbc40;  alias, 1 drivers
E_000002153a3a7480/0 .event anyedge, v000002153a414750_0, v000002153a41ee20_0, v000002153a41ce40_0, v000002153a41cbc0_0;
E_000002153a3a7480/1 .event anyedge, v000002153a41e420_0, v000002153a41c760_0, v000002153a31d420_0, v000002153a41f1e0_0;
E_000002153a3a7480/2 .event anyedge, v000002153a40e1c0_0, v000002153a41e2e0_0;
E_000002153a3a7480 .event/or E_000002153a3a7480/0, E_000002153a3a7480/1, E_000002153a3a7480/2;
S_000002153a41ad80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002153a41abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002153a42c830 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a42c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a42c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a42c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a42c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a42c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a42c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a42c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a42c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a42ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a42ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a42ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a42cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a42cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a42cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a42cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a42cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a42cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a42cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a42cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a42cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a42ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a42cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a42cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a42cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002153a454650 .functor OR 1, L_000002153a44e6e0, L_000002153a44e780, C4<0>, C4<0>;
L_000002153a455060 .functor OR 1, L_000002153a454650, L_000002153a450440, C4<0>, C4<0>;
L_000002153a454ab0 .functor OR 1, L_000002153a455060, L_000002153a4506c0, C4<0>, C4<0>;
L_000002153a455990 .functor OR 1, L_000002153a454ab0, L_000002153a44f2c0, C4<0>, C4<0>;
L_000002153a4541f0 .functor OR 1, L_000002153a455990, L_000002153a450800, C4<0>, C4<0>;
L_000002153a454260 .functor OR 1, L_000002153a4541f0, L_000002153a44f360, C4<0>, C4<0>;
L_000002153a4550d0 .functor OR 1, L_000002153a454260, L_000002153a44f400, C4<0>, C4<0>;
L_000002153a455610 .functor OR 1, L_000002153a4550d0, L_000002153a44f4a0, C4<0>, C4<0>;
L_000002153a454f80 .functor OR 1, L_000002153a452920, L_000002153a453460, C4<0>, C4<0>;
L_000002153a4542d0 .functor OR 1, L_000002153a454f80, L_000002153a451a20, C4<0>, C4<0>;
L_000002153a454c70 .functor OR 1, L_000002153a4542d0, L_000002153a453500, C4<0>, C4<0>;
L_000002153a4554c0 .functor OR 1, L_000002153a454c70, L_000002153a451200, C4<0>, C4<0>;
v000002153a4261d0_0 .net "ID_opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
L_000002153a470670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002153a426130_0 .net/2u *"_ivl_0", 11 0, L_000002153a470670;  1 drivers
L_000002153a470700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002153a424f10_0 .net/2u *"_ivl_10", 11 0, L_000002153a470700;  1 drivers
L_000002153a470bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002153a424150_0 .net/2u *"_ivl_102", 11 0, L_000002153a470bc8;  1 drivers
L_000002153a470c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002153a423bb0_0 .net/2u *"_ivl_106", 11 0, L_000002153a470c10;  1 drivers
v000002153a424970_0 .net *"_ivl_12", 0 0, L_000002153a450440;  1 drivers
v000002153a424fb0_0 .net *"_ivl_15", 0 0, L_000002153a455060;  1 drivers
L_000002153a470748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002153a4241f0_0 .net/2u *"_ivl_16", 11 0, L_000002153a470748;  1 drivers
v000002153a4254b0_0 .net *"_ivl_18", 0 0, L_000002153a4506c0;  1 drivers
v000002153a424330_0 .net *"_ivl_2", 0 0, L_000002153a44e6e0;  1 drivers
v000002153a425ff0_0 .net *"_ivl_21", 0 0, L_000002153a454ab0;  1 drivers
L_000002153a470790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002153a4255f0_0 .net/2u *"_ivl_22", 11 0, L_000002153a470790;  1 drivers
v000002153a423a70_0 .net *"_ivl_24", 0 0, L_000002153a44f2c0;  1 drivers
v000002153a425370_0 .net *"_ivl_27", 0 0, L_000002153a455990;  1 drivers
L_000002153a4707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002153a425d70_0 .net/2u *"_ivl_28", 11 0, L_000002153a4707d8;  1 drivers
v000002153a423c50_0 .net *"_ivl_30", 0 0, L_000002153a450800;  1 drivers
v000002153a4250f0_0 .net *"_ivl_33", 0 0, L_000002153a4541f0;  1 drivers
L_000002153a470820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a425690_0 .net/2u *"_ivl_34", 11 0, L_000002153a470820;  1 drivers
v000002153a4243d0_0 .net *"_ivl_36", 0 0, L_000002153a44f360;  1 drivers
v000002153a425a50_0 .net *"_ivl_39", 0 0, L_000002153a454260;  1 drivers
L_000002153a4706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002153a425af0_0 .net/2u *"_ivl_4", 11 0, L_000002153a4706b8;  1 drivers
L_000002153a470868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002153a423b10_0 .net/2u *"_ivl_40", 11 0, L_000002153a470868;  1 drivers
v000002153a424ab0_0 .net *"_ivl_42", 0 0, L_000002153a44f400;  1 drivers
v000002153a424290_0 .net *"_ivl_45", 0 0, L_000002153a4550d0;  1 drivers
L_000002153a4708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002153a423d90_0 .net/2u *"_ivl_46", 11 0, L_000002153a4708b0;  1 drivers
v000002153a4248d0_0 .net *"_ivl_48", 0 0, L_000002153a44f4a0;  1 drivers
L_000002153a4708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002153a425730_0 .net/2u *"_ivl_52", 11 0, L_000002153a4708f8;  1 drivers
L_000002153a470940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002153a424470_0 .net/2u *"_ivl_56", 11 0, L_000002153a470940;  1 drivers
v000002153a424b50_0 .net *"_ivl_6", 0 0, L_000002153a44e780;  1 drivers
L_000002153a470988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002153a425cd0_0 .net/2u *"_ivl_60", 11 0, L_000002153a470988;  1 drivers
L_000002153a4709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002153a425410_0 .net/2u *"_ivl_64", 11 0, L_000002153a4709d0;  1 drivers
L_000002153a470a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002153a424510_0 .net/2u *"_ivl_68", 11 0, L_000002153a470a18;  1 drivers
L_000002153a470a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002153a425050_0 .net/2u *"_ivl_72", 11 0, L_000002153a470a60;  1 drivers
v000002153a4245b0_0 .net *"_ivl_74", 0 0, L_000002153a452920;  1 drivers
L_000002153a470aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002153a424bf0_0 .net/2u *"_ivl_76", 11 0, L_000002153a470aa8;  1 drivers
v000002153a423e30_0 .net *"_ivl_78", 0 0, L_000002153a453460;  1 drivers
v000002153a4257d0_0 .net *"_ivl_81", 0 0, L_000002153a454f80;  1 drivers
L_000002153a470af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002153a424650_0 .net/2u *"_ivl_82", 11 0, L_000002153a470af0;  1 drivers
v000002153a425e10_0 .net *"_ivl_84", 0 0, L_000002153a451a20;  1 drivers
v000002153a424c90_0 .net *"_ivl_87", 0 0, L_000002153a4542d0;  1 drivers
L_000002153a470b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002153a424d30_0 .net/2u *"_ivl_88", 11 0, L_000002153a470b38;  1 drivers
v000002153a4246f0_0 .net *"_ivl_9", 0 0, L_000002153a454650;  1 drivers
v000002153a425910_0 .net *"_ivl_90", 0 0, L_000002153a453500;  1 drivers
v000002153a424dd0_0 .net *"_ivl_93", 0 0, L_000002153a454c70;  1 drivers
L_000002153a470b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002153a424e70_0 .net/2u *"_ivl_94", 11 0, L_000002153a470b80;  1 drivers
v000002153a423ed0_0 .net *"_ivl_96", 0 0, L_000002153a451200;  1 drivers
v000002153a423f70_0 .net *"_ivl_99", 0 0, L_000002153a4554c0;  1 drivers
v000002153a425b90_0 .net "is_beq", 0 0, L_000002153a44f680;  alias, 1 drivers
v000002153a426090_0 .net "is_bne", 0 0, L_000002153a44f860;  alias, 1 drivers
v000002153a424010_0 .net "is_j", 0 0, L_000002153a452ba0;  alias, 1 drivers
v000002153a424790_0 .net "is_jal", 0 0, L_000002153a452240;  alias, 1 drivers
v000002153a425190_0 .net "is_jr", 0 0, L_000002153a452c40;  alias, 1 drivers
v000002153a425f50_0 .net "is_oper2_immed", 0 0, L_000002153a455610;  alias, 1 drivers
v000002153a425230_0 .net "memread", 0 0, L_000002153a452380;  alias, 1 drivers
v000002153a425c30_0 .net "memwrite", 0 0, L_000002153a451f20;  alias, 1 drivers
v000002153a4252d0_0 .net "regwrite", 0 0, L_000002153a452ec0;  alias, 1 drivers
L_000002153a44e6e0 .cmp/eq 12, v000002153a438080_0, L_000002153a470670;
L_000002153a44e780 .cmp/eq 12, v000002153a438080_0, L_000002153a4706b8;
L_000002153a450440 .cmp/eq 12, v000002153a438080_0, L_000002153a470700;
L_000002153a4506c0 .cmp/eq 12, v000002153a438080_0, L_000002153a470748;
L_000002153a44f2c0 .cmp/eq 12, v000002153a438080_0, L_000002153a470790;
L_000002153a450800 .cmp/eq 12, v000002153a438080_0, L_000002153a4707d8;
L_000002153a44f360 .cmp/eq 12, v000002153a438080_0, L_000002153a470820;
L_000002153a44f400 .cmp/eq 12, v000002153a438080_0, L_000002153a470868;
L_000002153a44f4a0 .cmp/eq 12, v000002153a438080_0, L_000002153a4708b0;
L_000002153a44f680 .cmp/eq 12, v000002153a438080_0, L_000002153a4708f8;
L_000002153a44f860 .cmp/eq 12, v000002153a438080_0, L_000002153a470940;
L_000002153a452c40 .cmp/eq 12, v000002153a438080_0, L_000002153a470988;
L_000002153a452240 .cmp/eq 12, v000002153a438080_0, L_000002153a4709d0;
L_000002153a452ba0 .cmp/eq 12, v000002153a438080_0, L_000002153a470a18;
L_000002153a452920 .cmp/eq 12, v000002153a438080_0, L_000002153a470a60;
L_000002153a453460 .cmp/eq 12, v000002153a438080_0, L_000002153a470aa8;
L_000002153a451a20 .cmp/eq 12, v000002153a438080_0, L_000002153a470af0;
L_000002153a453500 .cmp/eq 12, v000002153a438080_0, L_000002153a470b38;
L_000002153a451200 .cmp/eq 12, v000002153a438080_0, L_000002153a470b80;
L_000002153a452ec0 .reduce/nor L_000002153a4554c0;
L_000002153a452380 .cmp/eq 12, v000002153a438080_0, L_000002153a470bc8;
L_000002153a451f20 .cmp/eq 12, v000002153a438080_0, L_000002153a470c10;
S_000002153a41b6e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002153a41abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002153a434dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a434df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a434e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a434e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a434ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a434ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a434f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a434f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a434f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a434fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a434ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a435028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a435060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a435098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a4350d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a435108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a435140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a435178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a4351b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a4351e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a435220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a435258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a435290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a4352c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a435300 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a425550_0 .var "Immed", 31 0;
v000002153a425870_0 .net "Inst", 31 0, v000002153a428e30_0;  alias, 1 drivers
v000002153a425eb0_0 .net "opcode", 11 0, v000002153a438080_0;  alias, 1 drivers
E_000002153a3a7240 .event anyedge, v000002153a41e2e0_0, v000002153a425870_0;
S_000002153a41af10 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002153a41abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002153a4263b0_0 .var "Read_data1", 31 0;
v000002153a426630_0 .var "Read_data2", 31 0;
v000002153a427ad0_0 .net "Read_reg1", 4 0, v000002153a435f60_0;  alias, 1 drivers
v000002153a4289d0_0 .net "Read_reg2", 4 0, v000002153a4361e0_0;  alias, 1 drivers
v000002153a426770_0 .net "Write_data", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a428430_0 .net "Write_en", 0 0, v000002153a438da0_0;  alias, 1 drivers
v000002153a428250_0 .net "Write_reg", 4 0, v000002153a438d00_0;  alias, 1 drivers
v000002153a4268b0_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a4266d0_0 .var/i "i", 31 0;
v000002153a427e90 .array "reg_file", 0 31, 31 0;
v000002153a427850_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a72c0 .event posedge, v000002153a4213b0_0;
S_000002153a41bb90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002153a41af10;
 .timescale 0 0;
v000002153a427df0_0 .var/i "i", 31 0;
S_000002153a41beb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002153a435340 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a435378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a4353b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a4353e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a435420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a435458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a435490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a4354c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a435500 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a435538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a435570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a4355a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a4355e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a435618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a435650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a435688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a4356c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a4356f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a435730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a435768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a4357a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a4357d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a435810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a435848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a435880 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a428e30_0 .var "ID_INST", 31 0;
v000002153a435e20_0 .var "ID_PC", 31 0;
v000002153a438080_0 .var "ID_opcode", 11 0;
v000002153a437540_0 .var "ID_rd_ind", 4 0;
v000002153a435f60_0 .var "ID_rs1_ind", 4 0;
v000002153a4361e0_0 .var "ID_rs2_ind", 4 0;
v000002153a435ec0_0 .net "IF_FLUSH", 0 0, v000002153a424830_0;  alias, 1 drivers
v000002153a436780_0 .net "IF_INST", 31 0, L_000002153a4557d0;  alias, 1 drivers
v000002153a436000_0 .net "IF_PC", 31 0, v000002153a436140_0;  alias, 1 drivers
v000002153a4375e0_0 .net "clk", 0 0, L_000002153a454340;  1 drivers
v000002153a437f40_0 .net "if_id_Write", 0 0, v000002153a423cf0_0;  alias, 1 drivers
v000002153a436320_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a7300 .event posedge, v000002153a40d7c0_0, v000002153a4375e0_0;
S_000002153a41c1d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002153a438760_0 .net "EX1_PFC", 31 0, L_000002153a451ac0;  alias, 1 drivers
v000002153a438300_0 .net "EX2_PFC", 31 0, v000002153a41f780_0;  alias, 1 drivers
v000002153a439020_0 .net "ID_PFC", 31 0, L_000002153a450080;  alias, 1 drivers
v000002153a4389e0_0 .net "PC_src", 2 0, L_000002153a4503a0;  alias, 1 drivers
v000002153a438ee0_0 .net "PC_write", 0 0, v000002153a4240b0_0;  alias, 1 drivers
L_000002153a470088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002153a438800_0 .net/2u *"_ivl_0", 31 0, L_000002153a470088;  1 drivers
v000002153a439200_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a43a7e0_0 .net "inst", 31 0, L_000002153a4557d0;  alias, 1 drivers
v000002153a439e80_0 .net "inst_mem_in", 31 0, v000002153a436140_0;  alias, 1 drivers
v000002153a439a20_0 .net "pc_reg_in", 31 0, L_000002153a455140;  1 drivers
v000002153a439840_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
L_000002153a44ff40 .arith/sum 32, v000002153a436140_0, L_000002153a470088;
S_000002153a41a740 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002153a41c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002153a4557d0 .functor BUFZ 32, L_000002153a44e960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a436aa0_0 .net "Data_Out", 31 0, L_000002153a4557d0;  alias, 1 drivers
v000002153a436960 .array "InstMem", 0 1023, 31 0;
v000002153a437fe0_0 .net *"_ivl_0", 31 0, L_000002153a44e960;  1 drivers
v000002153a435920_0 .net *"_ivl_3", 9 0, L_000002153a450940;  1 drivers
v000002153a435a60_0 .net *"_ivl_4", 11 0, L_000002153a44f540;  1 drivers
L_000002153a4701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002153a436c80_0 .net *"_ivl_7", 1 0, L_000002153a4701a8;  1 drivers
v000002153a4360a0_0 .net "addr", 31 0, v000002153a436140_0;  alias, 1 drivers
v000002153a437720_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a437860_0 .var/i "i", 31 0;
L_000002153a44e960 .array/port v000002153a436960, L_000002153a44f540;
L_000002153a450940 .part v000002153a436140_0, 0, 10;
L_000002153a44f540 .concat [ 10 2 0 0], L_000002153a450940, L_000002153a4701a8;
S_000002153a41c040 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002153a41c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002153a3a7e00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002153a437e00_0 .net "DataIn", 31 0, L_000002153a455140;  alias, 1 drivers
v000002153a436140_0 .var "DataOut", 31 0;
v000002153a437c20_0 .net "PC_Write", 0 0, v000002153a4240b0_0;  alias, 1 drivers
v000002153a436fa0_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a435ba0_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
S_000002153a41c360 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002153a41c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002153a3a77c0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002153a38d2d0 .functor NOT 1, L_000002153a44fcc0, C4<0>, C4<0>, C4<0>;
L_000002153a38d340 .functor NOT 1, L_000002153a450580, C4<0>, C4<0>, C4<0>;
L_000002153a38d3b0 .functor AND 1, L_000002153a38d2d0, L_000002153a38d340, C4<1>, C4<1>;
L_000002153a32be50 .functor NOT 1, L_000002153a44eaa0, C4<0>, C4<0>, C4<0>;
L_000002153a32b8a0 .functor AND 1, L_000002153a38d3b0, L_000002153a32be50, C4<1>, C4<1>;
L_000002153a32c0f0 .functor AND 32, L_000002153a450120, L_000002153a44ff40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a32b670 .functor NOT 1, L_000002153a44f040, C4<0>, C4<0>, C4<0>;
L_000002153a453f50 .functor NOT 1, L_000002153a44fd60, C4<0>, C4<0>, C4<0>;
L_000002153a454730 .functor AND 1, L_000002153a32b670, L_000002153a453f50, C4<1>, C4<1>;
L_000002153a454dc0 .functor AND 1, L_000002153a454730, L_000002153a450b20, C4<1>, C4<1>;
L_000002153a455300 .functor AND 32, L_000002153a44fea0, L_000002153a450080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a454ff0 .functor OR 32, L_000002153a32c0f0, L_000002153a455300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a453fc0 .functor NOT 1, L_000002153a44ed20, C4<0>, C4<0>, C4<0>;
L_000002153a454180 .functor AND 1, L_000002153a453fc0, L_000002153a4509e0, C4<1>, C4<1>;
L_000002153a4548f0 .functor NOT 1, L_000002153a44ee60, C4<0>, C4<0>, C4<0>;
L_000002153a454500 .functor AND 1, L_000002153a454180, L_000002153a4548f0, C4<1>, C4<1>;
L_000002153a454030 .functor AND 32, L_000002153a44edc0, v000002153a436140_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4547a0 .functor OR 32, L_000002153a454ff0, L_000002153a454030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a454e30 .functor NOT 1, L_000002153a450bc0, C4<0>, C4<0>, C4<0>;
L_000002153a454a40 .functor AND 1, L_000002153a454e30, L_000002153a44f720, C4<1>, C4<1>;
L_000002153a4540a0 .functor AND 1, L_000002153a454a40, L_000002153a44fae0, C4<1>, C4<1>;
L_000002153a454d50 .functor AND 32, L_000002153a44eb40, L_000002153a451ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a455370 .functor OR 32, L_000002153a4547a0, L_000002153a454d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002153a454420 .functor NOT 1, L_000002153a44fc20, C4<0>, C4<0>, C4<0>;
L_000002153a4543b0 .functor AND 1, L_000002153a44fb80, L_000002153a454420, C4<1>, C4<1>;
L_000002153a454ea0 .functor NOT 1, L_000002153a44fe00, C4<0>, C4<0>, C4<0>;
L_000002153a454f10 .functor AND 1, L_000002153a4543b0, L_000002153a454ea0, C4<1>, C4<1>;
L_000002153a4556f0 .functor AND 32, L_000002153a44e820, v000002153a41f780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a455140 .functor OR 32, L_000002153a455370, L_000002153a4556f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a4368c0_0 .net *"_ivl_1", 0 0, L_000002153a44fcc0;  1 drivers
v000002153a437360_0 .net *"_ivl_11", 0 0, L_000002153a44eaa0;  1 drivers
v000002153a437900_0 .net *"_ivl_12", 0 0, L_000002153a32be50;  1 drivers
v000002153a436820_0 .net *"_ivl_14", 0 0, L_000002153a32b8a0;  1 drivers
v000002153a437400_0 .net *"_ivl_16", 31 0, L_000002153a450120;  1 drivers
v000002153a437d60_0 .net *"_ivl_18", 31 0, L_000002153a32c0f0;  1 drivers
v000002153a4374a0_0 .net *"_ivl_2", 0 0, L_000002153a38d2d0;  1 drivers
v000002153a436d20_0 .net *"_ivl_21", 0 0, L_000002153a44f040;  1 drivers
v000002153a437180_0 .net *"_ivl_22", 0 0, L_000002153a32b670;  1 drivers
v000002153a4370e0_0 .net *"_ivl_25", 0 0, L_000002153a44fd60;  1 drivers
v000002153a435b00_0 .net *"_ivl_26", 0 0, L_000002153a453f50;  1 drivers
v000002153a436280_0 .net *"_ivl_28", 0 0, L_000002153a454730;  1 drivers
v000002153a4359c0_0 .net *"_ivl_31", 0 0, L_000002153a450b20;  1 drivers
v000002153a436a00_0 .net *"_ivl_32", 0 0, L_000002153a454dc0;  1 drivers
v000002153a435c40_0 .net *"_ivl_34", 31 0, L_000002153a44fea0;  1 drivers
v000002153a4379a0_0 .net *"_ivl_36", 31 0, L_000002153a455300;  1 drivers
v000002153a435ce0_0 .net *"_ivl_38", 31 0, L_000002153a454ff0;  1 drivers
v000002153a435d80_0 .net *"_ivl_41", 0 0, L_000002153a44ed20;  1 drivers
v000002153a4363c0_0 .net *"_ivl_42", 0 0, L_000002153a453fc0;  1 drivers
v000002153a437a40_0 .net *"_ivl_45", 0 0, L_000002153a4509e0;  1 drivers
v000002153a437ae0_0 .net *"_ivl_46", 0 0, L_000002153a454180;  1 drivers
v000002153a437b80_0 .net *"_ivl_49", 0 0, L_000002153a44ee60;  1 drivers
v000002153a436b40_0 .net *"_ivl_5", 0 0, L_000002153a450580;  1 drivers
v000002153a436be0_0 .net *"_ivl_50", 0 0, L_000002153a4548f0;  1 drivers
v000002153a436460_0 .net *"_ivl_52", 0 0, L_000002153a454500;  1 drivers
v000002153a436500_0 .net *"_ivl_54", 31 0, L_000002153a44edc0;  1 drivers
v000002153a437040_0 .net *"_ivl_56", 31 0, L_000002153a454030;  1 drivers
v000002153a437cc0_0 .net *"_ivl_58", 31 0, L_000002153a4547a0;  1 drivers
v000002153a437ea0_0 .net *"_ivl_6", 0 0, L_000002153a38d340;  1 drivers
v000002153a437220_0 .net *"_ivl_61", 0 0, L_000002153a450bc0;  1 drivers
v000002153a437680_0 .net *"_ivl_62", 0 0, L_000002153a454e30;  1 drivers
v000002153a4365a0_0 .net *"_ivl_65", 0 0, L_000002153a44f720;  1 drivers
v000002153a436640_0 .net *"_ivl_66", 0 0, L_000002153a454a40;  1 drivers
v000002153a4366e0_0 .net *"_ivl_69", 0 0, L_000002153a44fae0;  1 drivers
v000002153a4372c0_0 .net *"_ivl_70", 0 0, L_000002153a4540a0;  1 drivers
v000002153a436dc0_0 .net *"_ivl_72", 31 0, L_000002153a44eb40;  1 drivers
v000002153a436e60_0 .net *"_ivl_74", 31 0, L_000002153a454d50;  1 drivers
v000002153a436f00_0 .net *"_ivl_76", 31 0, L_000002153a455370;  1 drivers
v000002153a4388a0_0 .net *"_ivl_79", 0 0, L_000002153a44fb80;  1 drivers
v000002153a438f80_0 .net *"_ivl_8", 0 0, L_000002153a38d3b0;  1 drivers
v000002153a439c00_0 .net *"_ivl_81", 0 0, L_000002153a44fc20;  1 drivers
v000002153a438120_0 .net *"_ivl_82", 0 0, L_000002153a454420;  1 drivers
v000002153a43a6a0_0 .net *"_ivl_84", 0 0, L_000002153a4543b0;  1 drivers
v000002153a438940_0 .net *"_ivl_87", 0 0, L_000002153a44fe00;  1 drivers
v000002153a439700_0 .net *"_ivl_88", 0 0, L_000002153a454ea0;  1 drivers
v000002153a43a100_0 .net *"_ivl_90", 0 0, L_000002153a454f10;  1 drivers
v000002153a4392a0_0 .net *"_ivl_92", 31 0, L_000002153a44e820;  1 drivers
v000002153a438260_0 .net *"_ivl_94", 31 0, L_000002153a4556f0;  1 drivers
v000002153a43a740_0 .net "ina", 31 0, L_000002153a44ff40;  1 drivers
v000002153a43a1a0_0 .net "inb", 31 0, L_000002153a450080;  alias, 1 drivers
v000002153a439160_0 .net "inc", 31 0, v000002153a436140_0;  alias, 1 drivers
v000002153a4395c0_0 .net "ind", 31 0, L_000002153a451ac0;  alias, 1 drivers
v000002153a4398e0_0 .net "ine", 31 0, v000002153a41f780_0;  alias, 1 drivers
L_000002153a4700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a439de0_0 .net "inf", 31 0, L_000002153a4700d0;  1 drivers
L_000002153a470118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a4384e0_0 .net "ing", 31 0, L_000002153a470118;  1 drivers
L_000002153a470160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002153a438580_0 .net "inh", 31 0, L_000002153a470160;  1 drivers
v000002153a4381c0_0 .net "out", 31 0, L_000002153a455140;  alias, 1 drivers
v000002153a43a240_0 .net "sel", 2 0, L_000002153a4503a0;  alias, 1 drivers
L_000002153a44fcc0 .part L_000002153a4503a0, 2, 1;
L_000002153a450580 .part L_000002153a4503a0, 1, 1;
L_000002153a44eaa0 .part L_000002153a4503a0, 0, 1;
LS_000002153a450120_0_0 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_4 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_8 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_12 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_16 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_20 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_24 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_0_28 .concat [ 1 1 1 1], L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0, L_000002153a32b8a0;
LS_000002153a450120_1_0 .concat [ 4 4 4 4], LS_000002153a450120_0_0, LS_000002153a450120_0_4, LS_000002153a450120_0_8, LS_000002153a450120_0_12;
LS_000002153a450120_1_4 .concat [ 4 4 4 4], LS_000002153a450120_0_16, LS_000002153a450120_0_20, LS_000002153a450120_0_24, LS_000002153a450120_0_28;
L_000002153a450120 .concat [ 16 16 0 0], LS_000002153a450120_1_0, LS_000002153a450120_1_4;
L_000002153a44f040 .part L_000002153a4503a0, 2, 1;
L_000002153a44fd60 .part L_000002153a4503a0, 1, 1;
L_000002153a450b20 .part L_000002153a4503a0, 0, 1;
LS_000002153a44fea0_0_0 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_4 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_8 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_12 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_16 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_20 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_24 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_0_28 .concat [ 1 1 1 1], L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0, L_000002153a454dc0;
LS_000002153a44fea0_1_0 .concat [ 4 4 4 4], LS_000002153a44fea0_0_0, LS_000002153a44fea0_0_4, LS_000002153a44fea0_0_8, LS_000002153a44fea0_0_12;
LS_000002153a44fea0_1_4 .concat [ 4 4 4 4], LS_000002153a44fea0_0_16, LS_000002153a44fea0_0_20, LS_000002153a44fea0_0_24, LS_000002153a44fea0_0_28;
L_000002153a44fea0 .concat [ 16 16 0 0], LS_000002153a44fea0_1_0, LS_000002153a44fea0_1_4;
L_000002153a44ed20 .part L_000002153a4503a0, 2, 1;
L_000002153a4509e0 .part L_000002153a4503a0, 1, 1;
L_000002153a44ee60 .part L_000002153a4503a0, 0, 1;
LS_000002153a44edc0_0_0 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_4 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_8 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_12 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_16 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_20 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_24 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_0_28 .concat [ 1 1 1 1], L_000002153a454500, L_000002153a454500, L_000002153a454500, L_000002153a454500;
LS_000002153a44edc0_1_0 .concat [ 4 4 4 4], LS_000002153a44edc0_0_0, LS_000002153a44edc0_0_4, LS_000002153a44edc0_0_8, LS_000002153a44edc0_0_12;
LS_000002153a44edc0_1_4 .concat [ 4 4 4 4], LS_000002153a44edc0_0_16, LS_000002153a44edc0_0_20, LS_000002153a44edc0_0_24, LS_000002153a44edc0_0_28;
L_000002153a44edc0 .concat [ 16 16 0 0], LS_000002153a44edc0_1_0, LS_000002153a44edc0_1_4;
L_000002153a450bc0 .part L_000002153a4503a0, 2, 1;
L_000002153a44f720 .part L_000002153a4503a0, 1, 1;
L_000002153a44fae0 .part L_000002153a4503a0, 0, 1;
LS_000002153a44eb40_0_0 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_4 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_8 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_12 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_16 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_20 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_24 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_0_28 .concat [ 1 1 1 1], L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0, L_000002153a4540a0;
LS_000002153a44eb40_1_0 .concat [ 4 4 4 4], LS_000002153a44eb40_0_0, LS_000002153a44eb40_0_4, LS_000002153a44eb40_0_8, LS_000002153a44eb40_0_12;
LS_000002153a44eb40_1_4 .concat [ 4 4 4 4], LS_000002153a44eb40_0_16, LS_000002153a44eb40_0_20, LS_000002153a44eb40_0_24, LS_000002153a44eb40_0_28;
L_000002153a44eb40 .concat [ 16 16 0 0], LS_000002153a44eb40_1_0, LS_000002153a44eb40_1_4;
L_000002153a44fb80 .part L_000002153a4503a0, 2, 1;
L_000002153a44fc20 .part L_000002153a4503a0, 1, 1;
L_000002153a44fe00 .part L_000002153a4503a0, 0, 1;
LS_000002153a44e820_0_0 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_4 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_8 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_12 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_16 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_20 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_24 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_0_28 .concat [ 1 1 1 1], L_000002153a454f10, L_000002153a454f10, L_000002153a454f10, L_000002153a454f10;
LS_000002153a44e820_1_0 .concat [ 4 4 4 4], LS_000002153a44e820_0_0, LS_000002153a44e820_0_4, LS_000002153a44e820_0_8, LS_000002153a44e820_0_12;
LS_000002153a44e820_1_4 .concat [ 4 4 4 4], LS_000002153a44e820_0_16, LS_000002153a44e820_0_20, LS_000002153a44e820_0_24, LS_000002153a44e820_0_28;
L_000002153a44e820 .concat [ 16 16 0 0], LS_000002153a44e820_1_0, LS_000002153a44e820_1_4;
S_000002153a41a8d0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002153a439660_0 .net "Write_Data", 31 0, v000002153a40ea80_0;  alias, 1 drivers
v000002153a438b20_0 .net "addr", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a438bc0_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a4397a0_0 .net "mem_out", 31 0, v000002153a439340_0;  alias, 1 drivers
v000002153a43a880_0 .net "mem_read", 0 0, v000002153a40d540_0;  alias, 1 drivers
v000002153a439f20_0 .net "mem_write", 0 0, v000002153a40d360_0;  alias, 1 drivers
S_000002153a41aa60 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002153a41a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002153a4390c0 .array "DataMem", 1023 0, 31 0;
v000002153a439980_0 .net "Data_In", 31 0, v000002153a40ea80_0;  alias, 1 drivers
v000002153a439340_0 .var "Data_Out", 31 0;
v000002153a439ca0_0 .net "Write_en", 0 0, v000002153a40d360_0;  alias, 1 drivers
v000002153a4383a0_0 .net "addr", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a438a80_0 .net "clk", 0 0, L_000002153a38c150;  alias, 1 drivers
v000002153a43a380_0 .var/i "i", 31 0;
S_000002153a41b0a0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002153a4478f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002153a447928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002153a447960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002153a447998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002153a4479d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002153a447a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002153a447a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002153a447a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002153a447ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002153a447ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002153a447b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002153a447b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002153a447b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002153a447bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002153a447c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002153a447c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002153a447c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002153a447ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002153a447ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002153a447d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002153a447d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002153a447d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002153a447dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002153a447df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002153a447e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000002153a438440_0 .net "MEM_ALU_OUT", 31 0, v000002153a40e120_0;  alias, 1 drivers
v000002153a438620_0 .net "MEM_Data_mem_out", 31 0, v000002153a439340_0;  alias, 1 drivers
v000002153a439fc0_0 .net "MEM_memread", 0 0, v000002153a40d540_0;  alias, 1 drivers
v000002153a43a2e0_0 .net "MEM_opcode", 11 0, v000002153a40e260_0;  alias, 1 drivers
v000002153a4393e0_0 .net "MEM_rd_ind", 4 0, v000002153a40de00_0;  alias, 1 drivers
v000002153a439480_0 .net "MEM_rd_indzero", 0 0, v000002153a40ebc0_0;  alias, 1 drivers
v000002153a438c60_0 .net "MEM_regwrite", 0 0, v000002153a40f660_0;  alias, 1 drivers
v000002153a439520_0 .var "WB_ALU_OUT", 31 0;
v000002153a4386c0_0 .var "WB_Data_mem_out", 31 0;
v000002153a43a060_0 .var "WB_memread", 0 0;
v000002153a438d00_0 .var "WB_rd_ind", 4 0;
v000002153a439ac0_0 .var "WB_rd_indzero", 0 0;
v000002153a438da0_0 .var "WB_regwrite", 0 0;
v000002153a439b60_0 .net "clk", 0 0, L_000002153a4bbd90;  1 drivers
v000002153a438e40_0 .var "hlt", 0 0;
v000002153a439d40_0 .net "rst", 0 0, v000002153a44dce0_0;  alias, 1 drivers
E_000002153a3a7d80 .event posedge, v000002153a40d7c0_0, v000002153a439b60_0;
S_000002153a41b230 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002153a1e9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002153a4bbe70 .functor AND 32, v000002153a4386c0_0, L_000002153a4c5010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4bbd20 .functor NOT 1, v000002153a43a060_0, C4<0>, C4<0>, C4<0>;
L_000002153a4bbe00 .functor AND 32, v000002153a439520_0, L_000002153a4c4890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002153a4d62c0 .functor OR 32, L_000002153a4bbe70, L_000002153a4bbe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002153a43a420_0 .net "Write_Data_RegFile", 31 0, L_000002153a4d62c0;  alias, 1 drivers
v000002153a43a4c0_0 .net *"_ivl_0", 31 0, L_000002153a4c5010;  1 drivers
v000002153a43a560_0 .net *"_ivl_2", 31 0, L_000002153a4bbe70;  1 drivers
v000002153a43a600_0 .net *"_ivl_4", 0 0, L_000002153a4bbd20;  1 drivers
v000002153a43bc80_0 .net *"_ivl_6", 31 0, L_000002153a4c4890;  1 drivers
v000002153a43bd20_0 .net *"_ivl_8", 31 0, L_000002153a4bbe00;  1 drivers
v000002153a43c0e0_0 .net "alu_out", 31 0, v000002153a439520_0;  alias, 1 drivers
v000002153a43ab00_0 .net "mem_out", 31 0, v000002153a4386c0_0;  alias, 1 drivers
v000002153a43ae20_0 .net "mem_read", 0 0, v000002153a43a060_0;  alias, 1 drivers
LS_000002153a4c5010_0_0 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_4 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_8 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_12 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_16 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_20 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_24 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_0_28 .concat [ 1 1 1 1], v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0, v000002153a43a060_0;
LS_000002153a4c5010_1_0 .concat [ 4 4 4 4], LS_000002153a4c5010_0_0, LS_000002153a4c5010_0_4, LS_000002153a4c5010_0_8, LS_000002153a4c5010_0_12;
LS_000002153a4c5010_1_4 .concat [ 4 4 4 4], LS_000002153a4c5010_0_16, LS_000002153a4c5010_0_20, LS_000002153a4c5010_0_24, LS_000002153a4c5010_0_28;
L_000002153a4c5010 .concat [ 16 16 0 0], LS_000002153a4c5010_1_0, LS_000002153a4c5010_1_4;
LS_000002153a4c4890_0_0 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_4 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_8 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_12 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_16 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_20 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_24 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_0_28 .concat [ 1 1 1 1], L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20, L_000002153a4bbd20;
LS_000002153a4c4890_1_0 .concat [ 4 4 4 4], LS_000002153a4c4890_0_0, LS_000002153a4c4890_0_4, LS_000002153a4c4890_0_8, LS_000002153a4c4890_0_12;
LS_000002153a4c4890_1_4 .concat [ 4 4 4 4], LS_000002153a4c4890_0_16, LS_000002153a4c4890_0_20, LS_000002153a4c4890_0_24, LS_000002153a4c4890_0_28;
L_000002153a4c4890 .concat [ 16 16 0 0], LS_000002153a4c4890_1_0, LS_000002153a4c4890_1_4;
    .scope S_000002153a41c040;
T_0 ;
    %wait E_000002153a3a6f00;
    %load/vec4 v000002153a435ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002153a436140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002153a437c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002153a437e00_0;
    %assign/vec4 v000002153a436140_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002153a41a740;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a437860_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002153a437860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002153a437860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %load/vec4 v000002153a437860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002153a437860_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a436960, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002153a41beb0;
T_2 ;
    %wait E_000002153a3a7300;
    %load/vec4 v000002153a436320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002153a435e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a428e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a437540_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a4361e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a435f60_0, 0;
    %assign/vec4 v000002153a438080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002153a437f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002153a435ec0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002153a435e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a428e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a437540_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a4361e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a435f60_0, 0;
    %assign/vec4 v000002153a438080_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002153a437f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002153a436780_0;
    %assign/vec4 v000002153a428e30_0, 0;
    %load/vec4 v000002153a436000_0;
    %assign/vec4 v000002153a435e20_0, 0;
    %load/vec4 v000002153a436780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002153a4361e0_0, 0;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002153a438080_0, 4, 5;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002153a438080_0, 4, 5;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002153a436780_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002153a436780_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002153a435f60_0, 0;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002153a436780_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002153a437540_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002153a436780_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002153a437540_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002153a436780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002153a437540_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002153a41af10;
T_3 ;
    %wait E_000002153a3a6f00;
    %load/vec4 v000002153a427850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a4266d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002153a4266d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002153a4266d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a427e90, 0, 4;
    %load/vec4 v000002153a4266d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002153a4266d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002153a428250_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002153a428430_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002153a426770_0;
    %load/vec4 v000002153a428250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a427e90, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a427e90, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002153a41af10;
T_4 ;
    %wait E_000002153a3a72c0;
    %load/vec4 v000002153a428250_0;
    %load/vec4 v000002153a427ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002153a428250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002153a428430_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002153a426770_0;
    %assign/vec4 v000002153a4263b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002153a427ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002153a427e90, 4;
    %assign/vec4 v000002153a4263b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002153a41af10;
T_5 ;
    %wait E_000002153a3a72c0;
    %load/vec4 v000002153a428250_0;
    %load/vec4 v000002153a4289d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002153a428250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002153a428430_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002153a426770_0;
    %assign/vec4 v000002153a426630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002153a4289d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002153a427e90, 4;
    %assign/vec4 v000002153a426630_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002153a41af10;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002153a41bb90;
    %jmp t_0;
    .scope S_000002153a41bb90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a427df0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002153a427df0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002153a427df0_0;
    %ix/getv/s 4, v000002153a427df0_0;
    %load/vec4a v000002153a427e90, 4;
    %ix/getv/s 4, v000002153a427df0_0;
    %load/vec4a v000002153a427e90, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002153a427df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002153a427df0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002153a41af10;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002153a41b6e0;
T_7 ;
    %wait E_000002153a3a7240;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a425550_0, 0, 32;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002153a425870_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002153a425550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002153a425870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002153a425550_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a425eb0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002153a425870_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002153a425870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002153a425550_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002153a41ba00;
T_8 ;
    %wait E_000002153a3a6f00;
    %load/vec4 v000002153a421630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002153a423390_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002153a423390_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002153a422850_0;
    %load/vec4 v000002153a421310_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002153a422850_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002153a41ba00;
T_9 ;
    %wait E_000002153a3a6f00;
    %load/vec4 v000002153a421630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a423070_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002153a421770_0;
    %assign/vec4 v000002153a423070_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002153a41bd20;
T_10 ;
    %wait E_000002153a3a7480;
    %load/vec4 v000002153a424a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a4240b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a423cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a424830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a4223f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a422d50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002153a4236b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002153a422210_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002153a423930_0;
    %load/vec4 v000002153a421f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002153a4259b0_0;
    %load/vec4 v000002153a421f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002153a422ad0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002153a4237f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002153a423930_0;
    %load/vec4 v000002153a4222b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002153a4259b0_0;
    %load/vec4 v000002153a4222b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4240b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a423cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a424830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a4223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a422d50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002153a423890_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4240b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a423cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a424830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a422d50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a4240b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002153a423cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a424830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a422d50_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002153a41b870;
T_11 ;
    %wait E_000002153a3a7280;
    %load/vec4 v000002153a41e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002153a41ce40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41dc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41c800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41de80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41cda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d980_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41d160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41d020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41e880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41e420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41dd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41cee0_0, 0;
    %assign/vec4 v000002153a41eec0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002153a41d200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002153a41e2e0_0;
    %assign/vec4 v000002153a41eec0_0, 0;
    %load/vec4 v000002153a41cbc0_0;
    %assign/vec4 v000002153a41cee0_0, 0;
    %load/vec4 v000002153a41c760_0;
    %assign/vec4 v000002153a41dd40_0, 0;
    %load/vec4 v000002153a41c9e0_0;
    %assign/vec4 v000002153a41e420_0, 0;
    %load/vec4 v000002153a41dfc0_0;
    %assign/vec4 v000002153a41e880_0, 0;
    %load/vec4 v000002153a41e9c0_0;
    %assign/vec4 v000002153a41d020_0, 0;
    %load/vec4 v000002153a41eb00_0;
    %assign/vec4 v000002153a41d160_0, 0;
    %load/vec4 v000002153a41ea60_0;
    %assign/vec4 v000002153a41d980_0, 0;
    %load/vec4 v000002153a41e600_0;
    %assign/vec4 v000002153a41ee20_0, 0;
    %load/vec4 v000002153a41e240_0;
    %assign/vec4 v000002153a41cda0_0, 0;
    %load/vec4 v000002153a41e100_0;
    %assign/vec4 v000002153a41de80_0, 0;
    %load/vec4 v000002153a41c940_0;
    %assign/vec4 v000002153a41d840_0, 0;
    %load/vec4 v000002153a41d2a0_0;
    %assign/vec4 v000002153a41c800_0, 0;
    %load/vec4 v000002153a41cb20_0;
    %assign/vec4 v000002153a41dc00_0, 0;
    %load/vec4 v000002153a41da20_0;
    %assign/vec4 v000002153a41d0c0_0, 0;
    %load/vec4 v000002153a41ece0_0;
    %assign/vec4 v000002153a41e380_0, 0;
    %load/vec4 v000002153a41e1a0_0;
    %assign/vec4 v000002153a41ec40_0, 0;
    %load/vec4 v000002153a41ca80_0;
    %assign/vec4 v000002153a41dde0_0, 0;
    %load/vec4 v000002153a41e4c0_0;
    %assign/vec4 v000002153a41ce40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002153a41ce40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41dc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41c800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41de80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41cda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41d980_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41d160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41d020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41e880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41e420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41dd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41cee0_0, 0;
    %assign/vec4 v000002153a41eec0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002153a41b550;
T_12 ;
    %wait E_000002153a3a6d80;
    %load/vec4 v000002153a421e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002153a41f1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41f780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a420540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41faa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a422030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a4202c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a420040_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41fe60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41f280_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a4204a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002153a4200e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41fdc0_0, 0;
    %assign/vec4 v000002153a41f6e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002153a421270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002153a41cc60_0;
    %assign/vec4 v000002153a41f6e0_0, 0;
    %load/vec4 v000002153a41cf80_0;
    %assign/vec4 v000002153a41fdc0_0, 0;
    %load/vec4 v000002153a41ffa0_0;
    %assign/vec4 v000002153a4200e0_0, 0;
    %load/vec4 v000002153a41fbe0_0;
    %assign/vec4 v000002153a4204a0_0, 0;
    %load/vec4 v000002153a41ef60_0;
    %assign/vec4 v000002153a41f280_0, 0;
    %load/vec4 v000002153a41f3c0_0;
    %assign/vec4 v000002153a41fe60_0, 0;
    %load/vec4 v000002153a41d480_0;
    %assign/vec4 v000002153a420040_0, 0;
    %load/vec4 v000002153a41f5a0_0;
    %assign/vec4 v000002153a4202c0_0, 0;
    %load/vec4 v000002153a41fd20_0;
    %assign/vec4 v000002153a422030_0, 0;
    %load/vec4 v000002153a420220_0;
    %assign/vec4 v000002153a420180_0, 0;
    %load/vec4 v000002153a41f140_0;
    %assign/vec4 v000002153a41f0a0_0, 0;
    %load/vec4 v000002153a41fa00_0;
    %assign/vec4 v000002153a420400_0, 0;
    %load/vec4 v000002153a41fb40_0;
    %assign/vec4 v000002153a41faa0_0, 0;
    %load/vec4 v000002153a41f320_0;
    %assign/vec4 v000002153a41f000_0, 0;
    %load/vec4 v000002153a41f500_0;
    %assign/vec4 v000002153a41f820_0, 0;
    %load/vec4 v000002153a41fc80_0;
    %assign/vec4 v000002153a420360_0, 0;
    %load/vec4 v000002153a41f960_0;
    %assign/vec4 v000002153a41f460_0, 0;
    %load/vec4 v000002153a41f640_0;
    %assign/vec4 v000002153a41f8c0_0, 0;
    %load/vec4 v000002153a4205e0_0;
    %assign/vec4 v000002153a420540_0, 0;
    %load/vec4 v000002153a41d520_0;
    %assign/vec4 v000002153a41f780_0, 0;
    %load/vec4 v000002153a41ff00_0;
    %assign/vec4 v000002153a41f1e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002153a41f1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41f780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a420540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41faa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a41f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a420180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a422030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a4202c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a420040_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41fe60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a41f280_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a4204a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002153a4200e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a41fdc0_0, 0;
    %assign/vec4 v000002153a41f6e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002153a21ca50;
T_13 ;
    %wait E_000002153a3a6700;
    %load/vec4 v000002153a4132b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002153a413210_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002153a21c8c0;
T_14 ;
    %wait E_000002153a3a7540;
    %load/vec4 v000002153a412590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002153a412450_0;
    %pad/u 33;
    %load/vec4 v000002153a412770_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002153a412950_0, 0;
    %assign/vec4 v000002153a4128b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002153a412770_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002153a4128b0_0;
    %load/vec4 v000002153a412770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002153a412450_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002153a412770_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002153a412770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002153a4128b0_0, 0;
    %load/vec4 v000002153a412450_0;
    %ix/getv 4, v000002153a412770_0;
    %shiftl 4;
    %assign/vec4 v000002153a412950_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002153a412770_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002153a4128b0_0;
    %load/vec4 v000002153a412770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002153a412450_0;
    %load/vec4 v000002153a412770_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002153a412770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002153a4128b0_0, 0;
    %load/vec4 v000002153a412450_0;
    %ix/getv 4, v000002153a412770_0;
    %shiftr 4;
    %assign/vec4 v000002153a412950_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4128b0_0, 0;
    %load/vec4 v000002153a412450_0;
    %load/vec4 v000002153a412770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002153a412950_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002153a4128b0_0, 0;
    %load/vec4 v000002153a412770_0;
    %load/vec4 v000002153a412450_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002153a412950_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002153a0f69c0;
T_15 ;
    %wait E_000002153a3a6b80;
    %load/vec4 v000002153a40d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002153a40ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a40f660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a40d360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a40d540_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002153a40e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a40de00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a40ea80_0, 0;
    %assign/vec4 v000002153a40e120_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002153a3317b0_0;
    %assign/vec4 v000002153a40e120_0, 0;
    %load/vec4 v000002153a40e620_0;
    %assign/vec4 v000002153a40ea80_0, 0;
    %load/vec4 v000002153a40e1c0_0;
    %assign/vec4 v000002153a40de00_0, 0;
    %load/vec4 v000002153a40ec60_0;
    %assign/vec4 v000002153a40e260_0, 0;
    %load/vec4 v000002153a31d420_0;
    %assign/vec4 v000002153a40d540_0, 0;
    %load/vec4 v000002153a31d600_0;
    %assign/vec4 v000002153a40d360_0, 0;
    %load/vec4 v000002153a40d900_0;
    %assign/vec4 v000002153a40f660_0, 0;
    %load/vec4 v000002153a40d2c0_0;
    %assign/vec4 v000002153a40ebc0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002153a41aa60;
T_16 ;
    %wait E_000002153a3a72c0;
    %load/vec4 v000002153a439ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002153a439980_0;
    %load/vec4 v000002153a4383a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a4390c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002153a41aa60;
T_17 ;
    %wait E_000002153a3a72c0;
    %load/vec4 v000002153a4383a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002153a4390c0, 4;
    %assign/vec4 v000002153a439340_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002153a41aa60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a43a380_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002153a43a380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002153a43a380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002153a4390c0, 0, 4;
    %load/vec4 v000002153a43a380_0;
    %addi 1, 0, 32;
    %store/vec4 v000002153a43a380_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002153a41aa60;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002153a43a380_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002153a43a380_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002153a43a380_0;
    %load/vec4a v000002153a4390c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002153a43a380_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002153a43a380_0;
    %addi 1, 0, 32;
    %store/vec4 v000002153a43a380_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002153a41b0a0;
T_20 ;
    %wait E_000002153a3a7d80;
    %load/vec4 v000002153a439d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002153a439ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a438e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a438da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002153a43a060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002153a438d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002153a4386c0_0, 0;
    %assign/vec4 v000002153a439520_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002153a438440_0;
    %assign/vec4 v000002153a439520_0, 0;
    %load/vec4 v000002153a438620_0;
    %assign/vec4 v000002153a4386c0_0, 0;
    %load/vec4 v000002153a439fc0_0;
    %assign/vec4 v000002153a43a060_0, 0;
    %load/vec4 v000002153a4393e0_0;
    %assign/vec4 v000002153a438d00_0, 0;
    %load/vec4 v000002153a438c60_0;
    %assign/vec4 v000002153a438da0_0, 0;
    %load/vec4 v000002153a439480_0;
    %assign/vec4 v000002153a439ac0_0, 0;
    %load/vec4 v000002153a43a2e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002153a438e40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002153a1e9f80;
T_21 ;
    %wait E_000002153a3a7200;
    %load/vec4 v000002153a44cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002153a44cca0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002153a44cca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002153a44cca0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002153a3b78d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002153a44e320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002153a44dce0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002153a3b78d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002153a44e320_0;
    %inv;
    %assign/vec4 v000002153a44e320_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002153a3b78d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002153a44dce0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002153a44dce0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002153a44dba0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
