h filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF22__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF22__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF22__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF22__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF22__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF23__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF23__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF23__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF23__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF23__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF23__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF24__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF24__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF24__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF24__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF24__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF24__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF25__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF25__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF25__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF25__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF25__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF25__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF26__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF26__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF26__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF26__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF26__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF26__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF27__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF27__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF27__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF27__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF27__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF27__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF28__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF28__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF28__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF28__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF28__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF28__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF29__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF29__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF29__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF29__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF29__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF29__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF30__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF30__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF30__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF30__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF30__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF30__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF31__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF31__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF31__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF31__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF31__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF31__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1" />
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON0__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON0__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON0__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON0__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON0__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON0__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON0__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON0__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON0__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON0__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON0__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON0__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON0__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON0__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON0__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON0__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON0__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON0__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON0__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON0__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON0__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON0__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT0__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT0__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT0__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT0__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT0__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT0__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT0__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT0__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT0__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT0__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT0__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT0__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT0__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT0__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT0__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT0__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT0__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT0__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT0__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT0__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT0__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT0__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT0__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT0__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT0__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT0__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT0__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT0__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON1__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON1__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON1__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON1__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON1__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON1__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON1__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON1__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON1__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON1__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON1__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON1__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON1__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON1__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON1__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON1__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON1__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON1__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON1__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON1__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON1__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON1__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT1__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT1__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT1__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT1__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT1__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT1__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT1__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT1__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT1__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT1__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT1__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT1__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT1__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT1__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT1__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT1__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT1__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT1__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT1__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT1__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT1__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT1__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT1__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT1__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT1__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT1__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT1__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT1__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON2__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON2__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON2__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON2__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON2__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON2__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON2__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON2__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON2__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON2__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON2__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON2__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON2__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON2__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON2__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON2__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON2__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON2__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON2__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON2__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON2__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON2__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT2__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT2__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT2__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT2__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT2__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT2__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT2__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT2__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT2__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT2__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT2__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT2__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT2__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT2__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT2__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT2__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT2__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT2__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT2__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT2__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT2__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT2__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT2__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT2__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT2__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT2__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT2__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT2__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON3__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON3__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON3__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON3__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON3__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON3__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON3__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON3__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON3__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON3__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON3__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON3__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON3__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON3__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON3__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON3__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON3__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON3__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON3__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON3__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON3__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON3__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT3__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT3__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT3__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT3__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT3__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT3__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT3__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT3__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT3__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT3__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT3__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT3__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT3__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT3__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT3__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT3__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT3__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT3__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT3__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT3__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT3__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT3__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT3__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT3__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT3__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT3__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT3__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT3__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON4__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON4__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON4__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON4__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON4__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON4__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON4__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON4__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON4__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON4__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON4__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON4__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON4__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON4__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON4__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON4__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON4__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON4__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON4__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON4__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON4__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON4__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT4__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT4__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT4__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT4__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT4__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT4__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT4__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT4__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT4__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT4__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT4__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT4__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT4__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT4__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT4__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT4__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT4__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT4__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT4__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT4__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT4__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT4__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT4__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT4__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT4__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT4__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT4__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT4__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON5__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON5__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON5__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON5__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON5__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON5__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON5__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON5__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON5__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON5__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON5__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON5__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON5__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON5__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON5__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON5__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON5__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON5__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON5__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON5__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON5__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON5__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT5__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT5__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT5__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT5__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT5__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT5__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT5__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT5__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT5__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT5__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT5__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT5__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT5__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT5__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT5__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT5__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT5__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT5__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT5__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT5__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT5__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT5__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT5__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT5__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT5__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT5__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT5__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT5__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON6__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON6__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON6__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON6__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON6__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON6__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON6__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON6__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON6__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON6__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON6__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON6__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON6__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON6__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON6__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON6__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON6__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON6__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON6__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON6__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON6__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON6__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT6__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT6__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT6__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT6__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT6__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT6__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT6__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT6__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT6__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT6__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT6__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT6__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT6__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT6__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT6__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT6__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT6__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT6__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT6__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT6__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT6__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT6__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT6__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT6__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT6__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT6__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT6__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT6__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON7__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON7__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON7__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON7__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON7__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON7__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON7__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON7__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON7__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON7__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON7__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON7__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON7__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON7__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON7__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON7__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON7__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON7__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON7__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON7__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON7__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON7__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT7__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT7__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT7__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT7__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT7__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT7__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT7__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT7__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT7__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT7__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT7__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT7__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT7__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT7__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT7__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT7__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT7__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT7__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT7__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT7__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT7__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT7__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT7__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT7__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT7__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT7__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT7__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT7__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON8__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON8__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON8__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON8__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON8__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON8__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON8__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON8__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON8__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON8__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON8__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON8__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON8__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON8__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON8__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON8__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON8__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON8__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON8__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON8__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON8__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON8__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT8__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT8__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT8__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT8__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT8__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT8__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT8__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT8__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT8__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT8__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT8__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT8__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT8__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT8__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT8__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT8__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT8__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT8__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT8__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT8__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT8__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT8__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT8__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT8__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT8__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT8__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT8__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT8__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON9__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON9__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON9__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON9__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON9__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON9__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON9__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON9__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON9__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON9__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON9__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON9__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON9__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON9__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON9__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON9__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON9__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON9__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON9__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON9__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON9__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON9__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT9__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT9__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT9__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT9__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT9__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT9__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT9__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT9__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT9__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT9__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT9__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT9__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT9__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT9__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT9__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT9__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT9__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT9__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT9__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT9__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT9__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT9__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT9__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT9__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT9__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT9__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT9__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT9__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON10__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON10__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON10__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON10__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON10__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON10__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON10__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON10__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON10__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON10__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON10__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON10__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON10__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON10__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON10__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON10__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON10__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON10__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON10__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON10__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON10__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON10__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT10__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT10__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT10__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT10__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT10__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT10__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT10__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT10__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT10__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT10__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT10__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT10__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT10__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT10__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT10__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT10__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT10__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT10__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT10__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT10__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT10__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT10__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT10__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT10__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT10__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT10__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT10__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT10__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON11__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON11__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON11__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON11__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON11__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON11__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON11__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON11__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON11__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON11__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON11__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON11__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON11__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON11__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON11__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON11__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON11__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON11__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON11__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON11__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON11__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON11__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT11__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT11__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT11__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT11__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT11__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT11__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT11__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT11__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT11__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT11__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT11__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT11__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT11__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT11__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT11__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT11__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT11__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT11__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT11__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT11__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT11__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT11__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT11__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT11__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT11__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT11__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT11__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT11__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON12__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON12__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON12__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON12__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON12__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON12__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON12__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON12__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON12__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON12__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON12__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON12__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON12__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON12__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON12__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON12__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON12__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON12__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON12__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON12__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON12__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON12__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT12__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT12__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT12__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT12__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT12__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT12__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT12__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT12__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT12__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT12__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT12__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT12__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT12__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT12__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT12__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT12__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT12__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT12__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT12__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT12__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT12__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT12__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT12__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT12__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT12__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT12__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT12__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT12__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON13__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON13__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON13__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON13__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON13__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON13__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON13__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON13__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON13__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON13__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON13__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON13__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON13__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON13__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON13__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON13__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON13__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON13__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON13__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON13__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON13__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON13__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT13__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT13__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT13__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT13__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT13__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT13__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT13__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT13__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT13__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT13__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT13__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT13__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT13__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT13__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT13__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT13__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT13__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT13__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT13__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT13__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT13__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT13__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT13__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT13__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT13__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT13__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT13__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT13__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON14__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON14__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON14__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON14__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON14__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON14__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON14__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON14__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON14__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON14__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON14__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON14__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON14__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON14__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON14__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON14__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON14__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON14__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON14__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON14__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON14__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON14__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT14__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT14__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT14__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT14__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT14__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT14__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT14__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT14__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT14__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT14__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT14__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT14__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT14__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT14__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT14__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT14__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT14__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT14__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT14__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT14__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT14__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT14__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT14__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT14__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT14__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT14__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT14__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT14__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON15__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON15__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON15__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON15__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON15__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON15__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON15__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON15__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON15__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON15__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON15__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON15__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON15__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON15__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON15__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON15__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON15__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON15__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON15__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON15__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON15__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON15__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT15__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT15__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT15__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT15__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT15__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT15__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT15__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT15__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT15__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT15__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT15__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT15__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT15__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT15__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT15__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT15__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT15__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT15__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT15__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT15__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT15__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT15__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT15__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT15__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT15__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT15__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT15__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT15__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON16__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON16__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON16__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON16__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON16__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON16__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON16__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON16__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON16__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON16__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON16__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON16__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON16__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON16__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON16__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON16__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON16__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON16__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON16__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON16__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON16__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON16__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT16__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT16__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT16__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT16__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT16__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT16__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT16__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT16__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT16__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT16__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT16__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT16__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT16__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT16__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT16__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT16__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT16__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT16__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT16__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT16__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT16__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT16__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT16__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT16__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT16__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT16__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT16__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT16__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON17__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON17__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON17__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON17__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON17__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON17__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON17__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON17__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON17__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON17__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON17__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON17__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON17__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON17__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON17__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON17__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON17__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON17__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON17__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON17__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON17__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON17__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT17__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT17__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT17__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT17__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT17__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT17__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT17__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT17__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT17__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT17__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT17__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT17__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT17__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT17__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT17__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT17__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT17__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT17__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT17__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT17__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT17__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT17__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT17__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT17__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT17__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT17__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT17__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT17__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON18__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON18__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON18__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON18__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON18__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON18__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON18__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON18__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON18__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON18__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON18__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON18__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON18__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON18__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON18__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON18__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON18__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON18__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON18__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON18__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON18__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON18__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT18__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT18__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT18__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT18__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT18__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT18__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT18__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT18__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT18__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT18__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT18__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT18__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT18__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT18__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT18__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT18__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT18__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT18__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT18__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT18__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT18__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT18__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT18__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT18__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT18__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT18__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT18__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT18__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON19__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON19__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON19__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON19__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON19__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON19__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON19__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON19__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON19__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON19__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON19__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON19__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON19__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON19__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON19__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON19__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON19__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON19__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON19__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON19__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON19__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON19__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT19__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT19__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT19__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT19__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT19__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT19__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT19__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT19__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT19__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT19__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT19__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT19__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT19__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT19__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT19__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT19__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT19__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT19__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT19__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT19__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT19__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT19__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT19__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT19__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT19__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT19__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT19__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT19__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON20__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON20__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON20__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON20__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON20__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON20__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON20__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON20__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON20__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON20__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON20__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON20__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON20__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON20__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON20__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON20__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON20__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON20__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON20__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON20__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON20__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON20__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT20__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT20__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT20__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT20__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT20__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT20__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT20__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT20__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT20__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT20__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT20__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT20__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT20__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT20__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT20__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT20__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT20__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT20__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT20__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT20__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT20__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT20__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT20__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT20__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT20__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT20__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT20__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT20__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON21__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON21__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON21__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON21__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON21__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON21__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON21__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON21__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON21__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON21__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON21__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON21__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON21__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON21__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON21__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON21__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON21__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON21__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON21__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON21__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON21__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON21__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT21__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT21__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT21__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT21__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT21__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT21__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT21__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT21__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT21__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT21__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT21__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT21__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT21__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT21__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT21__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT21__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT21__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT21__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT21__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT21__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT21__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT21__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT21__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT21__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT21__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT21__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT21__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT21__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON22__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON22__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON22__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON22__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON22__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON22__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON22__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON22__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON22__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON22__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON22__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON22__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON22__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON22__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON22__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON22__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON22__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON22__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON22__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON22__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON22__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON22__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT22__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT22__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT22__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT22__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT22__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT22__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT22__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT22__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT22__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT22__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT22__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT22__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT22__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT22__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT22__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT22__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT22__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT22__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT22__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT22__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT22__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT22__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT22__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT22__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT22__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT22__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT22__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT22__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON23__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON23__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON23__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON23__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON23__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON23__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON23__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON23__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON23__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON23__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON23__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON23__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON23__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON23__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON23__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON23__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON23__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON23__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON23__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON23__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON23__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON23__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT23__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT23__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT23__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT23__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT23__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT23__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT23__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT23__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT23__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT23__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT23__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT23__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT23__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT23__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT23__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT23__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT23__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT23__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT23__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT23__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT23__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT23__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT23__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT23__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT23__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT23__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT23__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT23__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON24__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON24__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON24__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON24__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON24__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON24__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON24__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON24__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON24__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON24__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON24__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON24__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON24__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON24__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON24__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON24__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON24__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON24__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON24__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON24__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON24__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON24__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT24__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT24__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT24__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT24__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT24__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT24__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT24__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT24__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT24__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT24__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT24__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT24__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT24__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT24__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT24__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT24__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT24__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT24__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT24__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT24__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT24__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT24__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT24__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT24__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT24__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT24__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT24__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT24__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON25__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON25__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON25__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON25__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON25__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON25__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON25__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON25__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON25__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON25__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON25__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON25__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON25__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON25__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON25__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON25__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON25__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON25__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON25__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON25__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON25__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON25__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT25__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT25__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT25__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT25__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT25__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT25__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT25__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT25__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT25__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT25__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT25__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT25__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT25__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT25__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT25__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT25__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT25__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT25__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT25__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT25__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT25__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT25__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT25__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT25__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT25__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT25__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT25__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT25__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON26__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON26__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON26__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON26__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON26__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON26__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON26__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON26__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON26__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON26__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON26__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON26__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON26__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON26__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON26__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON26__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON26__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON26__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON26__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON26__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON26__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON26__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT26__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT26__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT26__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT26__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT26__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT26__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT26__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT26__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT26__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT26__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT26__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT26__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT26__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT26__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT26__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT26__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT26__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT26__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT26__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT26__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT26__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT26__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT26__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT26__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT26__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT26__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT26__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT26__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON27__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON27__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON27__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON27__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON27__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON27__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON27__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON27__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON27__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON27__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON27__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON27__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON27__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON27__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON27__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON27__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON27__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON27__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON27__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON27__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON27__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON27__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT27__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT27__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT27__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT27__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT27__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT27__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT27__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT27__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT27__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT27__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT27__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT27__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT27__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT27__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT27__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT27__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT27__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT27__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT27__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT27__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT27__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT27__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT27__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT27__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT27__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT27__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT27__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT27__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON28__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON28__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON28__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON28__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON28__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON28__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON28__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON28__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON28__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON28__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON28__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON28__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON28__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON28__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON28__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON28__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON28__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON28__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON28__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON28__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON28__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON28__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT28__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT28__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT28__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT28__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT28__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT28__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT28__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT28__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT28__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT28__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT28__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT28__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT28__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT28__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT28__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT28__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT28__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT28__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT28__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT28__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT28__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT28__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT28__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT28__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT28__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT28__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT28__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT28__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON29__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON29__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON29__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON29__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON29__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON29__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON29__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON29__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON29__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON29__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON29__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON29__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON29__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON29__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON29__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON29__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON29__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON29__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON29__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON29__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON29__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON29__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT29__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT29__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT29__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT29__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT29__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT29__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT29__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT29__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT29__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT29__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT29__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT29__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT29__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT29__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT29__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT29__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT29__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT29__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT29__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT29__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT29__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT29__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT29__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT29__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT29__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT29__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT29__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT29__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON30__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON30__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON30__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON30__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON30__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON30__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON30__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON30__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON30__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON30__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON30__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON30__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON30__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON30__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON30__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON30__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON30__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON30__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON30__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON30__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON30__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON30__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT30__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT30__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT30__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT30__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT30__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT30__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT30__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT30__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT30__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT30__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT30__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT30__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT30__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT30__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT30__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT30__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT30__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT30__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT30__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT30__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT30__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT30__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT30__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT30__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT30__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT30__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT30__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT30__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON31__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON31__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON31__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON31__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON31__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON31__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON31__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON31__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON31__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON31__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON31__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON31__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3" />
         <value caption="High Intermediate Message Priority" name="" value="0x2" />
         <value caption="Low Intermediate Message Priority" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON31__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1" />
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON31__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON31__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON31__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON31__TXABAT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON31__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1" />
         <value caption="FIFO is a Receive FIFO" name="" value="0x0" />
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON31__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON31__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON31__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON31__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT31__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT31__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT31__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT31__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT31__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT31__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT31__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT31__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT31__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT31__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT31__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT31__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT31__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT31__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT31__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT31__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT31__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT31__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT31__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT31__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT31__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0" />
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT31__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT31__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT31__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT31__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT31__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT31__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT31__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02787" name="CFG" version="">
      <register-group name="CFG">
         <register caption="Configuration Control Register" name="CFGCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="TDO Enable for 2-Wire JTAG" mask="0x00000001" name="TDOEN" values="CFGCON__TDOEN" />
            <bitfield caption="Trace Output Enable bit" mask="0x00000004" name="TROEN" values="CFGCON__TROEN" />
            <bitfield caption="JTAG Port Enable bit" mask="0x00000008" name="JTAGEN" values="CFGCON__JTAGEN" />
            <bitfield caption="Flash ECC Configuration bits" mask="0x00000030" name="ECCCON" values="CFGCON__ECCCON" />
            <bitfield caption="I/O Analog Charge Pump Enable bit" mask="0x00000080" name="IOANCPEN" values="CFGCON__IOANCPEN" />
            <bitfield caption="USB Suspend Sleep Enable bit(1)" mask="0x00000100" name="USBSSEN" values="CFGCON__USBSSEN" />
            <bitfield caption="Permission Group Lock bit(1)" mask="0x00000800" name="PGLOCK" values="CFGCON__PGLOCK" />
            <bitfield caption="Peripheral Module Disable bit(1)" mask="0x00001000" name="PMDLOCK" values="CFGCON__PMDLOCK" />
            <bitfield caption="Peripheral Pin Select Lock bit(1)" mask="0x00002000" name="IOLOCK" values="CFGCON__IOLOCK" />
            <bitfield caption="Output Compare Alternate Clock Selection bit(1)" mask="0x00010000" name="OCACLK" values="CFGCON__OCACLK" />
            <bitfield caption="Input Capture Alternate Clock Selection bit(1)" mask="0x00020000" name="ICACLK" values="CFGCON__ICACLK" />
         </register>
         <register caption="Device and Revision ID Register" name="DEVID" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0FFFFFFF" name="DEVID" />
            <bitfield mask="0xF0000000" name="VER" />
         </register>
         <register caption="" name="SYSKEY" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SYSKEY" />
         </register>
         <register caption="" name="PMD1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCMD" />
            <bitfield mask="0x00000100" name="CTMUMD" />
            <bitfield mask="0x00001000" name="CVRMD" />
            <bitfield mask="0x00100000" name="LVDMD" />
         </register>
         <register caption="" name="PMD2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP1MD" />
            <bitfield mask="0x00000002" name="CMP2MD" />
         </register>
         <register caption="" name="PMD3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="IC1MD" />
            <bitfield mask="0x00000002" name="IC2MD" />
            <bitfield mask="0x00000004" name="IC3MD" />
            <bitfield mask="0x00000008" name="IC4MD" />
            <bitfield mask="0x00000010" name="IC5MD" />
            <bitfield mask="0x00000020" name="IC6MD" />
            <bitfield mask="0x00000040" name="IC7MD" />
            <bitfield mask="0x00000080" name="IC8MD" />
            <bitfield mask="0x00000100" name="IC9MD" />
            <bitfield mask="0x00010000" name="OC1MD" />
            <bitfield mask="0x00020000" name="OC2MD" />
            <bitfield mask="0x00040000" name="OC3MD" />
            <bitfield mask="0x00080000" name="OC4MD" />
            <bitfield mask="0x00100000" name="OC5MD" />
            <bitfield mask="0x00200000" name="OC6MD" />
            <bitfield mask="0x00400000" name="OC7MD" />
            <bitfield mask="0x00800000" name="OC8MD" />
            <bitfield mask="0x01000000" name="OC9MD" />
         </register>
         <register caption="" name="PMD4" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T1MD" />
            <bitfield mask="0x00000002" name="T2MD" />
            <bitfield mask="0x00000004" name="T3MD" />
            <bitfield mask="0x00000008" name="T4MD" />
            <bitfield mask="0x00000010" name="T5MD" />
            <bitfield mask="0x00000020" name="T6MD" />
            <bitfield mask="0x00000040" name="T7MD" />
            <bitfield mask="0x00000080" name="T8MD" />
            <bitfield mask="0x00000100" name="T9MD" />
         </register>
         <register caption="" name="PMD5" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="U1MD" />
            <bitfield mask="0x00000002" name="U2MD" />
            <bitfield mask="0x00000004" name="U3MD" />
            <bitfield mask="0x00000008" name="U4MD" />
            <bitfield mask="0x00000010" name="U5MD" />
            <bitfield mask="0x00000020" name="U6MD" />
            <bitfield mask="0x00000100" name="SPI1MD" />
            <bitfield mask="0x00000200" name="SPI2MD" />
            <bitfield mask="0x00000400" name="SPI3MD" />
            <bitfield mask="0x00000800" name="SPI4MD" />
            <bitfield mask="0x00001000" name="SPI5MD" />
            <bitfield mask="0x00002000" name="SPI6MD" />
            <bitfield mask="0x00010000" name="I2C1MD" />
            <bitfield mask="0x00020000" name="I2C2MD" />
            <bitfield mask="0x00040000" name="I2C3MD" />
            <bitfield mask="0x00080000" name="I2C4MD" />
            <bitfield mask="0x00100000" name="I2C5MD" />
            <bitfield mask="0x01000000" name="USBMD" />
            <bitfield mask="0x10000000" name="CAN1MD" />
            <bitfield mask="0x20000000" name="CAN2MD" />
         </register>
         <register caption="" name="PMD6" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000100" name="REFO1MD" />
            <bitfield mask="0x00000200" name="REFO2MD" />
            <bitfield mask="0x00000400" name="REFO3MD" />
            <bitfield mask="0x00000800" name="REFO4MD" />
            <bitfield mask="0x00001000" name="REFO5MD" />
            <bitfield mask="0x00010000" name="PMPMD" />
            <bitfield mask="0x00020000" name="EBIMD" />
            <bitfield mask="0x00040000" name="GPUMD" />
            <bitfield mask="0x00100000" name="GLCDMD" />
            <bitfield mask="0x00200000" name="SDHCMD" />
            <bitfield mask="0x00800000" name="SQI1MD" />
            <bitfield mask="0x10000000" name="ETHMD" />
         </register>
         <register caption="" name="PMD7" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000010" name="DMAMD" />
            <bitfield mask="0x00100000" name="RNGMD" />
            <bitfield mask="0x00400000" name="CRYPTMD" />
            <bitfield mask="0x10000000" name="DDR2CMD" />
         </register>
         <register caption="External Bus Interface Address Pin Configuration Register" name="CFGEBIA" offset="0xc0" rw="RW" size="4">
            <bitfield caption="EBI Address Pin Enable bit 0" mask="0x00000001" name="EBIA0EN" values="CFGEBIA__EBIA0EN" />
            <bitfield caption="EBI Address Pin Enable bit 1" mask="0x00000002" name="EBIA1EN" values="CFGEBIA__EBIA1EN" />
            <bitfield caption="EBI Address Pin Enable bit 2" mask="0x00000004" name="EBIA2EN" values="CFGEBIA__EBIA2EN" />
            <bitfield caption="EBI Address Pin Enable bit 3" mask="0x00000008" name="EBIA3EN" values="CFGEBIA__EBIA3EN" />
            <bitfield caption="EBI Address Pin Enable bit 4" mask="0x00000010" name="EBIA4EN" values="CFGEBIA__EBIA4EN" />
            <bitfield caption="EBI Address Pin Enable bit 5" mask="0x00000020" name="EBIA5EN" values="CFGEBIA__EBIA5EN" />
            <bitfield caption="EBI Address Pin Enable bit 6" mask="0x00000040" name="EBIA6EN" values="CFGEBIA__EBIA6EN" />
            <bitfield caption="EBI Address Pin Enable bit 7" mask="0x00000080" name="EBIA7EN" values="CFGEBIA__EBIA7EN" />
            <bitfield caption="EBI Address Pin Enable bit 8" mask="0x00000100" name="EBIA8EN" values="CFGEBIA__EBIA8EN" />
            <bitfield caption="EBI Address Pin Enable bit 9" mask="0x00000200" name="EBIA9EN" values="CFGEBIA__EBIA9EN" />
            <bitfield caption="EBI Address Pin Enable bit 10" mask="0x00000400" name="EBIA10EN" values="CFGEBIA__EBIA10EN" />
            <bitfield caption="EBI Address Pin Enable bit 11" mask="0x00000800" name="EBIA11EN" values="CFGEBIA__EBIA11EN" />
            <bitfield caption="EBI Address Pin Enable bit 12" mask="0x00001000" name="EBIA12EN" values="CFGEBIA__EBIA12EN" />
            <bitfield caption="EBI Address Pin Enable bit 13" mask="0x00002000" name="EBIA13EN" values="CFGEBIA__EBIA13EN" />
            <bitfield caption="EBI Address Pin Enable bit 14" mask="0x00004000" name="EBIA14EN" values="CFGEBIA__EBIA14EN" />
            <bitfield caption="EBI Address Pin Enable bit 15" mask="0x00008000" name="EBIA15EN" values="CFGEBIA__EBIA15EN" />
            <bitfield caption="EBI Address Pin Enable bit 16" mask="0x00010000" name="EBIA16EN" values="CFGEBIA__EBIA16EN" />
            <bitfield caption="EBI Address Pin Enable bit 17" mask="0x00020000" name="EBIA17EN" values="CFGEBIA__EBIA17EN" />
            <bitfield caption="EBI Address Pin Enable bit 18" mask="0x00040000" name="EBIA18EN" values="CFGEBIA__EBIA18EN" />
            <bitfield caption="EBI Address Pin Enable bit 19" mask="0x00080000" name="EBIA19EN" values="CFGEBIA__EBIA19EN" />
            <bitfield caption="EBI Address Pin Enable bit 20" mask="0x00100000" name="EBIA20EN" values="CFGEBIA__EBIA20EN" />
            <bitfield caption="EBI Address Pin Enable bit 21" mask="0x00200000" name="EBIA21EN" values="CFGEBIA__EBIA21EN" />
            <bitfield caption="EBI Address Pin Enable bit 22" mask="0x00400000" name="EBIA22EN" values="CFGEBIA__EBIA22EN" />
            <bitfield caption="EBI Address Pin Enable bit 23" mask="0x00800000" name="EBIA23EN" values="CFGEBIA__EBIA23EN" />
         </register>
         <register caption="External Bus Interface Control Pin Configuration Register" name="CFGEBIC" offset="0xd0" rw="RW" size="4">
            <bitfield caption="EBI Data Upper Byte Pin Enable bit" mask="0x00000001" name="EBIDEN0" values="CFGEBIC__EBIDEN0" />
            <bitfield caption="EBI Data Upper Byte Pin Enable bit" mask="0x00000002" name="EBIDEN1" values="CFGEBIC__EBIDEN1" />
            <bitfield caption="EBICS0 Pin Enable bit" mask="0x00000010" name="EBICSEN0" values="CFGEBIC__EBICSEN0" />
            <bitfield caption="EBICS1 Pin Enable bit" mask="0x00000020" name="EBICSEN1" values="CFGEBIC__EBICSEN1" />
            <bitfield caption="EBICS2 Pin Enable bit" mask="0x00000040" name="EBICSEN2" values="CFGEBIC__EBICSEN2" />
            <bitfield caption="EBICS3 Pin Enable bit" mask="0x00000080" name="EBICSEN3" values="CFGEBIC__EBICSEN3" />
            <bitfield caption="EBIBS0 Pin Enable bit" mask="0x00000100" name="EBIBSEN0" values="CFGEBIC__EBIBSEN0" />
            <bitfield caption="EBIBS1 Pin Enable bit" mask="0x00000200" name="EBIBSEN1" values="CFGEBIC__EBIBSEN1" />
            <bitfield caption="EBIOE Pin Enable bit" mask="0x00001000" name="EBIOEEN" values="CFGEBIC__EBIOEEN" />
            <bitfield caption="EBIWE Pin Enable bit" mask="0x00002000" name="EBIWEEN" values="CFGEBIC__EBIWEEN" />
            <bitfield caption="EBIRP Pin Sensitivity Control bit" mask="0x00010000" name="EBIRPEN" values="CFGEBIC__EBIRPEN" />
            <bitfield caption="EBIRDYx Pin Sensitivity Control bit" mask="0x00020000" name="EBIRDYLVL" values="CFGEBIC__EBIRDYLVL" />
            <bitfield caption="EBIRDY1 Pin Enable bit" mask="0x02000000" name="EBIRDYEN1" values="CFGEBIC__EBIRDYEN1" />
            <bitfield caption="EBIRDY2 Pin Enable bit" mask="0x04000000" name="EBIRDYEN2" values="CFGEBIC__EBIRDYEN2" />
            <bitfield caption="EBIRDY3 Pin Enable bit" mask="0x08000000" name="EBIRDYEN3" values="CFGEBIC__EBIRDYEN3" />
            <bitfield caption="EBIRDY1 Inversion Control bit" mask="0x20000000" name="EBIRDYINV1" values="CFGEBIC__EBIRDYINV1" />
            <bitfield caption="EBIRDY2 Inversion Control bit" mask="0x40000000" name="EBIRDYINV2" values="CFGEBIC__EBIRDYINV2" />
            <bitfield caption="EBIRDY3 Inversion Control bit" mask="0x80000000" name="EBIRDYINV3" values="CFGEBIC__EBIRDYINV3" />
         </register>
         <register caption="Permission Group Configuration Register" name="CFGPG" offset="0xe0" rw="RW" size="4">
            <bitfield caption="CPU Permission Group bits" mask="0x00000003" name="CPUPG" values="CFGPG__CPUPG" />
            <bitfield caption="DMA Module Permission Group bits" mask="0x00000030" name="DMAPG" values="CFGPG__DMAPG" />
            <bitfield caption="USB Module Permission Group bits" mask="0x00000300" name="USBPG" values="CFGPG__USBPG" />
            <bitfield caption="CAN1 Module Permission Group bits" mask="0x00003000" name="CAN1PG" values="CFGPG__CAN1PG" />
            <bitfield caption="CAN2 Module Permission Group bits" mask="0x0000C000" name="CAN2PG" values="CFGPG__CAN2PG" />
            <bitfield caption="Ethernet Module Permission Group bits" mask="0x00030000" name="ETHPG" values="CFGPG__ETHPG" />
            <bitfield caption="Secure Digital Host Controller Permission Group bits" mask="0x000C0000" name="SDHCPG" values="CFGPG__SDHCPG" />
            <bitfield caption="SQI Module Permission Group bits" mask="0x00300000" name="SQI1PG" values="CFGPG__SQI1PG" />
            <bitfield caption="Flash Control Permission Group bits" mask="0x00C00000" name="FCPG" values="CFGPG__FCPG" />
            <bitfield caption="Crypto Engine Permission Group bits" mask="0x03000000" name="CRYPTPG" values="CFGPG__CRYPTPG" />
            <bitfield caption="Graphics LCD Controller Permission Group bits" mask="0x0C000000" name="GLCDPG" values="CFGPG__GLCDPG" />
            <bitfield caption="2D Graphics Processing Unit Permission Group bits" mask="0x30000000" name="GPUPG" values="CFGPG__GPUPG" />
            <bitfield mask="0xC0000000" name="ICD1PG" />
         </register>
         <register caption="Configuration Control Register 2" name="CFGCON2" offset="0xf0" rw="RW" size="4">
            <bitfield caption="GPU Reset Bit" mask="0x00000001" name="GPURESET" values="CFGCON2__GPURESET" />
            <bitfield caption="SDWPPOL" mask="0x00000004" name="SDWPPOL" values="CFGCON2__SDWPPOL" />
            <bitfield caption="SDHC Read FIFO Threshold bits" mask="0x00003FF0" name="SDRDFTHR" />
            <bitfield caption="SDHC Write FIFO Threshold bits" mask="0x03FF0000" name="SDWRFTHR" />
            <bitfield caption="SD card Write Protect Enable bit" mask="0x10000000" name="SDWPEN" values="CFGCON2__SDWPEN" />
            <bitfield caption="SD Card Detect Pin Enable bit" mask="0x20000000" name="SDCDEN" values="CFGCON2__SDCDEN" />
            <bitfield caption="Graphics Display Mode bit" mask="0x40000000" name="GLCDMODE" values="CFGCON2__GLCDMODE" />
            <bitfield caption="Graphics Display Pin Enable bit" mask="0x80000000" name="GLCDPINEN" values="CFGCON2__GLCDPINEN" />
         </register>
         <register caption="Memory PLL Configuration Register" name="CFGMPLL" offset="0x100" rw="RW" size="4" initval="0x7f40ffff">
            <bitfield caption="MPLL Input Divider bits" mask="0x0000003F" name="MPLLIDIV" values="CFGMPLL__MPLLIDIV" />
            <bitfield caption="Internal DDRV" mask="0x000000C0" name="INTVREFCON" values="CFGMPLL__INTVREFCON" />
            <bitfield caption="MPLL Multiplier bits" mask="0x0000FF00" name="MPLLMULT" values="CFGMPLL__MPLLMULT" />
            <bitfield caption="MPLL Voltage regulator Disable bit" mask="0x00400000" name="MPLLVREGDIS" values="CFGMPLL__MPLLVREGDIS" />
            <bitfield caption="MPLL Voltage Regulator Ready bit" mask="0x00800000" name="MPLLVREGRDY" values="CFGMPLL__MPLLVREGRDY" />
            <bitfield caption="MPLL Output Divider 1 bits" mask="0x07000000" name="MPLLODIV1" values="CFGMPLL__MPLLODIV1" />
            <bitfield caption="MPLL Output Divider 2 bits" mask="0x38000000" name="MPLLODIV2" values="CFGMPLL__MPLLODIV2" />
            <bitfield caption="MPLL Disable bit" mask="0x40000000" name="MPLLDIS" values="CFGMPLL__MPLLDIS" />
            <bitfield caption="Memory PLL Status bit" mask="0x80000000" name="MPLLRDY" values="CFGMPLL__MPLLRDY" />
         </register>
      </register-group>
      <value-group caption="Silicon Revision" name="DEVID__VER">
         <value caption="Revision A1" name="" value="0x10000000" />
         <value caption="Revision B0" name="" value="0x20000000" />
         <value caption="Revision B1" name="" value="0x30000000" />
      </value-group>
      <value-group caption="TDO Enable for 2-Wire JTAG" name="CFGCON__TDOEN">
         <value caption="2-wire JTAG protocol uses TDO" name="" value="0x1" />
         <value caption="2-wire JTAG protocol does not use TDO" name="" value="0x0" />
      </value-group>
      <value-group caption="Trace Output Enable bit" name="CFGCON__TROEN">
         <value caption="Enable trace outputs and start trace clock (trace probe must be present)" name="" value="0x1" />
         <value caption="Disable trace outputs and stop trace clock" name="" value="0x0" />
      </value-group>
      <value-group caption="JTAG Port Enable bit" name="CFGCON__JTAGEN">
         <value caption="Enable the JTAG port" name="" value="0x1" />
         <value caption="Disable the JTAG port" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash ECC Configuration bits" name="CFGCON__ECCCON">
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are writable)" name="" value="0x3" />
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are locked)" name="" value="0x2" />
         <value caption="Dynamic Flash ECC is enabled (ECCCON bits are locked)" name="" value="0x1" />
         <value caption="Flash ECC is enabled (ECCCON bits are locked; disables word Flash writes)" name="" value="0x0" />
      </value-group>
      <value-group caption="I/O Analog Charge Pump Enable bit" name="CFGCON__IOANCPEN">
         <value caption="Charge pumps are enabled" name="" value="0x1" />
         <value caption="Charge pumps are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Suspend Sleep Enable bit(1)" name="CFGCON__USBSSEN">
         <value caption="USB PHY clock is shut down when Sleep mode is active" name="" value="0x1" />
         <value caption="USB PHY clock continues to run when Sleep is active" name="" value="0x0" />
      </value-group>
      <value-group caption="Permission Group Lock bit(1)" name="CFGCON__PGLOCK">
         <value caption="Permission Group registers are locked. Writes to PG registers are not allowed." name="" value="0x1" />
         <value caption="Permission Group registers are not locked. Writes to PG registers are allowed." name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Module Disable bit(1)" name="CFGCON__PMDLOCK">
         <value caption="Peripheral module is locked. Writes to PMD registers is not allowed." name="" value="0x1" />
         <value caption="Peripheral module is not locked. Writes to PMD registers is allowed." name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Pin Select Lock bit(1)" name="CFGCON__IOLOCK">
         <value caption="Peripheral Pin Select is locked. Writes to PPS registers is not allowed." name="" value="0x1" />
         <value caption="Peripheral Pin Select is not locked. Writes to PPS registers is allowed." name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Alternate Clock Selection bit(1)" name="CFGCON__OCACLK">
         <value caption="Output Compare modules use an alternative Timer pair as their timebase clock" name="" value="0x1" />
         <value caption="All Output Compare modules use Timer2/3 as their timebase clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Alternate Clock Selection bit(1)" name="CFGCON__ICACLK">
         <value caption="Input Capture modules use an alternative Timer pair as their timebase clock" name="" value="0x1" />
         <value caption="All Input Capture modules use Timer2/3 as their timebase clock" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 0" name="CFGEBIA__EBIA0EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 1" name="CFGEBIA__EBIA1EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 2" name="CFGEBIA__EBIA2EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 3" name="CFGEBIA__EBIA3EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 4" name="CFGEBIA__EBIA4EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 5" name="CFGEBIA__EBIA5EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 6" name="CFGEBIA__EBIA6EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 7" name="CFGEBIA__EBIA7EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 8" name="CFGEBIA__EBIA8EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 9" name="CFGEBIA__EBIA9EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 10" name="CFGEBIA__EBIA10EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 11" name="CFGEBIA__EBIA11EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 12" name="CFGEBIA__EBIA12EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 13" name="CFGEBIA__EBIA13EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 14" name="CFGEBIA__EBIA14EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 15" name="CFGEBIA__EBIA15EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 16" name="CFGEBIA__EBIA16EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 17" name="CFGEBIA__EBIA17EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 18" name="CFGEBIA__EBIA18EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 19" name="CFGEBIA__EBIA19EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 20" name="CFGEBIA__EBIA20EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 21" name="CFGEBIA__EBIA21EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 22" name="CFGEBIA__EBIA22EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Address Pin Enable bit 23" name="CFGEBIA__EBIA23EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1" />
         <value caption="EBIAx pin has is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Data Upper Byte Pin Enable bit" name="CFGEBIC__EBIDEN0">
         <value caption="EBID pins are enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBID pins have reverted to general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBI Data Upper Byte Pin Enable bit" name="CFGEBIC__EBIDEN1">
         <value caption="EBID pins are enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBID pins have reverted to general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBICS0 Pin Enable bit" name="CFGEBIC__EBICSEN0">
         <value caption="EBICS0 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBICS0 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBICS1 Pin Enable bit" name="CFGEBIC__EBICSEN1">
         <value caption="EBICS1 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBICS1 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBICS2 Pin Enable bit" name="CFGEBIC__EBICSEN2">
         <value caption="EBICS2 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBICS2 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBICS3 Pin Enable bit" name="CFGEBIC__EBICSEN3">
         <value caption="EBICS3 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBICS3 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIBS0 Pin Enable bit" name="CFGEBIC__EBIBSEN0">
         <value caption="EBIBS0 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIBS0 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIBS1 Pin Enable bit" name="CFGEBIC__EBIBSEN1">
         <value caption="EBIBS1 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIBS1 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIOE Pin Enable bit" name="CFGEBIC__EBIOEEN">
         <value caption="EBIOE pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIOE pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIWE Pin Enable bit" name="CFGEBIC__EBIWEEN">
         <value caption="EBIWE pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIWE pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRP Pin Sensitivity Control bit" name="CFGEBIC__EBIRPEN">
         <value caption="EBIRP pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIRP pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDYx Pin Sensitivity Control bit" name="CFGEBIC__EBIRDYLVL">
         <value caption="Use level detect for EBIRDYx pins" name="" value="0x1" />
         <value caption="Use edge detect for EBIRDYx pins" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY1 Pin Enable bit" name="CFGEBIC__EBIRDYEN1">
         <value caption="EBIRDY1 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIRDY1 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY2 Pin Enable bit" name="CFGEBIC__EBIRDYEN2">
         <value caption="EBIRDY2 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIRDY2 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY3 Pin Enable bit" name="CFGEBIC__EBIRDYEN3">
         <value caption="EBIRDY3 pin is enabled for use by the EBI module" name="" value="0x1" />
         <value caption="EBIRDY3 pin is available for general use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY1 Inversion Control bit" name="CFGEBIC__EBIRDYINV1">
         <value caption="Invert EBIRDY1 pin before use" name="" value="0x1" />
         <value caption="Do not invert EBIRDY1 pin before use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY2 Inversion Control bit" name="CFGEBIC__EBIRDYINV2">
         <value caption="Invert EBIRDY2 pin before use" name="" value="0x1" />
         <value caption="Do not invert EBIRDY2 pin before use" name="" value="0x0" />
      </value-group>
      <value-group caption="EBIRDY3 Inversion Control bit" name="CFGEBIC__EBIRDYINV3">
         <value caption="Invert EBIRDY3 pin before use" name="" value="0x1" />
         <value caption="Do not invert EBIRDY3 pin before use" name="" value="0x0" />
      </value-group>
      <value-group caption="CPU Permission Group bits" name="CFGPG__CPUPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Module Permission Group bits" name="CFGPG__DMAPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Module Permission Group bits" name="CFGPG__USBPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN1 Module Permission Group bits" name="CFGPG__CAN1PG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN2 Module Permission Group bits" name="CFGPG__CAN2PG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Ethernet Module Permission Group bits" name="CFGPG__ETHPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Secure Digital Host Controller Permission Group bits" name="CFGPG__SDHCPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Module Permission Group bits" name="CFGPG__SQI1PG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Control Permission Group bits" name="CFGPG__FCPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Crypto Engine Permission Group bits" name="CFGPG__CRYPTPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Graphics LCD Controller Permission Group bits" name="CFGPG__GLCDPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="2D Graphics Processing Unit Permission Group bits" name="CFGPG__GPUPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3" />
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2" />
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1" />
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="GPU Reset Bit" name="CFGCON2__GPURESET">
         <value caption="Hold GPU in RESET" name="" value="0x1" />
         <value caption="Release RESET to the GPU module" name="" value="0x0" />
      </value-group>
      <value-group caption="SD card Write Protect Polarity bit" name="CFGCON2__SDWPPOL">
         <value caption="SDWP pin is Active-High" name="" value="0x1" />
         <value caption="SDWP pin is Active-Low" name="" value="0x0" />
      </value-group>
      <value-group caption="SD card Write Protect Enable bit" name="CFGCON2__SDWPEN">
         <value caption="SDWP pin is enabled for use by SDHC" name="" value="0x1" />
         <value caption="SDWP pin is available for general purpose use" name="" value="0x0" />
      </value-group>
      <value-group caption="SD Card Detect Pin Enable bit" name="CFGCON2__SDCDEN">
         <value caption="SDCD pin is enabled for use by SDHC" name="" value="0x1" />
         <value caption="SDCD pin is available for general purpose use" name="" value="0x0" />
      </value-group>
      <value-group caption="Graphics Display Mode bit" name="CFGCON2__GLCDMODE">
         <value caption="GLCD pins are set to RGB565 mode. Other GDx pins are available for general purpose use." name="" value="0x1" />
         <value caption="GLCD pins are set to RGB888 mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Graphics Display Pin Enable bit" name="CFGCON2__GLCDPINEN">
         <value caption="GLCD pins are used by the GLCD module" name="" value="0x1" />
         <value caption="GLCD pins are available for general purpose use" name="" value="0x0" />
      </value-group>
      <value-group caption="MPLL Input Divider bits" name="CFGMPLL__MPLLIDIV">
         <value caption="MPLL input clock is divider by 63" name="DIV_63" value="0x3f" />
         <value caption="MPLL input clock is divider by 62" name="DIV_62" value="0x3e" />
         <value caption="MPLL input clock is divider by 61" name="DIV_61" value="0x3D" />
         <value caption="MPLL input clock is divider by 60" name="DIV_60" value="0x3C" />
         <value caption="MPLL input clock is divider by 59" name="DIV_59" value="0x3B" />
         <value caption="MPLL input clock is divider by 58" name="DIV_58" value="0x3A" />
         <value caption="MPLL input clock is divider by 57" name="DIV_57" value="0x39" />
         <value caption="MPLL input clock is divider by 56" name="DIV_56" value="0x38" />
         <value caption="MPLL input clock is divider by 55" name="DIV_55" value="0x37" />
         <value caption="MPLL input clock is divider by 54" name="DIV_54" value="0x36" />
         <value caption="MPLL input clock is divider by 53" name="DIV_53" value="0x35" />
         <value caption="MPLL input clock is divider by 52" name="DIV_52" value="0x34" />
         <value caption="MPLL input clock is divider by 51" name="DIV_51" value="0x33" />
         <value caption="MPLL input clock is divider by 50" name="DIV_50" value="0x32" />
         <value caption="MPLL input clock is divider by 49" name="DIV_49" value="0x31" />
         <value caption="MPLL input clock is divider by 48" name="DIV_48" value="0x30" />
         <value caption="MPLL input clock is divider by 47" name="DIV_47" value="0x2F" />
         <value caption="MPLL input clock is divider by 46" name="DIV_46" value="0x2E" />
         <value caption="MPLL input clock is divider by 45" name="DIV_45" value="0x2D" />
         <value caption="MPLL input clock is divider by 44" name="DIV_44" value="0x2C" />
         <value caption="MPLL input clock is divider by 43" name="DIV_43" value="0x2B" />
         <value caption="MPLL input clock is divider by 42" name="DIV_42" value="0x2A" />
         <value caption="MPLL input clock is divider by 41" name="DIV_41" value="0x29" />
         <value caption="MPLL input clock is divider by 40" name="DIV_40" value="0x28" />
         <value caption="MPLL input clock is divider by 39" name="DIV_39" value="0x27" />
         <value caption="MPLL input clock is divider by 38" name="DIV_38" value="0x26" />
         <value caption="MPLL input clock is divider by 37" name="DIV_37" value="0x25" />
         <value caption="MPLL input clock is divider by 36" name="DIV_36" value="0x24" />
         <value caption="MPLL input clock is divider by 35" name="DIV_35" value="0x23" />
         <value caption="MPLL input clock is divider by 34" name="DIV_34" value="0x22" />
         <value caption="MPLL input clock is divider by 33" name="DIV_33" value="0x21" />
         <value caption="MPLL input clock is divider by 32" name="DIV_32" value="0x20" />
         <value caption="MPLL input clock is divider by 31" name="DIV_31" value="0x1F" />
         <value caption="MPLL input clock is divider by 30" name="DIV_30" value="0x1E" />
         <value caption="MPLL input clock is divider by 29" name="DIV_29" value="0x1D" />
         <value caption="MPLL input clock is divider by 28" name="DIV_28" value="0x1C" />
         <value caption="MPLL input clock is divider by 27" name="DIV_27" value="0x1B" />
         <value caption="MPLL input clock is divider by 26" name="DIV_26" value="0x1A" />
         <value caption="MPLL input clock is divider by 25" name="DIV_25" value="0x19" />
         <value caption="MPLL input clock is divider by 24" name="DIV_24" value="0x18" />
         <value caption="MPLL input clock is divider by 23" name="DIV_23" value="0x17" />
         <value caption="MPLL input clock is divider by 22" name="DIV_22" value="0x16" />
         <value caption="MPLL input clock is divider by 21" name="DIV_21" value="0x15" />
         <value caption="MPLL input clock is divider by 20" name="DIV_20" value="0x14" />
         <value caption="MPLL input clock is divider by 19" name="DIV_19" value="0x13" />
         <value caption="MPLL input clock is divider by 18" name="DIV_18" value="0x12" />
         <value caption="MPLL input clock is divider by 17" name="DIV_17" value="0x11" />
         <value caption="MPLL input clock is divider by 16" name="DIV_16" value="0x10" />
         <value caption="MPLL input clock is divider by 15" name="DIV_15" value="0xF" />
         <value caption="MPLL input clock is divider by 14" name="DIV_14" value="0xE" />
         <value caption="MPLL input clock is divider by 13" name="DIV_13" value="0xD" />
         <value caption="MPLL input clock is divider by 12" name="DIV_12" value="0xC" />
         <value caption="MPLL input clock is divider by 11" name="DIV_11" value="0xB" />
         <value caption="MPLL input clock is divider by 10" name="DIV_10" value="0xA" />
         <value caption="MPLL input clock is divider by 9" name="DIV_9" value="0x9" />
         <value caption="MPLL input clock is divider by 8" name="DIV_8" value="0x8" />
         <value caption="MPLL input clock is divider by 7" name="DIV_7" value="0x7" />
         <value caption="MPLL input clock is divider by 6" name="DIV_6" value="0x6" />
         <value caption="MPLL input clock is divider by 5" name="DIV_5" value="0x5" />
         <value caption="MPLL input clock is divider by 4" name="DIV_4" value="0x4" />
         <value caption="MPLL input clock is divider by 3" name="DIV_3" value="0x3" />
         <value caption="MPLL input clock is divider by 2" name="DIV_2" value="0x2" />
         <value caption="MPLL input clock is divider by 1" name="DIV_1" value="0x1" />
         <value caption="Reserved" name="RESERVED" value="0x0" />
      </value-group>
      <value-group caption="Internal DDRV" name="CFGMPLL__INTVREFCON">
         <value caption="Enable the internal DDRV" name="INTERNAL_DDRV" value="0x3" />
         <value caption="Disable the internal DDRV and drive the DDRVREF pin to VSS1V8" name="INTERNAL_DIS_VSS1V8" value="0x2" />
         <value caption="Disable the internal DDRV and drive the DDRVREF pin to VDDR1V8" name="INTERNAL_DIS_VDDR1V8" value="0x1" />
         <value caption="Use the external DDRV" name="EXTERNAL_DDRV" value="0x0" />
      </value-group>
      <value-group caption="MPLL Multiplier bits" name="CFGMPLL__MPLLMULT">
         <value caption="Reserved" name="RESERVED" value="0xff" />
         <value caption="Reserved" name="RESERVED" value="0xfe" />
         <value caption="Reserved" name="RESERVED" value="0xFD" />
         <value caption="Reserved" name="RESERVED" value="0xFC" />
         <value caption="Reserved" name="RESERVED" value="0xFB" />
         <value caption="Reserved" name="RESERVED" value="0xFA" />
         <value caption="Reserved" name="RESERVED" value="0xF9" />
         <value caption="Reserved" name="RESERVED" value="0xF8" />
         <value caption="Reserved" name="RESERVED" value="0xF7" />
         <value caption="Reserved" name="RESERVED" value="0xF6" />
         <value caption="Reserved" name="RESERVED" value="0xF5" />
         <value caption="Reserved" name="RESERVED" value="0xF4" />
         <value caption="Reserved" name="RESERVED" value="0xF3" />
         <value caption="Reserved" name="RESERVED" value="0xF2" />
         <value caption="Reserved" name="RESERVED" value="0xF1" />
         <value caption="Reserved" name="RESERVED" value="0xF0" />
         <value caption="Reserved" name="RESERVED" value="0xEF" />
         <value caption="Reserved" name="RESERVED" value="0xEE" />
         <value caption="Reserved" name="RESERVED" value="0xED" />
         <value caption="Reserved" name="RESERVED" value="0xEC" />
         <value caption="Reserved" name="RESERVED" value="0xEB" />
         <value caption="Reserved" name="RESERVED" value="0xEA" />
         <value caption="Reserved" name="RESERVED" value="0xE9" />
         <value caption="Reserved" name="RESERVED" value="0xE8" />
         <value caption="Reserved" name="RESERVED" value="0xE7" />
         <value caption="Reserved" name="RESERVED" value="0xE6" />
         <value caption="Reserved" name="RESERVED" value="0xE5" />
         <value caption="Reserved" name="RESERVED" value="0xE4" />
         <value caption="Reserved" name="RESERVED" value="0xE3" />
         <value caption="Reserved" name="RESERVED" value="0xE2" />
         <value caption="Reserved" name="RESERVED" value="0xE1" />
         <value caption="Reserved" name="RESERVED" value="0xE0" />
         <value caption="Reserved" name="RESERVED" value="0xDF" />
         <value caption="Reserved" name="RESERVED" value="0xDE" />
         <value caption="Reserved" name="RESERVED" value="0xDD" />
         <value caption="Reserved" name="RESERVED" value="0xDC" />
         <value caption="Reserved" name="RESERVED" value="0xDB" />
         <value caption="Reserved" name="RESERVED" value="0xDA" />
         <value caption="Reserved" name="RESERVED" value="0xD9" />
         <value caption="Reserved" name="RESERVED" value="0xD8" />
         <value caption="Reserved" name="RESERVED" value="0xD7" />
         <value caption="Reserved" name="RESERVED" value="0xD6" />
         <value caption="Reserved" name="RESERVED" value="0xD5" />
         <value caption="Reserved" name="RESERVED" value="0xD4" />
         <value caption="Reserved" name="RESERVED" value="0xD3" />
         <value caption="Reserved" name="RESERVED" value="0xD2" />
         <value caption="Reserved" name="RESERVED" value="0xD1" />
         <value caption="Reserved" name="RESERVED" value="0xD0" />
         <value caption="Reserved" name="RESERVED" value="0xCF" />
         <value caption="Reserved" name="RESERVED" value="0xCE" />
         <value caption="Reserved" name="RESERVED" value="0xCD" />
         <value caption="Reserved" name="RESERVED" value="0xCC" />
         <value caption="Reserved" name="RESERVED" value="0xCB" />
         <value caption="Reserved" name="RESERVED" value="0xCA" />
         <value caption="Reserved" name="RESERVED" value="0xC9" />
         <value caption="Reserved" name="RESERVED" value="0xC8" />
         <value caption="Reserved" name="RESERVED" value="0xC7" />
         <value caption="Reserved" name="RESERVED" value="0xC6" />
         <value caption="Reserved" name="RESERVED" value="0xC5" />
         <value caption="Reserved" name="RESERVED" value="0xC4" />
         <value caption="Reserved" name="RESERVED" value="0xC3" />
         <value caption="Reserved" name="RESERVED" value="0xC2" />
         <value caption="Reserved" name="RESERVED" value="0xC1" />
         <value caption="Reserved" name="RESERVED" value="0xC0" />
         <value caption="Reserved" name="RESERVED" value="0xBF" />
         <value caption="Reserved" name="RESERVED" value="0xBE" />
         <value caption="Reserved" name="RESERVED" value="0xBD" />
         <value caption="Reserved" name="RESERVED" value="0xBC" />
         <value caption="Reserved" name="RESERVED" value="0xBB" />
         <value caption="Reserved" name="RESERVED" value="0xBA" />
         <value caption="Reserved" name="RESERVED" value="0xB9" />
         <value caption="Reserved" name="RESERVED" value="0xB8" />
         <value caption="Reserved" name="RESERVED" value="0xB7" />
         <value caption="Reserved" name="RESERVED" value="0xB6" />
         <value caption="Reserved" name="RESERVED" value="0xB5" />
         <value caption="Reserved" name="RESERVED" value="0xB4" />
         <value caption="Reserved" name="RESERVED" value="0xB3" />
         <value caption="Reserved" name="RESERVED" value="0xB2" />
         <value caption="Reserved" name="RESERVED" value="0xB1" />
         <value caption="Reserved" name="RESERVED" value="0xB0" />
         <value caption="Reserved" name="RESERVED" value="0xAF" />
         <value caption="Reserved" name="RESERVED" value="0xAE" />
         <value caption="Reserved" name="RESERVED" value="0xAD" />
         <value caption="Reserved" name="RESERVED" value="0xAC" />
         <value caption="Reserved" name="RESERVED" value="0xAB" />
         <value caption="Reserved" name="RESERVED" value="0xAA" />
         <value caption="Reserved" name="RESERVED" value="0xA9" />
         <value caption="Reserved" name="RESERVED" value="0xA8" />
         <value caption="Reserved" name="RESERVED" value="0xA7" />
         <value caption="Reserved" name="RESERVED" value="0xA6" />
         <value caption="Reserved" name="RESERVED" value="0xA5" />
         <value caption="Reserved" name="RESERVED" value="0xA4" />
         <value caption="Reserved" name="RESERVED" value="0xA3" />
         <value caption="Reserved" name="RESERVED" value="0xA2" />
         <value caption="Reserved" name="RESERVED" value="0xa1" />
         <value caption="Multiply by 160" name="MUL_160" value="0xa0" />
         <value caption="Multiply by 159" name="MUL_159" value="0x9f" />
         <value caption="Multiply by 158" name="MUL_158" value="0x9E" />
         <value caption="Multiply by 157" name="MUL_157" value="0x9D" />
         <value caption="Multiply by 156" name="MUL_156" value="0x9C" />
         <value caption="Multiply by 155" name="MUL_155" value="0x9B" />
         <value caption="Multiply by 154" name="MUL_154" value="0x9A" />
         <value caption="Multiply by 153" name="MUL_153" value="0x99" />
         <value caption="Multiply by 152" name="MUL_152" value="0x98" />
         <value caption="Multiply by 151" name="MUL_151" value="0x97" />
         <value caption="Multiply by 150" name="MUL_150" value="0x96" />
         <value caption="Multiply by 149" name="MUL_149" value="0x95" />
         <value caption="Multiply by 148" name="MUL_148" value="0x94" />
         <value caption="Multiply by 147" name="MUL_147" value="0x93" />
         <value caption="Multiply by 146" name="MUL_146" value="0x92" />
         <value caption="Multiply by 145" name="MUL_145" value="0x91" />
         <value caption="Multiply by 144" name="MUL_144" value="0x90" />
         <value caption="Multiply by 143" name="MUL_143" value="0x8F" />
         <value caption="Multiply by 142" name="MUL_142" value="0x8E" />
         <value caption="Multiply by 141" name="MUL_141" value="0x8D" />
         <value caption="Multiply by 140" name="MUL_140" value="0x8C" />
         <value caption="Multiply by 139" name="MUL_139" value="0x8B" />
         <value caption="Multiply by 138" name="MUL_138" value="0x8A" />
         <value caption="Multiply by 137" name="MUL_137" value="0x89" />
         <value caption="Multiply by 136" name="MUL_136" value="0x88" />
         <value caption="Multiply by 135" name="MUL_135" value="0x87" />
         <value caption="Multiply by 134" name="MUL_134" value="0x86" />
         <value caption="Multiply by 133" name="MUL_133" value="0x85" />
         <value caption="Multiply by 132" name="MUL_132" value="0x84" />
         <value caption="Multiply by 131" name="MUL_131" value="0x83" />
         <value caption="Multiply by 130" name="MUL_130" value="0x82" />
         <value caption="Multiply by 129" name="MUL_129" value="0x81" />
         <value caption="Multiply by 128" name="MUL_128" value="0x80" />
         <value caption="Multiply by 127" name="MUL_127" value="0x7F" />
         <value caption="Multiply by 126" name="MUL_126" value="0x7E" />
         <value caption="Multiply by 125" name="MUL_125" value="0x7D" />
         <value caption="Multiply by 124" name="MUL_124" value="0x7C" />
         <value caption="Multiply by 123" name="MUL_123" value="0x7B" />
         <value caption="Multiply by 122" name="MUL_122" value="0x7A" />
         <value caption="Multiply by 121" name="MUL_121" value="0x79" />
         <value caption="Multiply by 120" name="MUL_120" value="0x78" />
         <value caption="Multiply by 119" name="MUL_119" value="0x77" />
         <value caption="Multiply by 118" name="MUL_118" value="0x76" />
         <value caption="Multiply by 117" name="MUL_117" value="0x75" />
         <value caption="Multiply by 116" name="MUL_116" value="0x74" />
         <value caption="Multiply by 115" name="MUL_115" value="0x73" />
         <value caption="Multiply by 114" name="MUL_114" value="0x72" />
         <value caption="Multiply by 113" name="MUL_113" value="0x71" />
         <value caption="Multiply by 112" name="MUL_112" value="0x70" />
         <value caption="Multiply by 111" name="MUL_111" value="0x6F" />
         <value caption="Multiply by 110" name="MUL_110" value="0x6E" />
         <value caption="Multiply by 109" name="MUL_109" value="0x6D" />
         <value caption="Multiply by 108" name="MUL_108" value="0x6C" />
         <value caption="Multiply by 107" name="MUL_107" value="0x6B" />
         <value caption="Multiply by 106" name="MUL_106" value="0x6A" />
         <value caption="Multiply by 105" name="MUL_105" value="0x69" />
         <value caption="Multiply by 104" name="MUL_104" value="0x68" />
         <value caption="Multiply by 103" name="MUL_103" value="0x67" />
         <value caption="Multiply by 102" name="MUL_102" value="0x66" />
         <value caption="Multiply by 101" name="MUL_101" value="0x65" />
         <value caption="Multiply by 100" name="MUL_100" value="0x64" />
         <value caption="Multiply by 99" name="MUL_99" value="0x63" />
         <value caption="Multiply by 98" name="MUL_98" value="0x62" />
         <value caption="Multiply by 97" name="MUL_97" value="0x61" />
         <value caption="Multiply by 96" name="MUL_96" value="0x60" />
         <value caption="Multiply by 95" name="MUL_95" value="0x5F" />
         <value caption="Multiply by 94" name="MUL_94" value="0x5E" />
         <value caption="Multiply by 93" name="MUL_93" value="0x5D" />
         <value caption="Multiply by 92" name="MUL_92" value="0x5C" />
         <value caption="Multiply by 91" name="MUL_91" value="0x5B" />
         <value caption="Multiply by 90" name="MUL_90" value="0x5A" />
         <value caption="Multiply by 89" name="MUL_89" value="0x59" />
         <value caption="Multiply by 88" name="MUL_88" value="0x58" />
         <value caption="Multiply by 87" name="MUL_87" value="0x57" />
         <value caption="Multiply by 86" name="MUL_86" value="0x56" />
         <value caption="Multiply by 85" name="MUL_85" value="0x55" />
         <value caption="Multiply by 84" name="MUL_84" value="0x54" />
         <value caption="Multiply by 83" name="MUL_83" value="0x53" />
         <value caption="Multiply by 82" name="MUL_82" value="0x52" />
         <value caption="Multiply by 81" name="MUL_81" value="0x51" />
         <value caption="Multiply by 80" name="MUL_80" value="0x50" />
         <value caption="Multiply by 79" name="MUL_79" value="0x4F" />
         <value caption="Multiply by 78" name="MUL_78" value="0x4E" />
         <value caption="Multiply by 77" name="MUL_77" value="0x4D" />
         <value caption="Multiply by 76" name="MUL_76" value="0x4C" />
         <value caption="Multiply by 75" name="MUL_75" value="0x4B" />
         <value caption="Multiply by 74" name="MUL_74" value="0x4A" />
         <value caption="Multiply by 73" name="MUL_73" value="0x49" />
         <value caption="Multiply by 72" name="MUL_72" value="0x48" />
         <value caption="Multiply by 71" name="MUL_71" value="0x47" />
         <value caption="Multiply by 70" name="MUL_70" value="0x46" />
         <value caption="Multiply by 69" name="MUL_69" value="0x45" />
         <value caption="Multiply by 68" name="MUL_68" value="0x44" />
         <value caption="Multiply by 67" name="MUL_67" value="0x43" />
         <value caption="Multiply by 66" name="MUL_66" value="0x42" />
         <value caption="Multiply by 65" name="MUL_65" value="0x41" />
         <value caption="Multiply by 64" name="MUL_64" value="0x40" />
         <value caption="Multiply by 63" name="MUL_63" value="0x3F" />
         <value caption="Multiply by 62" name="MUL_62" value="0x3E" />
         <value caption="Multiply by 61" name="MUL_61" value="0x3D" />
         <value caption="Multiply by 60" name="MUL_60" value="0x3C" />
         <value caption="Multiply by 59" name="MUL_59" value="0x3B" />
         <value caption="Multiply by 58" name="MUL_58" value="0x3A" />
         <value caption="Multiply by 57" name="MUL_57" value="0x39" />
         <value caption="Multiply by 56" name="MUL_56" value="0x38" />
         <value caption="Multiply by 55" name="MUL_55" value="0x37" />
         <value caption="Multiply by 54" name="MUL_54" value="0x36" />
         <value caption="Multiply by 53" name="MUL_53" value="0x35" />
         <value caption="Multiply by 52" name="MUL_52" value="0x34" />
         <value caption="Multiply by 51" name="MUL_51" value="0x33" />
         <value caption="Multiply by 50" name="MUL_50" value="0x32" />
         <value caption="Multiply by 49" name="MUL_49" value="0x31" />
         <value caption="Multiply by 48" name="MUL_48" value="0x30" />
         <value caption="Multiply by 47" name="MUL_47" value="0x2F" />
         <value caption="Multiply by 46" name="MUL_46" value="0x2E" />
         <value caption="Multiply by 45" name="MUL_45" value="0x2D" />
         <value caption="Multiply by 44" name="MUL_44" value="0x2C" />
         <value caption="Multiply by 43" name="MUL_43" value="0x2B" />
         <value caption="Multiply by 42" name="MUL_42" value="0x2A" />
         <value caption="Multiply by 41" name="MUL_41" value="0x29" />
         <value caption="Multiply by 40" name="MUL_40" value="0x28" />
         <value caption="Multiply by 39" name="MUL_39" value="0x27" />
         <value caption="Multiply by 38" name="MUL_38" value="0x26" />
         <value caption="Multiply by 37" name="MUL_37" value="0x25" />
         <value caption="Multiply by 36" name="MUL_36" value="0x24" />
         <value caption="Multiply by 35" name="MUL_35" value="0x23" />
         <value caption="Multiply by 34" name="MUL_34" value="0x22" />
         <value caption="Multiply by 33" name="MUL_33" value="0x21" />
         <value caption="Multiply by 32" name="MUL_32" value="0x20" />
         <value caption="Multiply by 31" name="MUL_31" value="0x1F" />
         <value caption="Multiply by 30" name="MUL_30" value="0x1E" />
         <value caption="Multiply by 29" name="MUL_29" value="0x1D" />
         <value caption="Multiply by 28" name="MUL_28" value="0x1C" />
         <value caption="Multiply by 27" name="MUL_27" value="0x1B" />
         <value caption="Multiply by 26" name="MUL_26" value="0x1A" />
         <value caption="Multiply by 25" name="MUL_25" value="0x19" />
         <value caption="Multiply by 24" name="MUL_24" value="0x18" />
         <value caption="Multiply by 23" name="MUL_23" value="0x17" />
         <value caption="Multiply by 22" name="MUL_22" value="0x16" />
         <value caption="Multiply by 21" name="MUL_21" value="0x15" />
         <value caption="Multiply by 20" name="MUL_20" value="0x14" />
         <value caption="Multiply by 19" name="MUL_19" value="0x13" />
         <value caption="Multiply by 18" name="MUL_18" value="0x12" />
         <value caption="Multiply by 17" name="MUL_17" value="0x11" />
         <value caption="Multiply by 16" name="MUL_16" value="0x10" />
         <value caption="Reserved" name="RESERVED" value="0xE" />
         <value caption="Reserved" name="RESERVED" value="0xD" />
         <value caption="Reserved" name="RESERVED" value="0xC" />
         <value caption="Reserved" name="RESERVED" value="0xB" />
         <value caption="Reserved" name="RESERVED" value="0xA" />
         <value caption="Reserved" name="RESERVED" value="0x9" />
         <value caption="Reserved" name="RESERVED" value="0x8" />
         <value caption="Reserved" name="RESERVED" value="0x7" />
         <value caption="Reserved" name="RESERVED" value="0x6" />
         <value caption="Reserved" name="RESERVED" value="0x5" />
         <value caption="Reserved" name="RESERVED" value="0x4" />
         <value caption="Reserved" name="RESERVED" value="0x3" />
         <value caption="Reserved" name="RESERVED" value="0x2" />
         <value caption="Reserved" name="RESERVED" value="0x1" />
         <value caption="Reserved" name="RESERVED" value="0xf" />
         <value caption="Reserved" name="RESERVED" value="0x0" />
      </value-group>
      <value-group caption="MPLL Voltage regulator Disable bit" name="CFGMPLL__MPLLVREGDIS">
         <value caption="MPLL voltage regulator is disabled" name="DISABLED" value="0x1" />
         <value caption="MPLL voltage regulator is enabled" name="ENABLED" value="0x0" />
      </value-group>
      <value-group caption="MPLL Voltage Regulator Ready bit" name="CFGMPLL__MPLLVREGRDY">
         <value caption="MPLL voltage regulator is ready for use" name="" value="0x1" />
         <value caption="MPLL voltage regulator is not ready or is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="MPLL Output Divider 2 bits" name="CFGMPLL__MPLLODIV2">
         <value caption="MPLL second stage output is divided by 7" name="DIV_7" value="0x7" />
         <value caption="MPLL second stage output is divided by 6" name="DIV_6" value="0x6" />
         <value caption="MPLL second stage output is divided by 5" name="DIV_5" value="0x5" />
         <value caption="MPLL second stage output is divided by 4" name="DIV_4" value="0x4" />
         <value caption="MPLL second stage output is divided by 3" name="DIV_3" value="0x3" />
         <value caption="MPLL second stage output is divided by 2" name="DIV_2" value="0x2" />
         <value caption="MPLL second stage output is divided by 1" name="DIV_1" value="0x1" />
         <value caption="Reserved" name="Reserved" value="0x0" />
      </value-group>
      <value-group caption="MPLL Output Divider 1 bits" name="CFGMPLL__MPLLODIV1">
         <value caption="MPLL second stage output is divided by 7" name="DIV_7" value="0x7" />
         <value caption="MPLL second stage output is divided by 6" name="DIV_6" value="0x6" />
         <value caption="MPLL second stage output is divided by 5" name="DIV_5" value="0x5" />
         <value caption="MPLL second stage output is divided by 4" name="DIV_4" value="0x4" />
         <value caption="MPLL second stage output is divided by 3" name="DIV_3" value="0x3" />
         <value caption="MPLL second stage output is divided by 2" name="DIV_2" value="0x2" />
         <value caption="MPLL second stage output is divided by 1" name="DIV_1" value="0x1" />
         <value caption="Reserved" name="Reserved" value="0x0" />
      </value-group>
      <value-group caption="MPLL Disable bit" name="CFGMPLL__MPLLDIS">
         <value caption="MPLL is disabled" name="DISABLED" value="0x1" />
         <value caption="MPLL is enabled" name="ENABLED" value="0x0" />
      </value-group>
      <value-group caption="Memory PLL Status bit" name="CFGMPLL__MPLLRDY">
         <value caption="MPLL clock is stable and is ready for use" name="" value="0x1" />
         <value caption="MPLL clock is not ready. Initializing DDR2 SDRAM when the clock is not ready will result in undefined behavior." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00866" name="CMP" version="2">
      <register-group name="CMP">
         <register caption="Comparator Control Register" name="CM1CON" initval="0x000000C3" offset="0x0" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Select bits for Comparator" mask="0x00000003" name="CCH" values="CM1CON__CCH" />
            <bitfield caption="Comparator Positive Input Configure bit" mask="0x00000010" name="CREF" values="CM1CON__CREF" />
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM1CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM1CON__COUT" />
            <bitfield mask="0x00001000" name="CLPWR" />
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM1CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM1CON__COE" />
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM1CON__ON" />
         </register>
         <register caption="Comparator Control Register" name="CM2CON" initval="0x000000C3" offset="0x10" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Select bits for Comparator" mask="0x00000003" name="CCH" values="CM2CON__CCH" />
            <bitfield caption="Comparator Positive Input Configure bit" mask="0x00000010" name="CREF" values="CM2CON__CREF" />
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM2CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM2CON__COUT" />
            <bitfield mask="0x00001000" name="CLPWR" />
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM2CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM2CON__COE" />
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM2CON__ON" />
         </register>
         <register caption="Comparator Status Register" name="CMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield caption="Comparator Output bit" mask="0x00000001" name="C1OUT" values="CMSTAT__C1OUT" />
            <bitfield caption="Comparator Output bit" mask="0x00000002" name="C2OUT" values="CMSTAT__C2OUT" />
            <bitfield mask="0x00000004" name="C3OUT" />
            <bitfield mask="0x00000008" name="C4OUT" />
            <bitfield mask="0x00000010" name="C5OUT" />
            <bitfield mask="0x00000020" name="C6OUT" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="CMSTAT__SIDL" />
         </register>
      </register-group>
      <value-group caption="Comparator Negative Input Select bits for Comparator" name="CM1CON__CCH">
         <value caption="Comparator inverting input is connected to the IVREF" name="" value="0x3" />
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2" />
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1" />
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Positive Input Configure bit" name="CM1CON__CREF">
         <value caption="Comparator non-inverting input is connected to the internal CVref" name="" value="0x1" />
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM1CON__EVPOL">
         <value caption="Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output" name="" value="0x3" />
         <value caption="Comparator interrupt is generated on a high-to-low transition of the comparator output" name="" value="0x2" />
         <value caption="Comparator interrupt is generated on a low-to-high transition of the comparator output" name="" value="0x1" />
         <value caption="Comparator interrupt generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM1CON__COUT">
         <value caption="Output of the Comparator is a 1" name="" value="0x1" />
         <value caption="Output of the Comparator is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM1CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1" />
         <value caption="Output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM1CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator ON bit" name="CM1CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Negative Input Select bits for Comparator" name="CM2CON__CCH">
         <value caption="Comparator inverting input is connected to the IVREF" name="" value="0x3" />
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2" />
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1" />
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Positive Input Configure bit" name="CM2CON__CREF">
         <value caption="Comparator non-inverting input is connected to the internal CVref" name="" value="0x1" />
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM2CON__EVPOL">
         <value caption="Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output" name="" value="0x3" />
         <value caption="Comparator interrupt is generated on a high-to-low transition of the comparator output" name="" value="0x2" />
         <value caption="Comparator interrupt is generated on a low-to-high transition of the comparator output" name="" value="0x1" />
         <value caption="Comparator interrupt generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM2CON__COUT">
         <value caption="Output of the Comparator is a 1" name="" value="0x1" />
         <value caption="Output of the Comparator is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM2CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1" />
         <value caption="Output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM2CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator ON bit" name="CM2CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CMSTAT__C1OUT">
         <value caption="Output of Comparator 1 is a 1" name="" value="0x1" />
         <value caption="Output of Comparator 1 is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CMSTAT__C2OUT">
         <value caption="Output of Comparator 2 is a 1" name="" value="0x1" />
         <value caption="Output of Comparator 2 is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="CMSTAT__SIDL">
         <value caption="All Comparator modules are disabled in Idle mode" name="" value="0x1" />
         <value caption="All Comparator modules continue to operate in the Idle mode" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="-0000" name="CORE" version="">
      <register-group name="CORE" />
   </module>
   <module caption="" id="02823" name="CRU" version="2">
      <register-group name="CRU">
         <register caption="Oscillator Control Register" name="OSCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Oscillator Switch Enable bit" mask="0x00000001" name="OSWEN" values="OSCCON__OSWEN" />
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x00000002" name="SOSCEN" values="OSCCON__SOSCEN" />
            <bitfield mask="0x00000004" name="UFRCEN" />
            <bitfield caption="Clock Fail Detect bit" mask="0x00000008" name="CF" values="OSCCON__CF" />
            <bitfield caption="Sleep Mode Enable bit" mask="0x00000010" name="SLPEN" values="OSCCON__SLPEN" />
            <bitfield caption="Clock Selection Lock Enable bit" mask="0x00000080" name="CLKLOCK" values="OSCCON__CLKLOCK" />
            <bitfield caption="New Oscillator Selection bits" mask="0x00000700" name="NOSC" values="OSCCON__NOSC" />
            <bitfield caption="Current Oscillator Selection bits" mask="0x00007000" name="COSC" values="OSCCON__COSC" />
            <bitfield caption="Sleep 2-speed Startup Control bit" mask="0x00200000" name="SLP2SPD" values="OSCCON__SLP2SPD" />
            <bitfield caption="Dream Mode Enable bit" mask="0x00800000" name="DRMEN" values="OSCCON__DRMEN" />
            <bitfield caption="Internal Fast RC Oscillator Clock Divider bits" mask="0x07000000" name="FRCDIV" values="OSCCON__FRCDIV" />
         </register>
         <register caption="FRC Tuning Register" name="OSCTUN" offset="0x10" rw="RW" size="4">
            <bitfield caption="FRC Oscillator Tuning bits" mask="0x0000003F" name="TUN" values="OSCTUN__TUN" />
         </register>
         <register caption="System PLL Control Register" name="SPLLCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="System PLL Frequency Range Selection bits" mask="0x00000007" name="PLLRANGE" values="SPLLCON__PLLRANGE" />
            <bitfield caption="System PLL Input Clock Source bit" mask="0x00000080" name="PLLICLK" values="SPLLCON__PLLICLK" />
            <bitfield caption="System PLL Input Clock Divider bits" mask="0x00000700" name="PLLIDIV" values="SPLLCON__PLLIDIV" />
            <bitfield caption="System PLL Multiplier bits" mask="0x007F0000" name="PLLMULT" values="SPLLCON__PLLMULT" />
            <bitfield caption="System PLL Output Clock Divider bits" mask="0x07000000" name="PLLODIV" values="SPLLCON__PLLODIV" />
         </register>
         <register caption="Reset Control Register" name="RCON" offset="0x40" rw="RW" size="4">
            <bitfield caption="Power-on Reset Flag bit" mask="0x00000001" name="POR" values="RCON__POR" />
            <bitfield caption="Brown-out Reset Flag bit" mask="0x00000002" name="BOR" values="RCON__BOR" />
            <bitfield caption="Wake From Idle Flag bit" mask="0x00000004" name="IDLE" values="RCON__IDLE" />
            <bitfield caption="Wake From Sleep Flag bit" mask="0x00000008" name="SLEEP" values="RCON__SLEEP" />
            <bitfield caption="Watchdog Timer Time-out Flag bit" mask="0x00000010" name="WDTO" values="RCON__WDTO" />
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x00000020" name="DMTO" values="RCON__DMTO" />
            <bitfield caption="Software Reset Flag bit" mask="0x00000040" name="SWR" values="RCON__SWR" />
            <bitfield caption="External Reset (MCLR) Pin Flag bit" mask="0x00000080" name="EXTR" values="RCON__EXTR" />
            <bitfield caption="Configuration Mismatch Reset Flag bit" mask="0x00000200" name="CMR" values="RCON__CMR" />
            <bitfield mask="0x00000400" name="DPSLP" />
            <bitfield mask="0x00010000" name="VBAT" />
            <bitfield mask="0x00020000" name="VBPOR" />
            <bitfield mask="0x01000000" name="NVMOEL" />
            <bitfield mask="0x02000000" name="NVMLTA" />
            <bitfield caption="Primary/Secondary Configuration Registers Error Flag bit" mask="0x04000000" name="BCFGFAIL" values="RCON__BCFGFAIL" />
            <bitfield caption="Primary Configuration Registers Error Flag bit" mask="0x08000000" name="BCFGERR" values="RCON__BCFGERR" />
            <bitfield mask="0x20000000" name="HVDCORE" />
            <bitfield mask="0x40000000" name="PORCORE" />
            <bitfield mask="0x80000000" name="PORIO" />
         </register>
         <register caption="Software Reset Register" name="RSWRST" offset="0x50" rw="W" size="4">
            <bitfield caption="Software Reset Trigger bit" mask="0x00000001" name="SWRST" values="RSWRST__SWRST" />
         </register>
         <register caption="Non-maskable Interrupt (NMI) Control Register" name="RNMICON" offset="0x60" rw="RW" size="4">
            <bitfield caption="NMI Reset Counter Value bits" mask="0x0000FFFF" name="NMICNT" values="RNMICON__NMICNT" />
            <bitfield caption="Watchdog Timer Time-out in Sleep Mode Flag bit" mask="0x00010000" name="WDTS" values="RNMICON__WDTS" />
            <bitfield caption="Clock Fail Detect bit" mask="0x00020000" name="CF" values="RNMICON__CF" />
            <bitfield mask="0x00040000" name="LVD" />
            <bitfield caption="General NMI bit" mask="0x00080000" name="GNMI" values="RNMICON__GNMI" />
            <bitfield caption="Software NMI Trigger" mask="0x00800000" name="SWNMI" values="RNMICON__SWNMI" />
            <bitfield caption="Watchdog Timer Time-Out Flag bit" mask="0x01000000" name="WDTO" values="RNMICON__WDTO" />
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x02000000" name="DMTO" values="RNMICON__DMTO" />
         </register>
         <register caption="Power Control Register" name="PWRCON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Voltage Regulator Stand-by Enable bit" mask="0x00000001" name="VREGS" values="PWRCON__VREGS" />
            <bitfield mask="0x00000002" name="RETEN" />
            <bitfield mask="0x00000004" name="SBOREN" />
            <bitfield mask="0x00000030" name="VRGSLP" />
            <bitfield mask="0x000000C0" name="VRGRUN" />
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO1CON" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO1CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO1CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO1CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO1CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO1CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO1CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO1CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO2CON" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO2CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO2CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO2CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO2CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO2CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO2CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO2CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO3CON" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO3CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO3CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO3CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO3CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO3CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO3CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO3CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO4CON" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO4CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO4CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO4CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO4CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO4CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO4CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO4CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO5CON" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO5CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO5CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO5CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO5CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO5CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO5CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO5CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO1TRIM" offset="0x90" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO1TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO2TRIM" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO2TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO3TRIM" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO3TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO4TRIM" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO4TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO5TRIM" offset="0x110" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO5TRIM__ROTRIM" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB1DIV" offset="0x140" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB1DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB1DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB1DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB2DIV" offset="0x150" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB2DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB2DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB2DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB3DIV" offset="0x160" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB3DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB3DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB3DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB4DIV" offset="0x170" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB4DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB4DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB4DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB5DIV" offset="0x180" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB5DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB5DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB5DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB6DIV" offset="0x190" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB6DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB6DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB6DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB7DIV" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB7DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB7DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB7DIV__ON" />
         </register>
         <register caption="Oscillator Slew Control Register" name="SLEWCON" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Clock Switching Slewing Active Status bit" mask="0x00000001" name="BUSY" values="SLEWCON__BUSY" />
            <bitfield caption="Downward Slew Enable bit" mask="0x00000002" name="DNEN" values="SLEWCON__DNEN" />
            <bitfield caption="Upward Slew Enable bit" mask="0x00000004" name="UPEN" values="SLEWCON__UPEN" />
            <bitfield caption="Slew Divisor Steps Control bits" mask="0x00000700" name="SLWDIV" values="SLEWCON__SLWDIV" />
            <bitfield caption="System Clock Divide Control bits" mask="0x000F0000" name="SYSDIV" values="SLEWCON__SYSDIV" />
         </register>
         <register caption="Oscillator Clock Status Register" name="CLKSTAT" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="Fast RC Oscillator Ready Status bit" mask="0x00000001" name="FRCRDY" values="CLKSTAT__FRCRDY" />
            <bitfield mask="0x00000002" name="SPDIVRDY" />
            <bitfield caption="Primary Oscillator Ready Status bit" mask="0x00000004" name="POSCRDY" values="CLKSTAT__POSCRDY" />
            <bitfield mask="0x00000008" name="DCORDY" />
            <bitfield caption="Secondary Oscillator Ready Status bit" mask="0x00000010" name="SOSCRDY" values="CLKSTAT__SOSCRDY" />
            <bitfield caption="Low-Power RC Oscillator Ready Status bit" mask="0x00000020" name="LPRCRDY" values="CLKSTAT__LPRCRDY" />
            <bitfield mask="0x00000080" name="SPLLRDY" />
         </register>
      </register-group>
      <value-group caption="Oscillator Switch Enable bit" name="OSCCON__OSWEN">
         <value caption="Initiate an oscillator switch to selection specified by NOSC bits" name="" value="0x1" />
         <value caption="Oscillator switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="OSCCON__SOSCEN">
         <value caption="Enable Secondary Oscillator" name="" value="0x1" />
         <value caption="Disable Secondary Oscillator" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="OSCCON__CF">
         <value caption="FSCM has detected a clock failure" name="" value="0x1" />
         <value caption="No clock failure has been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Sleep Mode Enable bit" name="OSCCON__SLPEN">
         <value caption="Device will enter Sleep mode when a WAIT instruction is executed" name="" value="0x1" />
         <value caption="Device will enter Idle mode when a WAIT instruction is executed" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Selection Lock Enable bit" name="OSCCON__CLKLOCK">
         <value caption="Clock and PLL selections are locked" name="" value="0x1" />
         <value caption="Clock and PLL selections are not locked and may be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="New Oscillator Selection bits" name="OSCCON__NOSC">
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5" />
         <value caption="Secondary Oscillator (Sosc)" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2" />
         <value caption="System PLL (SPLL)" name="" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x0" />
      </value-group>
      <value-group caption="Current Oscillator Selection bits" name="OSCCON__COSC">
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x7" />
         <value caption="Back-up Fast RC (BFRC) Oscillator" name="" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5" />
         <value caption="Secondary Oscillator (Sosc)" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2" />
         <value caption="System PLL (SPLL)" name="" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x0" />
      </value-group>
      <value-group caption="Sleep 2-speed Startup Control bit" name="OSCCON__SLP2SPD">
         <value caption="Use FRC as SYSCLK until selected clock is ready" name="" value="0x1" />
         <value caption="Use the selected clock directly" name="" value="0x0" />
      </value-group>
      <value-group caption="Dream Mode Enable bit" name="OSCCON__DRMEN">
         <value caption="Dream mode is enabled" name="" value="0x1" />
         <value caption="Dream mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Internal Fast RC Oscillator Clock Divider bits" name="OSCCON__FRCDIV">
         <value caption="FRC divided by 256" name="DIV256" value="0x7" />
         <value caption="FRC divided by 64" name="DIV64" value="0x6" />
         <value caption="FRC divided by 32" name="DIV32" value="0x5" />
         <value caption="FRC divided by 16" name="DIV16" value="0x4" />
         <value caption="FRC divided by 8" name="DIV8" value="0x3" />
         <value caption="FRC divided by 4" name="DIV4" value="0x2" />
         <value caption="FRC divided by 2" name="DIV2" value="0x1" />
         <value caption="FRC divided by 1 (default setting)" name="DIV1" value="0x0" />
      </value-group>
      <value-group caption="FRC Oscillator Tuning bits" name="OSCTUN__TUN">
         <value caption="Center frequency -2%" name="" value="0x20" />
         <value caption="Center frequency; Oscillator runs at nominal frequency (8 MHz)" name="" value="0x0" />
         <value caption="Center frequency +2%" name="" value="0x1f" />
      </value-group>
      <value-group caption="System PLL Frequency Range Selection bits" name="SPLLCON__PLLRANGE">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="34-64 MHz" name="" value="0x5" />
         <value caption="21-42 MHz" name="" value="0x4" />
         <value caption="13-26 MHz" name="" value="0x3" />
         <value caption="8-16 MHz" name="" value="0x2" />
         <value caption="5-10 MHz" name="" value="0x1" />
         <value caption="Bypass" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Input Clock Source bit" name="SPLLCON__PLLICLK">
         <value caption="FRC is selected as the input to the System PLL" name="" value="0x1" />
         <value caption="Posc is selected as the input to the System PLL" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Input Clock Divider bits" name="SPLLCON__PLLIDIV">
         <value caption="Divide by 8" name="" value="0x7" />
         <value caption="Divide by 7" name="" value="0x6" />
         <value caption="Divide by 6" name="" value="0x5" />
         <value caption="Divide by 5" name="" value="0x4" />
         <value caption="Divide by 4" name="" value="0x3" />
         <value caption="Divide by 3" name="" value="0x2" />
         <value caption="Divide by 2" name="" value="0x1" />
         <value caption="Divide by 1" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Multiplier bits" name="SPLLCON__PLLMULT">
         <value caption="Multiply by 128" name="" value="0x7f" />
         <value caption="Multiply by 127" name="" value="0x7e" />
         <value caption="Multiply by 126" name="" value="0x7d" />
         <value caption="Multiply by 125" name="" value="0x7c" />
         <value caption="Multiply by 2" name="" value="0x1" />
         <value caption="Multiply by 1" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Output Clock Divider bits" name="SPLLCON__PLLODIV">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="PLL Divide by 32" name="" value="0x5" />
         <value caption="PLL Divide by 16" name="" value="0x4" />
         <value caption="PLL Divide by 8" name="" value="0x3" />
         <value caption="PLL Divide by 4" name="" value="0x2" />
         <value caption="PLL Divide by 2" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Power-on Reset Flag bit" name="RCON__POR">
         <value caption="Power-on Reset has occurred" name="" value="0x1" />
         <value caption="Power-on Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Brown-out Reset Flag bit" name="RCON__BOR">
         <value caption="Brown-out Reset has occurred" name="" value="0x1" />
         <value caption="Brown-out Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Idle Flag bit" name="RCON__IDLE">
         <value caption="Device was in Idle mode" name="" value="0x1" />
         <value caption="Device was not in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Sleep Flag bit" name="RCON__SLEEP">
         <value caption="Device was in Sleep mode" name="" value="0x1" />
         <value caption="Device was not in Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-out Flag bit" name="RCON__WDTO">
         <value caption="WDT Time-out has occurred" name="" value="0x1" />
         <value caption="WDT Time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RCON__DMTO">
         <value caption="A DMT time-out has occurred" name="" value="0x1" />
         <value caption="A DMT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Flag bit" name="RCON__SWR">
         <value caption="Software Reset was executed" name="" value="0x1" />
         <value caption="Software Reset was not executed" name="" value="0x0" />
      </value-group>
      <value-group caption="External Reset (MCLR) Pin Flag bit" name="RCON__EXTR">
         <value caption="Master Clear (pin) Reset has occurred" name="" value="0x1" />
         <value caption="Master Clear (pin) Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Configuration Mismatch Reset Flag bit" name="RCON__CMR">
         <value caption="A Configuration Mismatch Reset has occurred" name="" value="0x1" />
         <value caption="A Configuration Mismatch Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary/Secondary Configuration Registers Error Flag bit" name="RCON__BCFGFAIL">
         <value caption="An error occurred during a read of the primary and alternate configuration registers" name="" value="0x1" />
         <value caption="No error occurred during a read of the primary and alternate configuration registers" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Configuration Registers Error Flag bit" name="RCON__BCFGERR">
         <value caption="An error occurred during a read of the primary configuration registers" name="" value="0x1" />
         <value caption="No error occurred during a read of the primary configuration registers" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Trigger bit" name="RSWRST__SWRST">
         <value caption="Enable software Reset event" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="NMI Reset Counter Value bits" name="RNMICON__NMICNT">
         <value caption="65535 SYSCLK cycles before a device Reset occurs" name="" value="0xffff" />
         <value caption="1 SYSCLK cycle before a device Reset occurs" name="" value="0x1" />
         <value caption="No delay between NMI assertion and device Reset event" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-out in Sleep Mode Flag bit" name="RNMICON__WDTS">
         <value caption="WDT time-out has occurred during Sleep mode and caused a wake-up from sleep" name="" value="0x1" />
         <value caption="WDT time-out has not occurred during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="RNMICON__CF">
         <value caption="FSCM has detected clock failure and caused an NMI" name="" value="0x1" />
         <value caption="FSCM has not detected clock failure" name="" value="0x0" />
      </value-group>
      <value-group caption="General NMI bit" name="RNMICON__GNMI">
         <value caption="A general NMI event has been detected or a user-initiated NMI event has occurred" name="" value="0x1" />
         <value caption="A general NMI event has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Software NMI Trigger" name="RNMICON__SWNMI">
         <value caption="An NMI will be generated" name="" value="0x1" />
         <value caption="An NMI will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-Out Flag bit" name="RNMICON__WDTO">
         <value caption="WDT time-out has occurred and caused a NMI" name="" value="0x1" />
         <value caption="WDT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RNMICON__DMTO">
         <value caption="DMT time-out has occurred and caused a NMI" name="" value="0x1" />
         <value caption="DMT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Regulator Stand-by Enable bit" name="PWRCON__VREGS">
         <value caption="Voltage regulator will remain active during Sleep" name="" value="0x1" />
         <value caption="Voltage regulator will go to Stand-by mode during Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>

      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO1CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO1CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO1CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO1CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1" />
         <value caption="Reference Oscillator module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO1CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff" />
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3" />
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2" />
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1" />
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>

      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO2CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO2CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO2CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO2CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1" />
         <value caption="Reference Oscillator module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO2CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff" />
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3" />
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2" />
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1" />
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO3CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO3CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO3CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO3CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO3CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1" />
         <value caption="Reference Oscillator module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO3CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff" />
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3" />
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2" />
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1" />
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO4CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO4CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO4CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO4CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO4CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1" />
         <value caption="Reference Oscillator module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO4CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff" />
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3" />
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2" />
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1" />
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO5CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO5CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO5CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO5CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO5CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO5CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO5CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1" />
         <value caption="Reference Oscillator module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO5CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff" />
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3" />
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2" />
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1" />
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO1TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO2TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO3TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO4TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO5TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB1DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB1DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB1DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB2DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB2DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB2DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB3DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB3DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB3DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB4DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB4DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB4DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB5DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB5DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB5DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB6DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB6DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB6DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB7DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB7DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB7DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Switching Slewing Active Status bit" name="SLEWCON__BUSY">
         <value caption="Clock frequency is being actively slewed to the new frequency" name="" value="0x1" />
         <value caption="Clock switch has reached its final value" name="" value="0x0" />
      </value-group>
      <value-group caption="Downward Slew Enable bit" name="SLEWCON__DNEN">
         <value caption="Slewing enabled for switching to a lower frequency" name="" value="0x1" />
         <value caption="Slewing disabled for switching to a lower frequency" name="" value="0x0" />
      </value-group>
      <value-group caption="Upward Slew Enable bit" name="SLEWCON__UPEN">
         <value caption="Slewing enabled for switching to a higher frequency" name="" value="0x1" />
         <value caption="Slewing disabled for switching to a higher frequency" name="" value="0x0" />
      </value-group>
      <value-group caption="Slew Divisor Steps Control bits" name="SLEWCON__SLWDIV">
         <value caption="Steps are divide by 128" name="" value="0x7" />
         <value caption="Steps are divide by 64" name="" value="0x6" />
         <value caption="Steps are divide by 32" name="" value="0x5" />
         <value caption="Steps are divide by 16" name="" value="0x4" />
         <value caption="Steps are divide by 8" name="" value="0x3" />
         <value caption="Steps are divide by 4" name="" value="0x2" />
         <value caption="Steps are divide by 2" name="" value="0x1" />
         <value caption="No divisor is used during slewing" name="" value="0x0" />
      </value-group>
      <value-group caption="System Clock Divide Control bits" name="SLEWCON__SYSDIV">
         <value caption="SYSCLK is divided by 16" name="" value="0xf" />
         <value caption="SYSCLK is divided by 15" name="" value="0xe" />
         <value caption="SYSCLK is divided by 3" name="" value="0x2" />
         <value caption="SYSCLK is divided by 2" name="" value="0x1" />
         <value caption="SYSCLK is not divided" name="" value="0x0" />
      </value-group>
      <value-group caption="Fast RC Oscillator Ready Status bit" name="CLKSTAT__FRCRDY">
         <value caption="FRC is stable and ready" name="" value="0x1" />
         <value caption="FRC is disabled for not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Ready Status bit" name="CLKSTAT__POSCRDY">
         <value caption="Posc is stable and ready" name="" value="0x1" />
         <value caption="Posc is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator Ready Status bit" name="CLKSTAT__SOSCRDY">
         <value caption="Sosc is stable and ready" name="" value="0x1" />
         <value caption="Sosc is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Power RC Oscillator Ready Status bit" name="CLKSTAT__LPRCRDY">
         <value caption="LPRC is stable and ready" name="" value="0x1" />
         <value caption="LPRC is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Divided System PLL Ready Status bit" name="CLKSTAT__DIVSPLLRDY">
         <value caption="Divided System PLL is ready" name="" value="0x2" />
         <value caption="Divided System PLL is not ready" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01461" name="CTMU" version="1">
      <register-group name="CTMU">
         <register caption="CTMU Control Register" name="CTMUCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Current Range Select bits" mask="0x00000003" name="IRNG" values="CTMUCON__IRNG" />
            <bitfield caption="Current Source Trim bits" mask="0x000000FC" name="ITRIM" values="CTMUCON__ITRIM" />
            <bitfield caption="Trigger Control bit" mask="0x00000100" name="CTTRIG" values="CTMUCON__CTTRIG" />
            <bitfield caption="Analog Current Source Control bit" mask="0x00000200" name="IDISSEN" values="CTMUCON__IDISSEN" />
            <bitfield caption="Edge Sequence Enable bit" mask="0x00000400" name="EDGSEQEN" values="CTMUCON__EDGSEQEN" />
            <bitfield caption="Edge Enable bit" mask="0x00000800" name="EDGEN" values="CTMUCON__EDGEN" />
            <bitfield caption="Time Generation Enable bit" mask="0x00001000" name="TGEN" values="CTMUCON__TGEN" />
            <bitfield caption="Stop-in-Idle Mode bit" mask="0x00002000" name="CTMUSIDL" values="CTMUCON__CTMUSIDL" />
            <bitfield caption="ON Enable bit" mask="0x00008000" name="ON" values="CTMUCON__ON" />
            <bitfield caption="Edge 2 Source Select bits" mask="0x000F0000" name="EDG2SEL" values="CTMUCON__EDG2SEL" />
            <bitfield caption="Edge 2 Polarity Select bit" mask="0x00400000" name="EDG2POL" values="CTMUCON__EDG2POL" />
            <bitfield caption="Edge2 Edge Sampling Select bit" mask="0x00800000" name="EDG2MOD" values="CTMUCON__EDG2MOD" />
            <bitfield caption="Edge1 Status bit" mask="0x01000000" name="EDG1STAT" values="CTMUCON__EDG1STAT" />
            <bitfield caption="Edge2 Status bit" mask="0x02000000" name="EDG2STAT" values="CTMUCON__EDG2STAT" />
            <bitfield caption="Edge 1 Source Select bits" mask="0x3C000000" name="EDG1SEL" values="CTMUCON__EDG1SEL" />
            <bitfield caption="Edge 1 Polarity Select bit" mask="0x40000000" name="EDG1POL" values="CTMUCON__EDG1POL" />
            <bitfield caption="Edge1 Edge Sampling Select bit" mask="0x80000000" name="EDG1MOD" values="CTMUCON__EDG1MOD" />
         </register>
      </register-group>
      <value-group caption="Current Range Select bits" name="CTMUCON__IRNG">
         <value caption="100 times base current" name="" value="0x3" />
         <value caption="10 times base current" name="" value="0x2" />
         <value caption="Base current level" name="" value="0x1" />
         <value caption="1000 times base current(4)" name="" value="0x0" />
      </value-group>
      <value-group caption="Current Source Trim bits" name="CTMUCON__ITRIM">
         <value caption="Maximum positive change from nominal current" name="" value="0x1f" />
         <value caption="" name="" value="0x1e" />
         <value caption="Minimum positive change from nominal current" name="" value="0x1" />
         <value caption="Nominal current output specified by IRNG" name="" value="0x0" />
         <value caption="Minimum negative change from nominal current" name="" value="0x3f" />
         <value caption="" name="" value="0x22" />
         <value caption="Maximum negative change from nominal current" name="" value="0x21" />
      </value-group>
      <value-group caption="Trigger Control bit" name="CTMUCON__CTTRIG">
         <value caption="Trigger output is enabled" name="" value="0x1" />
         <value caption="Trigger output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Current Source Control bit" name="CTMUCON__IDISSEN">
         <value caption="Analog current source output is grounded" name="" value="0x1" />
         <value caption="Analog current source output is not grounded" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge Sequence Enable bit" name="CTMUCON__EDGSEQEN">
         <value caption="Edge1 must occur before Edge2 can occur" name="" value="0x1" />
         <value caption="No edge sequence is needed" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge Enable bit" name="CTMUCON__EDGEN">
         <value caption="Edges are not blocked" name="" value="0x1" />
         <value caption="Edges are blocked" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Generation Enable bit" name="CTMUCON__TGEN">
         <value caption="Enables edge delay generation" name="" value="0x1" />
         <value caption="Disables edge delay generation" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop-in-Idle Mode bit" name="CTMUCON__CTMUSIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="ON Enable bit" name="CTMUCON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 2 Source Select bits" name="CTMUCON__EDG2SEL">
         <value caption="Reserved" name="" value="0x3c" />
         <value caption="C2OUT pin is selected" name="" value="0x38" />
         <value caption="C1OUT pin is selected" name="" value="0x34" />
         <value caption="PBCLK3" name="" value="0x30" />
         <value caption="IC5 Capture Event is selected" name="" value="0x2c" />
         <value caption="IC4 Capture Event is selected" name="" value="0x28" />
         <value caption="IC3 Capture Event is selected" name="" value="0x24" />
         <value caption="IC2 Capture Event is selected" name="" value="0x20" />
         <value caption="IC1 Capture Event is selected" name="" value="0x1c" />
         <value caption="OC4 Capture Event is selected" name="" value="0x18" />
         <value caption="OC3 Capture Event is selected" name="" value="0x14" />
         <value caption="OC2 Capture Event is selected" name="" value="0x10" />
         <value caption="CTED1 pin is selected" name="" value="0xc" />
         <value caption="CTED2 pin is selected" name="" value="0x8" />
         <value caption="OC1 Compare Event is selected" name="" value="0x4" />
         <value caption="Timer1 Event is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 2 Polarity Select bit" name="CTMUCON__EDG2POL">
         <value caption="Edge2 programmed for a positive edge response" name="" value="0x1" />
         <value caption="Edge2 programmed for a negative edge response" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge2 Edge Sampling Select bit" name="CTMUCON__EDG2MOD">
         <value caption="Input is edge-sensitive" name="" value="0x1" />
         <value caption="Input is level-sensitive" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge1 Status bit" name="CTMUCON__EDG1STAT">
         <value caption="Edge1 has occurred" name="" value="0x1" />
         <value caption="Edge1 has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge2 Status bit" name="CTMUCON__EDG2STAT">
         <value caption="Edge2 has occurred" name="" value="0x1" />
         <value caption="Edge2 has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 1 Source Select bits" name="CTMUCON__EDG1SEL">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="C2OUT pin is selected" name="" value="0xe" />
         <value caption="C1OUT pin is selected" name="" value="0xd" />
         <value caption="IC6 Capture Event is selected" name="" value="0xc" />
         <value caption="IC5 Capture Event is selected" name="" value="0xb" />
         <value caption="IC4 Capture Event is selected" name="" value="0xa" />
         <value caption="IC3 Capture Event is selected" name="" value="0x9" />
         <value caption="IC2 Capture Event is selected" name="" value="0x8" />
         <value caption="IC1 Capture Event is selected" name="" value="0x7" />
         <value caption="OC4 Capture Event is selected" name="" value="0x6" />
         <value caption="OC3 Capture Event is selected" name="" value="0x5" />
         <value caption="OC2 Capture Event is selected" name="" value="0x4" />
         <value caption="CTED1 pin is selected" name="" value="0x3" />
         <value caption="CTED2 pin is selected" name="" value="0x2" />
         <value caption="OC1 Compare Event is selected" name="" value="0x1" />
         <value caption="Timer1 Event is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 1 Polarity Select bit" name="CTMUCON__EDG1POL">
         <value caption="Edge1 programmed for a positive edge response" name="" value="0x1" />
         <value caption="Edge1 programmed for a negative edge response" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge1 Edge Sampling Select bit" name="CTMUCON__EDG1MOD">
         <value caption="Input is edge-sensitive" name="" value="0x1" />
         <value caption="Input is level-sensitive" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00800" name="CVR" version="1">
      <register-group name="CVR">
         <register caption="Comparator Voltage Reference Control Register" name="CVRCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CVR" />
            <bitfield caption="CVref Source Selection bit" mask="0x00000010" name="CVRSS" values="CVRCON__CVRSS" />
            <bitfield caption="CVref Range Selection bit" mask="0x00000020" name="CVRR" values="CVRCON__CVRR" />
            <bitfield caption="CVrefout Enable bit" mask="0x00000040" name="CVROE" values="CVRCON__CVROE" />
            <bitfield mask="0x00000300" name="BGSEL" />
            <bitfield mask="0x00000400" name="VREFSEL" />
            <bitfield caption="Comparator Voltage Reference On bit" mask="0x00008000" name="ON" values="CVRCON__ON" />
         </register>
      </register-group>
      <value-group caption="CVref Source Selection bit" name="CVRCON__CVRSS">
         <value caption="Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)" name="" value="0x1"/>
         <value caption="Comparator voltage reference source, CVRSRC = AVDD - AVSS" name="" value="0x0"/>
      </value-group>
      <value-group caption="CVref Range Selection bit" name="CVRCON__CVRR">
         <value caption="0 to 0.67 CVrsrc" name="" value="0x1" />
         <value caption="0.25 CVrsrc to 0.75 CVrsrc" name="" value="0x0" />
      </value-group>
      <value-group caption="CVrefout Enable bit" name="CVRCON__CVROE">
         <value caption="Voltage level is output on CVrefout pin" name="" value="0x1" />
         <value caption="Voltage level is disconnected from CVrefout pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Voltage Reference On bit" name="CVRCON__ON">
         <value caption="Module is enabled. Setting this bit does not affect other bits in the register." name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in the register." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00184" name="DDR" version="1">
      <register-group name="DDR">
         <register caption="DDR Target Select Register" name="DDRTSEL" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="TSEL" />
         </register>
         <register caption="DDR Minimum Burst Limit Register" name="DDRMINLIM" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="MINLIMIT" />
         </register>
         <register caption="DDR Request Period Register" name="DDRRQPER" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="RQPER" />
         </register>
         <register caption="DDR Minimum Command Register" name="DDRMINCMD" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MINCMD" />
         </register>
         <register caption="DDR Memory Control Register" name="DDRMEMCON" offset="0x10" rw="RW" size="4">
            <bitfield caption="Memory Initialize Start bit" mask="0x00000001" name="STINIT" values="DDRMEMCON__STINIT" />
            <bitfield caption="Memory Initialize Done bit" mask="0x00000002" name="INITDN" values="DDRMEMCON__INITDN" />
         </register>
         <register caption="DDR Memory Configuration Register 0" name="DDRMEMCFG0" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RWADDR" />
            <bitfield mask="0x00001F00" name="BNKADDR" />
            <bitfield mask="0x001F0000" name="CSADDR" />
            <bitfield mask="0x1F000000" name="CLHADDR" />
            <bitfield caption="Automatic Precharge Enable bit" mask="0x40000000" name="APCHRGEN" values="DDRMEMCFG0__APCHRGEN" />
         </register>
         <register caption="DDR Memory Configuration Register 1" name="DDRMEMCFG1" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="RWADDRMSK" />
         </register>
         <register caption="DDR Memory Configuration Register 2" name="DDRMEMCFG2" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="CLADDRHMSK" />
         </register>
         <register caption="DDR Memory Configuration Register 3" name="DDRMEMCFG3" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="CLADDRLMSK" />
         </register>
         <register caption="DDR Memory Configuration Register 4" name="DDRMEMCFG4" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="BNKADDRMSK" />
            <bitfield mask="0x00001F00" name="CSADDRMSK" />
         </register>
         <register caption="DDR Refresh Configuration Register" name="DDRREFCFG" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="REFCNT" />
            <bitfield mask="0x00FF0000" name="REFDLY" />
            <bitfield mask="0x07000000" name="MAXREFS" />
         </register>
         <register caption="DDR Power Configuration Register" name="DDRPWRCFG" offset="0x2c" rw="RW" size="4">
            <bitfield caption="Automatic Power Down Enable bit" mask="0x00000004" name="APWRDNEN" values="DDRPWRCFG__APWRDNEN" />
            <bitfield caption="Automatic Self Refresh Enable bit" mask="0x00000008" name="ASLFREFEN" values="DDRPWRCFG__ASLFREFEN" />
            <bitfield caption="Refresh Count bits" mask="0x00000FF0" name="PWRDNDLY" values="DDRPWRCFG__PWRDNDLY" />
            <bitfield caption="Self Refresh Delay bits" mask="0x003FF000" name="SLFREFDLY" values="DDRPWRCFG__SLFREFDLY" />
            <bitfield caption="Precharge Power Down Only bit" mask="0x00400000" name="PCHRGPWRDN" values="DDRPWRCFG__PCHRGPWRDN" />
         </register>
         <register caption="DDR Delay Configuration Register 0" name="DDRDLYCFG0" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="W2RDLY" />
            <bitfield mask="0x000000F0" name="W2RCSDLY" />
            <bitfield mask="0x00000F00" name="R2RDLY" />
            <bitfield mask="0x0000F000" name="R2RCSDLY" />
            <bitfield mask="0x000F0000" name="W2WDLY" />
            <bitfield mask="0x00F00000" name="W2WCSDLY" />
            <bitfield mask="0x0F000000" name="R2WDLY" />
            <bitfield mask="0xF0000000" name="RMWDLY" />
         </register>
         <register caption="DDR Delay Configuration Register 1" name="DDRDLYCFG1" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="SLFREFMINDLY" />
            <bitfield mask="0x0000FF00" name="SLFREFEXDLY" />
            <bitfield mask="0x000F0000" name="PWRDNMINDLY" />
            <bitfield mask="0x03F00000" name="PWRDNEXDLY" />
            <bitfield mask="0x04000000" name="W2PCHRGDLY4" />
            <bitfield mask="0x08000000" name="W2RDLY4" />
            <bitfield mask="0x10000000" name="W2RCSDLY4" />
            <bitfield mask="0x20000000" name="NXTDATAVDLY4" />
            <bitfield mask="0x40000000" name="SLFREFEXDLY8" />
         </register>
         <register caption="DDR Delay Configuration Register 2" name="DDRDLYCFG2" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PCHRGALLDLY" />
            <bitfield mask="0x00000F00" name="R2PCHRGDLY" />
            <bitfield mask="0x0000F000" name="W2PCHRGDLY" />
            <bitfield mask="0x000F0000" name="RAS2RASDLY" />
            <bitfield mask="0x00F00000" name="RAS2CASDLY" />
            <bitfield mask="0x0F000000" name="PCHRG2RASDLY" />
            <bitfield mask="0xF0000000" name="RBENDDLY" />
         </register>
         <register caption="DDR Delay Configuration Register 3" name="DDRDLYCFG3" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RAS2PCHRGDLY" />
            <bitfield mask="0x00003F00" name="RAS2RASSBNKDLY" />
            <bitfield mask="0x003F0000" name="FAWTDLY" />
         </register>
         <register caption="DDR On-Die Termination Configuration Register" name="DDRODTCFG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="ODTCSEN" />
            <bitfield mask="0x00000F00" name="ODTRDLY" />
            <bitfield mask="0x0000F000" name="ODTWDLY" />
            <bitfield mask="0x00070000" name="ODTRLEN" />
            <bitfield mask="0x00700000" name="ODTWLEN" />
         </register>
         <register caption="DDR Transfer Configuration Register" name="DDRXFERCFG" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="NXTDATRQDLY" />
            <bitfield mask="0x000000F0" name="NXTDATAVDLY" />
            <bitfield mask="0x000F0000" name="RDATENDLY" />
            <bitfield mask="0x0F000000" name="MAXBURST" />
            <bitfield caption="Big Endian bit" mask="0x80000000" name="BIGENDIAN" values="DDRXFERCFG__BIGENDIAN" />
         </register>
         <register caption="DDR Command Issue Register" name="DDRCMDISSUE" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="NUMHOSTCMDS" />
            <bitfield mask="0x00000010" name="VALID" />
         </register>
         <register caption="DDR On-Die Termination Enable Configuration Register" name="DDRODTENCFG" offset="0x4c" rw="RW" size="4">
            <bitfield caption="On-Die Termination Read Enable bit" mask="0x00000001" name="ODTREN" values="DDRODTENCFG__ODTREN" />
            <bitfield caption="On-Die Termination Write Enable bit" mask="0x00010000" name="ODTWEN" values="DDRODTENCFG__ODTWEN" />
         </register>
         <register caption="DDR Memory Width Register" name="DDRMEMWIDTH" offset="0x50" rw="RW" size="4">
            <bitfield caption="Half-rate Mode bit" mask="0x00000008" name="HALFRATE" values="DDRMEMWIDTH__HALFRATE" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD10" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD11" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD12" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD13" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD14" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD15" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD16" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD17" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD18" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD19" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD110" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD111" offset="0xac" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD112" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD113" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD114" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 1 Register x (x = 0 through 15)" name="DDRCMD115" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CLKENCMD1" />
            <bitfield mask="0x000001FE" name="CSCMD1" />
            <bitfield mask="0x00000200" name="RASCMD1" />
            <bitfield mask="0x00000400" name="CASCMD1" />
            <bitfield mask="0x00000800" name="WENCMD1" />
            <bitfield mask="0x00001000" name="CLKENCMD2" />
            <bitfield mask="0x001FE000" name="CSCMD2" />
            <bitfield mask="0x00200000" name="RASCMD2" />
            <bitfield mask="0x00400000" name="CASCMD2" />
            <bitfield mask="0x00800000" name="WENCMD2" />
            <bitfield mask="0xFF000000" name="MDALCMD" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD20" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD21" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD22" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD23" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD24" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD25" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD26" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD27" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD28" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD29" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD210" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD211" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD212" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD213" offset="0xf4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD214" offset="0xf8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
         <register caption="DDR Host Command 2 Register x (x = 0 through 15)" name="DDRCMD215" offset="0xfc" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MDADDRHCMD" />
            <bitfield mask="0x00000700" name="BNKADDRCMD" />
            <bitfield mask="0x000FF800" name="WAIT" />
         </register>
      </register-group>
      <value-group caption="Memory Initialize Start bit" name="DDRMEMCON__STINIT">
         <value caption="Start memory initialization" name="" value="0x1" />
         <value caption="Do not start memory initialization" name="" value="0x0" />
      </value-group>
      <value-group caption="Memory Initialize Done bit" name="DDRMEMCON__INITDN">
         <value caption="All commands have been issued; the controller is enabled for regular operation" name="" value="0x1" />
         <value caption="Controller not enabled for regular operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Automatic Precharge Enable bit" name="DDRMEMCFG0__APCHRGEN">
         <value caption="Issue an auto-precharged command" name="" value="0x1" />
         <value caption="Do not issue an auto-precharged command" name="" value="0x0" />
      </value-group>
      <value-group caption="Automatic Power Down Enable bit" name="DDRPWRCFG__APWRDNEN">
         <value caption="Allow automatic entry into Power Down mode." name="" value="0x1" />
         <value caption="Do not allow automatic entry into Power Down mode." name="" value="0x0" />
      </value-group>
      <value-group caption="Automatic Self Refresh Enable bit" name="DDRPWRCFG__ASLFREFEN">
         <value caption="Allow automatic entry into Self Refresh mode." name="" value="0x1" />
         <value caption="Do not allow automatic entry into Self Refresh mode." name="" value="0x0" />
      </value-group>
      <value-group caption="Refresh Count bits" name="DDRPWRCFG__PWRDNDLY">
         <value caption="1020 clocks" name="" value="0xff" />
         <value caption="4 clocks" name="" value="0x1" />
      </value-group>
      <value-group caption="Self Refresh Delay bits" name="DDRPWRCFG__SLFREFDLY">
         <value caption="2111452 clocks" name="" value="0x1ff" />
         <value caption="1024 clocks" name="" value="0x1" />
      </value-group>
      <value-group caption="Precharge Power Down Only bit" name="DDRPWRCFG__PCHRGPWRDN">
         <value caption="Allow automatic entry into Precharge Power Down mode." name="" value="0x1" />
         <value caption="Do not allow automatic entry into Precharge Power Down mode." name="" value="0x0" />
      </value-group>
      <value-group caption="Big Endian bit" name="DDRXFERCFG__BIGENDIAN">
         <value caption="Data is big endian format" name="" value="0x1" />
         <value caption="Data is little endian format" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Read Enable bit" name="DDRODTENCFG__ODTREN">
         <value caption="The Chip Select represented by the OTDCSEN bits (DDRODTCFG&lt;7:0&gt;) has ODT enabled for data writes" name="" value="0x1" />
         <value caption="The Chip Select represented by the OTDCSEN bits (DDRODTCFG&lt;7:0&gt;) has ODT disabled for data writes" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Write Enable bit" name="DDRODTENCFG__ODTWEN">
         <value caption="The Chip Select represented by the OTDCSEN bits (DDRODTCFG&lt;7:0&gt;) has ODT enabled for data reads" name="" value="0x1" />
         <value caption="The Chip Select represented by the OTDCSEN bits (DDRODTCFG&lt;7:0&gt;) has ODT disabled for data reads" name="" value="0x0" />
      </value-group>
      <value-group caption="Half-rate Mode bit" name="DDRMEMWIDTH__HALFRATE">
         <value caption="Half-rate mode" name="" value="0x1" />
         <value caption="Full-rate mode" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00213" name="DDR_PHY" version="1">
      <register-group name="DDR_PHY">
         <register caption="DDL SELF CALIBRATION LOGIC START REGISTER" name="DDRSCLSTART" offset="0x0" rw="RW" size="4">
            <bitfield caption="Self Calibration Logic Lower Data Byte Status bit" mask="0x00000001" name="SCLLBPASS" values="DDRSCLSTART__SCLLBPASS" />
            <bitfield caption="Self Calibration Logic Upper Data Byte Status bit" mask="0x00000002" name="SCLUBPASS" values="DDRSCLSTART__SCLUBPASS" />
            <bitfield caption="Self Calibration Logic Enable bit" mask="0x04000000" name="SCLEN" values="DDRSCLSTART__SCLEN" />
            <bitfield caption="Start Self Calibration Logic bit" mask="0x10000000" name="SCLSTART" values="DDRSCLSTART__SCLSTART" />
         </register>
         <register caption="DDL Self Calibration Logic Latency Register" name="DDRSCLLAT" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CAPCLKDLY" />
            <bitfield mask="0x000000F0" name="DDRCLKDLY" />
         </register>
         <register caption="DDR SCL Configuration Register 0" name="DDRSCLCFG0" offset="0x18" rw="RW" size="4">
            <bitfield caption="PHY Burst 8 bit" mask="0x00000001" name="BURST8" values="DDRSCLCFG0__BURST8" />
            <bitfield caption="DDR2 bit" mask="0x00000002" name="DDR2" values="DDRSCLCFG0__DDR2" />
            <bitfield mask="0x000000F0" name="RCASLAT" />
            <bitfield caption="On-Die Termination Chip Select Write bit" mask="0x01000000" name="ODTCSW" values="DDRSCLCFG0__ODTCSW" />
         </register>
         <register caption="DDR SCL Configuration Register 1" name="DDRSCLCFG1" offset="0x1c" rw="RW" size="4">
            <bitfield caption="SCL Chip Select Enable bit" mask="0x00000001" name="SCLCSEN" values="DDRSCLCFG1__SCLCSEN" />
            <bitfield mask="0x00000F00" name="WCASLAT" />
            <bitfield caption="Double Reference Delay bit" mask="0x00001000" name="DBLREFDLY" values="DDRSCLCFG1__DBLREFDLY" />
         </register>
         <register caption="DDR PHY Pad Control Register" name="DDRPHYPADCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="On-Die Termination Select bit" mask="0x00000001" name="ODTSEL" values="DDRPHYPADCON__ODTSEL" />
            <bitfield caption="On-Die Termination Enable bit" mask="0x00000002" name="ODTEN" values="DDRPHYPADCON__ODTEN" />
            <bitfield caption="Data Pad Drive Strength Select bit" mask="0x00000004" name="DATDRVSEL" values="DDRPHYPADCON__DATDRVSEL" />
            <bitfield caption="Address and Control Pads Drive Strength Select bit" mask="0x00000008" name="ADDCDRVSEL" values="DDRPHYPADCON__ADDCDRVSEL" />
            <bitfield mask="0x00000030" name="ODTPDCAL" />
            <bitfield caption="On-Die Termination Pull-up Calibration bits" mask="0x000000C0" name="ODTPUCAL" values="DDRPHYPADCON__ODTPUCAL" />
            <bitfield caption="Extra Output Enable bit" mask="0x00000100" name="EOENCLKCYC" values="DDRPHYPADCON__EOENCLKCYC" />
            <bitfield caption="No External DLL bit" mask="0x00000200" name="NOEXTDLL" values="DDRPHYPADCON__NOEXTDLL" />
            <bitfield caption="Write Command Delay bit" mask="0x00002000" name="WRCMDDLY" values="DDRPHYPADCON__WRCMDDLY" />
            <bitfield caption="Half Rate bit" mask="0x00004000" name="HALFRATE" values="DDRPHYPADCON__HALFRATE" />
            <bitfield caption="NFET Drive Strength bits" mask="0x000F0000" name="DRVSTRNFET" values="DDRPHYPADCON__DRVSTRNFET" />
            <bitfield caption="PFET Drive Strength bits" mask="0x00F00000" name="DRVSTRPFET" values="DDRPHYPADCON__DRVSTRPFET" />
            <bitfield caption="Receiver Enable bit" mask="0x10000000" name="RCVREN" values="DDRPHYPADCON__RCVREN" />
            <bitfield caption="Preamble Delay bits" mask="0x60000000" name="PREAMBDLY" values="DDRPHYPADCON__PREAMBDLY" />
         </register>
         <register caption="DDR PHY DLL Recalibrate Register" name="DDRPHYDLLR" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x03FFFF00" name="RECALIBCNT" />
            <bitfield caption="Disable Recalibration bit" mask="0x04000000" name="DISRECALIB" values="DDRPHYDLLR__DISRECALIB" />
            <bitfield mask="0xF0000000" name="DLYSTVAL" />
         </register>
         <register caption="DDR Phy Trim Register" name="DDRPHYDLLCTRL" offset="0x28" rw="RW" size="4">
            <bitfield caption = "Trim Setting bits" mask="0x000000FF" name="DDRDLLTRIM" values="DDRPHYDLLCTRL__DDRDLLTRIM"/>
         </register>
         <register caption="DDR Analog DLL Bypass Register" name="DDRADLLBYP" offset="0x5C" rw="RW" size="4">
            <bitfield caption="Bypass Analog DLL bit" mask="0x01000000" name="ANLDLLBYP" values="DDRADLLBYP__ANLDLLBYP" />
         </register>
         <register caption="DDR Analog DLL Bypass Register" name="DDRSCLCFG2" offset="0x6C" rw="RW" size="4">

            <bitfield caption="DDR SCL Configuration Register 2" mask="0x00000003" name="SCLLANSEL" values="DDRSCLCFG2__SCLLANSEL" />

         </register>
         <register caption="DDR PHY SCL Address Register" name="DDRPHYSCLADR" offset="0x88" rw="RW" size="4">
            <bitfield caption="SCL Bank Address bits" mask="0xE0000000" name="SCLBANKADR" values="DDRPHYSCLADR__SCLBANKADR" />
            <bitfield caption="SCL Column Address bits" mask="0x1FFF0000" name="SCLCOLADR" values="DDRPHYSCLADR__SCLCOLADR" />
            <bitfield caption="SCL Row Address bits" mask="0x0000FFFF" name="SCLROWADR" values="DDRPHYSCLADR__SCLROWADR" />
         </register>
         <register caption="DDR Clock Delta Delay Register" name="DDRPHYCLKDLY" offset="0x40" rw="RW" size="4">
            <bitfield caption="DDR Clock Delay Delta bits" mask="0x00000007" name="CLKDLYDELTA" values="DDRPHYCLKDLY__CLKDLYDELTA" />
            <bitfield caption="Self Calibration Logic Lower Data Byte Status bit" mask="0x00000008" name="SCLLBPASS" values="DDRPHYCLKDLY__SCLLBPASS" />
            <bitfield caption="Self Calibration Logic Upper Data Byte Status bit" mask="0x00000010" name="SCLUBPASS" values="DDRPHYCLKDLY__SCLUBPASS" />
         </register>
      </register-group>
      <value-group caption="Self Calibration Logic Lower Data Byte Status bit" name="DDRSCLSTART__SCLLBPASS">
         <value caption="Self calibration logic for lower data byte passed" name="" value="0x1" />
         <value caption="Self calibration logic for lower data byte failed" name="" value="0x0" />
      </value-group>
      <value-group caption="Self Calibration Logic Upper Data Byte Status bit" name="DDRSCLSTART__SCLUBPASS">
         <value caption="Self calibration logic for upper data byte passed" name="" value="0x1" />
         <value caption="Self calibration logic for upper data byte failed" name="" value="0x0" />
      </value-group>
      <value-group caption="Self Calibration Logic Enable bit" name="DDRSCLSTART__SCLEN">
         <value caption="Enable dynamic self calibration logic" name="" value="0x1" />
         <value caption="Disable dynamic self calibration logic" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Self Calibration Logic bit" name="DDRSCLSTART__SCLSTART">
         <value caption="Start self calibration" name="" value="0x1" />
         <value caption="Do not start self calibration" name="" value="0x0" />
      </value-group>
      <value-group caption="PHY Burst 8 bit" name="DDRSCLCFG0__BURST8">
         <value caption="DRAM is in burst 8 mode while running SCL test" name="" value="0x1" />
         <value caption="DRAM is in burst 4 mode while running SCL test" name="" value="0x0" />
      </value-group>
      <value-group caption="DDR2 bit" name="DDRSCLCFG0__DDR2">
         <value caption="DDR2 is connected" name="" value="0x1" />
         <value caption="DDR2 is not connected" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Chip Select Write bit" name="DDRSCLCFG0__ODTCSW">
         <value caption="ODT is turned on to the DRAM on CS0 during writes performed by the SCL" name="" value="0x1" />
         <value caption="ODT is turned off to the DRAM on CS0 during writes performed by the SCL." name="" value="0x0" />
      </value-group>
      <value-group caption="SCL Chip Select Enable bit" name="DDRSCLCFG1__SCLCSEN">
         <value caption="Run SCL on Chip Select 0" name="" value="0x1" />
         <value caption="Do not run SCL on Chip Select 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Double Reference Delay bit" name="DDRSCLCFG1__DBLREFDLY">
         <value caption="SCL operation delay doubled" name="" value="0x1" />
         <value caption="SCL operation delay not doubled" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Select bit" name="DDRPHYPADCON__ODTSEL">
         <value caption="150 ohm On-Die Termination" name="" value="0x1" />
         <value caption="75 ohm On-Die Termination" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Enable bit" name="DDRPHYPADCON__ODTEN">
         <value caption="ODT Enabled" name="" value="0x1" />
         <value caption="ODT Disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Pad Drive Strength Select bit" name="DDRPHYPADCON__DATDRVSEL">
         <value caption="Full Drive Strength" name="" value="0x1" />
         <value caption="60% Drive Strength" name="" value="0x0" />
      </value-group>
      <value-group caption="Address and Control Pads Drive Strength Select bit" name="DDRPHYPADCON__ADDCDRVSEL">
         <value caption="Full drive strength" name="" value="0x1" />
         <value caption="60% Drive Strength" name="" value="0x0" />
      </value-group>
      <value-group caption="On-Die Termination Pull-up Calibration bits" name="DDRPHYPADCON__ODTPUCAL">
         <value caption="Maximum ODT impedance" name="" value="0x3" />
         <value caption="Minimum ODT impedance" name="" value="0x0" />
      </value-group>
      <value-group caption="Extra Output Enable bit" name="DDRPHYPADCON__EOENCLKCYC">
         <value caption="Drive pad output enables for an extra clock cycle after a write burst" name="" value="0x1" />
         <value caption="Do not drive pad output enables for an extra clock cycle after a write burst" name="" value="0x0" />
      </value-group>
      <value-group caption="No External DLL bit" name="DDRPHYPADCON__NOEXTDLL">
         <value caption="Use internal digital DLL." name="" value="0x1" />
         <value caption="Use external DLL." name="" value="0x0" />
      </value-group>
      <value-group caption="Write Command Delay bit" name="DDRPHYPADCON__WRCMDDLY">
         <value caption="Write command delay" name="" value="0x1" />
         <value caption="No Write command delay" name="" value="0x0" />
      </value-group>
      <value-group caption="Half Rate bit" name="DDRPHYPADCON__HALFRATE">
         <value caption="Controller clock is running at half rate with respect to PHY" name="" value="0x1" />
         <value caption="Controller clock is running at full rate with respect to PHY" name="" value="0x0" />
      </value-group>
      <value-group caption="NFET Drive Strength bits" name="DDRPHYPADCON__DRVSTRNFET">
         <value caption="Maximum drive strength" name="" value="0xf" />
         <value caption="Minimum drive strength." name="" value="0x0" />
      </value-group>
      <value-group caption="PFET Drive Strength bits" name="DDRPHYPADCON__DRVSTRPFET">
         <value caption="Maximum drive strength" name="" value="0xf" />
         <value caption="Minimum drive strength." name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="DDRPHYPADCON__RCVREN">
         <value caption="Pad receivers on bidirectional I/Os are turned on" name="" value="0x1" />
         <value caption="Pad receivers on bidirectional I/Os are turned off" name="" value="0x0" />
      </value-group>
      <value-group caption="Preamble Delay bits" name="DDRPHYPADCON__PREAMBDLY">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="1 cycle preamble" name="" value="0x2" />
         <value caption="1.5 cycle preamble" name="" value="0x1" />
         <value caption="2 cycle preamble" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Recalibration bit" name="DDRPHYDLLR__DISRECALIB">
         <value caption="Do not recalibrate the digital DLL after the first time" name="" value="0x1" />
         <value caption="Recalibrate the digital DLL in accordance with the value of the RECALIBCNT bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Trim Setting bits" name="DDRPHYDLLCTRL__DDRDLLTRIM">
         <value caption="These bits control the Trim settings for adjusting the output time of the bank address and control signals with respect to data signals (DQ/DQS). The recommended value is 0x1." name="" value="" />
      </value-group>
      <value-group caption="Bypass Analog DLL bit" name="DDRADLLBYP__ANLDLLBYP">

         <value caption="Bypass the Analog DLL and use the PHY Digital DLL" name="" value="0x1" />
         <value caption="Reserved; do not use" name="" value="0x0" />
      </value-group>
      <value-group caption="Memory Lane Select bits" name="DDRSCLCFG2__SCLLANSEL">
         <value caption="Reserved; do not use" name="" value="0x3" />
         <value caption="Use the upper byte lane" name="" value="0x2" />
         <value caption="Use the lower byte lane" name="" value="0x1" />
         <value caption="Use both lanes" name="" value="0x0" />
      </value-group>
      <value-group caption="SCL Bank Address bits" name="DDRPHYSCLADR__SCLBANKADR">
         <value caption="These bits define the bank address to use when running SCL" name="" value="" />
      </value-group>
      <value-group caption="SCL Column Address bits" name="DDRPHYSCLADR__SCLCOLADR">
         <value caption="These bits define the column address to use when running SCL" name="" value="" />
      </value-group>
      <value-group caption="SCL Row Address bits" name="DDRPHYSCLADR__SCLROWADR">
         <value caption="These bits define the column address to use when running SCL" name="" value="" />
      </value-group>
      <value-group caption="DDR Clock Delay Delta bits" name="DDRPHYCLKDLY__CLKDLYDELTA">
         <value caption="7 DDR clocks" name="" value="0x7" />
         <value caption="6 DDR clocks" name="" value="0x6" />
         <value caption="5 DDR clocks" name="" value="0x5" />
         <value caption="4 DDR clocks" name="" value="0x4" />
         <value caption="3 DDR clocks" name="" value="0x3" />
         <value caption="2 DDR clocks" name="" value="0x2" />
         <value caption="1 DDR clocks" name="" value="0x1" />
         <value caption="0 DDR clocks" name="" value="0x0" />
      </value-group>
      <value-group caption="Self Calibration Logic Lower Data Byte Status bit" name="DDRPHYCLKDLY__SCLLBPASS">
         <value caption="Self calibration logic for lower data byte is passed" name="" value="0x2" />
         <value caption="Self calibration logic for lower data byte is failed" name="" value="0x0" />
      </value-group>
      <value-group caption="Self Calibration Logic Upper Data Byte Status bit" name="DDRPHYCLKDLY__SCLUBPASS">
         <value caption="Self calibration logic for upper data byte is passed" name="" value="0x2" />
         <value caption="Self calibration logic for upper data byte is failed" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01500" name="DMAC" version="2">
      <register-group name="DMAC">
         <register caption="DMA Controller Control Register" name="DMACON" offset="0x0" rw="RW" size="4">
            <bitfield caption="DMA Module Busy bit" mask="0x00000800" name="DMABUSY" values="DMACON__DMABUSY" />
            <bitfield caption="DMA Suspend bit" mask="0x00001000" name="SUSPEND" values="DMACON__SUSPEND" />
            <bitfield caption="DMA On bit" mask="0x00010000" name="ON" values="DMACON__ON" />
         </register>
         <register caption="DMA Status Register" name="DMASTAT" offset="0x10" rw="R" size="4">
            <bitfield mask="0x00000007" name="DMACH" />
            <bitfield caption="Read/Write Status bit" mask="0x80000000" name="RDWR" values="DMASTAT__RDWR" />
         </register>
         <register caption="DMA Address Register" name="DMAADDR" offset="0x20" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR" />
         </register>
         <register caption="DMA CRC Control Register" name="DCRCCON" offset="0x30" rw="RW" size="4">
            <bitfield caption="CRC Channel Select bits" mask="0x00000007" name="CRCCH" values="DCRCCON__CRCCH" />
            <bitfield caption="CRC Type Selection bit" mask="0x00000020" name="CRCTYP" values="DCRCCON__CRCTYP" />
            <bitfield caption="CRC Append Mode bit" mask="0x00000040" name="CRCAPP" values="DCRCCON__CRCAPP" />
            <bitfield caption="CRC Enable bit" mask="0x00000080" name="CRCEN" values="DCRCCON__CRCEN" />
            <bitfield caption="Polynomial Length bits" mask="0x00001F00" name="PLEN" values="DCRCCON__PLEN" />
            <bitfield caption="CRC Bit Order Selection bit" mask="0x01000000" name="BITO" values="DCRCCON__BITO" />
            <bitfield caption="CRC Write Byte Order Selection bit" mask="0x08000000" name="WBO" values="DCRCCON__WBO" />
            <bitfield caption="CRC Byte Order Selection bits" mask="0x30000000" name="BYTO" values="DCRCCON__BYTO" />
         </register>
         <register caption="DMA CRC Data Register" name="DCRCDATA" offset="0x40" rw="RW" size="4">
            <bitfield caption="CRC Data Register bits" mask="0xFFFFFFFF" name="DCRCDATA" values="DCRCDATA__DCRCDATA" />
         </register>
         <register caption="DMA CRCXOR Enable Register" name="DCRCXOR" offset="0x50" rw="RW" size="4">
            <bitfield caption="CRC XOR Register bits" mask="0xFFFFFFFF" name="DCRCXOR" values="DCRCXOR__DCRCXOR" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH0CON" offset="0x60" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH0CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH0CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH0CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH0CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH0CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH0CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH0CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH0CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH0CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH0CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH1CON" offset="0x120" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH1CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH1CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH1CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH1CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH1CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH1CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH1CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH1CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH1CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH1CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH2CON" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH2CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH2CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH2CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH2CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH2CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH2CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH2CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH2CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH2CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH2CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH3CON" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH3CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH3CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH3CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH3CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH3CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH3CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH3CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH3CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH3CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH3CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH4CON" offset="0x360" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH4CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH4CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH4CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH4CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH4CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH4CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH4CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH4CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH4CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH4CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH5CON" offset="0x420" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH5CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH5CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH5CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH5CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH5CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH5CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH5CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH5CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH5CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH5CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH6CON" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH6CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH6CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH6CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH6CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH6CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH6CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH6CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH6CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH6CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH6CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH7CON" offset="0x5a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH7CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH7CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH7CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH7CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH7CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH7CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH7CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH7CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH7CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH7CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH0ECON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH0ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH0ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH0ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH0ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH0ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH0ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH0ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH1ECON" offset="0x130" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH1ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH1ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH1ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH1ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH1ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH1ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH1ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH2ECON" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH2ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH2ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH2ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH2ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH2ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH2ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH2ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH3ECON" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH3ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH3ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH3ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH3ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH3ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH3ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH3ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH4ECON" offset="0x370" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH4ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH4ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH4ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH4ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH4ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH4ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH4ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH5ECON" offset="0x430" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH5ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH5ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH5ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH5ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH5ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH5ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH5ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH6ECON" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH6ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH6ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH6ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH6ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH6ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH6ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH6ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH7ECON" offset="0x5b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH7ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH7ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH7ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH7ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH7ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH7ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH7ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH0INT" offset="0x80" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH0INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH0INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH0INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH0INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH0INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH0INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH0INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH0INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH0INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH0INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH0INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH0INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH0INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH0INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH0INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH0INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH1INT" offset="0x140" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH1INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH1INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH1INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH1INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH1INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH1INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH1INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH1INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH1INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH1INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH1INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH1INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH1INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH1INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH1INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH1INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH2INT" offset="0x200" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH2INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH2INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH2INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH2INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH2INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH2INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH2INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH2INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH2INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH2INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH2INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH2INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH2INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH2INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH2INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH2INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH3INT" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH3INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH3INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH3INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH3INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH3INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH3INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH3INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH3INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH3INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH3INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH3INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH3INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH3INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH3INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH3INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH3INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH4INT" offset="0x380" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH4INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH4INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH4INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH4INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH4INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH4INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH4INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH4INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH4INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH4INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH4INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH4INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH4INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH4INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH4INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH4INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH5INT" offset="0x440" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH5INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH5INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH5INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH5INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH5INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH5INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH5INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH5INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH5INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH5INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH5INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH5INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH5INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH5INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH5INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH5INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH6INT" offset="0x500" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH6INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH6INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH6INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH6INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH6INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH6INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH6INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH6INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH6INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH6INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH6INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH6INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH6INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH6INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH6INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH6INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH7INT" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH7INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH7INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH7INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH7INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH7INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH7INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH7INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH7INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH7INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH7INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH7INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH7INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH7INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH7INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH7INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH7INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH0SSA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH1SSA" offset="0x150" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH2SSA" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH3SSA" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH4SSA" offset="0x390" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH5SSA" offset="0x450" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH6SSA" offset="0x510" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH7SSA" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH0DSA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH1DSA" offset="0x160" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH2DSA" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH3DSA" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH4DSA" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH5DSA" offset="0x460" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH6DSA" offset="0x520" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH7DSA" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH0SSIZ" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH0SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH1SSIZ" offset="0x170" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH1SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH2SSIZ" offset="0x230" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH2SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH3SSIZ" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH3SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH4SSIZ" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH4SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH5SSIZ" offset="0x470" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH5SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH6SSIZ" offset="0x530" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH6SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH7SSIZ" offset="0x5f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH7SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH0DSIZ" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH0DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH1DSIZ" offset="0x180" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH1DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH2DSIZ" offset="0x240" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH2DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH3DSIZ" offset="0x300" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH3DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH4DSIZ" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH4DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH5DSIZ" offset="0x480" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH5DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH6DSIZ" offset="0x540" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH6DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH7DSIZ" offset="0x600" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH7DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH0SPTR" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH0SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH1SPTR" offset="0x190" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH1SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH2SPTR" offset="0x250" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH2SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH3SPTR" offset="0x310" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH3SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH4SPTR" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH4SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH5SPTR" offset="0x490" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH5SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH6SPTR" offset="0x550" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH6SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH7SPTR" offset="0x610" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH7SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH0DPTR" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH0DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH1DPTR" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH1DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH2DPTR" offset="0x260" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH2DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH3DPTR" offset="0x320" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH3DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH4DPTR" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH4DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH5DPTR" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH5DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH6DPTR" offset="0x560" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH6DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH7DPTR" offset="0x620" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH7DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH0CSIZ" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH0CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH1CSIZ" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH1CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH2CSIZ" offset="0x270" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH2CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH3CSIZ" offset="0x330" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH3CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH4CSIZ" offset="0x3f0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH4CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH5CSIZ" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH5CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH6CSIZ" offset="0x570" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH6CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH7CSIZ" offset="0x630" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH7CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH0CPTR" offset="0x100" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH0CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH1CPTR" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH1CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH2CPTR" offset="0x280" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH2CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH3CPTR" offset="0x340" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH3CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH4CPTR" offset="0x400" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH4CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH5CPTR" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH5CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH6CPTR" offset="0x580" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH6CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH7CPTR" offset="0x640" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH7CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH0DAT" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH1DAT" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH2DAT" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH3DAT" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH4DAT" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH5DAT" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH6DAT" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH7DAT" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
      </register-group>
      <value-group caption="DMA Module Busy bit" name="DMACON__DMABUSY">
         <value caption="DMA module is active and is transferring data" name="" value="0x1" />
         <value caption="DMA module is disabled and not actively transferring data" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Suspend bit" name="DMACON__SUSPEND">
         <value caption="DMA transfers are suspended to allow CPU uninterrupted access to data bus" name="" value="0x1" />
         <value caption="DMA operates normally" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA On bit" name="DMACON__ON">
         <value caption="DMA module is enabled" name="" value="0x0" />
         <value caption="DMA module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Status bit" name="DMASTAT__RDWR">
         <value caption="Last DMA bus access when an error was detected was a read" name="" value="0x1" />
         <value caption="Last DMA bus access when an error was detected was a write" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Channel Select bits" name="DCRCCON__CRCCH">
         <value caption="CRC is assigned to Channel 7" name="" value="0x7" />
         <value caption="CRC is assigned to Channel 6" name="" value="0x6" />
         <value caption="CRC is assigned to Channel 5" name="" value="0x5" />
         <value caption="CRC is assigned to Channel 4" name="" value="0x4" />
         <value caption="CRC is assigned to Channel 3" name="" value="0x3" />
         <value caption="CRC is assigned to Channel 2" name="" value="0x2" />
         <value caption="CRC is assigned to Channel 1" name="" value="0x1" />
         <value caption="CRC is assigned to Channel 0" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Type Selection bit" name="DCRCCON__CRCTYP">
         <value caption="The CRC module will calculate an IP header checksum" name="" value="0x1" />
         <value caption="The CRC module will calculate a LFSR CRC" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Append Mode bit" name="DCRCCON__CRCAPP">
         <value caption="The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA" name="" value="0x1" />
         <value caption="The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Enable bit" name="DCRCCON__CRCEN">
         <value caption="CRC module is enabled and channel transfers are routed through the CRC module" name="" value="0x1" />
         <value caption="CRC module is disabled and channel transfers proceed normally" name="" value="0x0" />
      </value-group>
      <value-group caption="Polynomial Length bits" name="DCRCCON__PLEN">
         <value caption="1 (CRC module is in IP Header mode)These bits are unused." name="" />
         <value caption="0 (CRC module is in LFSR mode) Denotes the length of the polynomial minus 1." name="" />
      </value-group>
      <value-group caption="CRC Bit Order Selection bit" name="DCRCCON__BITO">
         <value caption="(When CRCTYP (ie" name="" value="0x1" />
         <value caption="(When CRCTYP (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Write Byte Order Selection bit" name="DCRCCON__WBO">
         <value caption="Source data is written to the destination re-ordered as defined by BYTO" name="" value="0x1" />
         <value caption="Source data is written to the destination unaltered" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Byte Order Selection bits" name="DCRCCON__BYTO">
         <value caption="Endian byte swap on half-word boundaries (i.e." name="" value="0x3" />
         <value caption="Swap half-words on word boundaries (i.e." name="" value="0x2" />
         <value caption="Endian byte swap on word boundaries (i.e." name="" value="0x1" />
         <value caption="No swapping (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Data Register bits" name="DCRCDATA__DCRCDATA">
         <value caption="1 (CRC module is in IP Header mode) Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always 0. Data written to this register is converted and read back in 1s complement form" name="" />
         <value caption="0 (CRC module is in LFSR mode) Bits greater than PLEN will return 0 on any read." name="" />
      </value-group>
      <value-group caption="CRC XOR Register bits" name="DCRCXOR__DCRCXOR">
         <value caption="(When CRCTYP (i.e." name="" value="0x1" />
         <value caption="(When CRCTYP (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH0CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH0CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH0CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH0CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH0CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH0CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH0CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH0CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH0CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH0CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH1CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH1CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH1CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH1CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH1CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH1CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH1CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH1CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH1CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH1CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH2CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH2CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH2CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH2CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH2CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH2CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH2CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH2CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH2CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH2CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH3CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH3CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH3CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH3CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH3CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH3CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH3CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH3CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH3CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH3CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH4CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH4CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH4CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH4CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH4CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH4CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH4CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH4CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH4CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH4CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH5CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH5CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH5CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH5CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH5CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH5CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH5CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH5CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH5CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH5CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH6CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH6CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH6CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH6CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH6CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH6CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH6CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH6CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH6CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH6CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH7CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH7CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH7CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH7CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH7CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH7CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH7CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH7CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH7CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH7CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH0ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH0ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH0ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH0ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH0ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH0ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH0ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH1ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH1ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH1ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH1ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH1ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH1ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH1ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH2ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH2ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH2ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH2ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH2ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH2ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH2ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH3ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH3ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH3ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH3ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH3ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH3ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH3ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH4ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH4ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH4ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH4ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH4ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH4ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH4ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH5ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH5ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH5ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH5ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH5ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH5ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH5ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH6ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH6ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH6ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH6ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH6ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH6ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH6ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH7ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH7ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH7ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH7ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH7ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH7ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH7ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH0INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH0INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH0INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH0INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH0INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH0INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH0INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH0INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH0INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH0INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH0INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH0INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH0INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH0INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH0INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH0INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH1INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH1INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH1INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH1INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH1INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH1INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH1INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH1INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH1INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH1INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH1INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH1INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH1INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH1INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH1INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH1INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH2INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH2INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH2INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH2INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH2INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH2INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH2INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH2INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH2INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH2INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH2INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH2INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH2INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH2INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH2INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH2INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH3INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH3INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH3INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH3INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH3INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH3INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH3INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH3INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH3INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH3INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH3INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH3INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH3INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH3INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH3INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH3INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH4INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH4INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH4INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH4INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH4INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH4INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH4INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH4INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH4INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH4INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH4INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH4INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH4INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH4INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH4INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH4INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH5INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH5INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH5INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH5INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH5INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH5INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH5INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH5INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH5INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH5INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH5INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH5INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH5INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH5INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH5INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH5INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH6INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH6INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH6INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH6INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH6INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH6INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH6INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH6INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH6INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH6INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH6INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH6INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH6INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH6INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH6INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH6INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH7INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH7INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH7INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH7INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH7INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH7INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH7INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH7INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH7INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH7INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH7INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH7INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH7INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH7INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH7INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH7INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH0SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH1SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH2SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH3SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH4SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH5SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH6SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH7SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH0DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH1DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH2DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH3DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH4DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH5DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH6DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH7DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH0SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH1SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH2SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH3SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH4SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH5SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH6SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH7SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH0DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH1DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH2DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH3DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH4DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH5DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH6DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH7DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH0CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH1CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH2CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH3CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH4CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH5CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH6CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH7CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH0CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH1CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH2CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH3CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH4CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH5CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH6CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH7CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01520" name="DMT" version="1">
      <register-group name="DMT">
         <register caption="Deadman Timer Control Register" name="DMTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Deadman Timer Module Enable bit" mask="0x00008000" name="ON" values="DMTCON__ON" />
         </register>
         <register caption="Deadman Timer Preclear Register" name="DMTPRECLR" offset="0x10" rw="RW" size="4">
            <bitfield caption="Preclear Enable bits" mask="0x0000FF00" name="STEP1" values="DMTPRECLR__STEP1" />
         </register>
         <register caption="Deadman Timer Clear Register" name="DMTCLR" offset="0x20" rw="RW" size="4">
            <bitfield caption="Clear Timer bits" mask="0x000000FF" name="STEP2" values="DMTCLR__STEP2" />
         </register>
         <register caption="Deadman Timer Status Register" name="DMTSTAT" offset="0x30" rw="R" size="4">
            <bitfield caption="Deadman Timer Clear Window bit" mask="0x00000001" name="WINOPN" values="DMTSTAT__WINOPN" />
            <bitfield caption="Deadman Timer Event bit" mask="0x00000020" name="DMTEVENT" values="DMTSTAT__DMTEVENT" />
            <bitfield mask="0x000000C0" name="BAD" />
         </register>
         <register caption="Deadman Timer Count Register" name="DMTCNT" offset="0x40" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="COUNTER" />
         </register>
         <register caption="Post Status Configure DMT Count Status Register" name="DMTPSCNT" offset="0x60" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSCNT" />
         </register>
         <register caption="Post Status Configure DMT Interval Status Register" name="DMTPSINTV" offset="0x70" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSINTV" />
         </register>
      </register-group>
      <value-group caption="Deadman Timer Module Enable bit" name="DMTCON__ON">
         <value caption="Deadman Timer module is enabled" name="" value="0x1" />
         <value caption="Deadman Timer module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Preclear Enable bits" name="DMTPRECLR__STEP1">
         <value caption="Enables the Deadman Timer Preclear (Step 1)" name="" value="0x40" />
      </value-group>
      <value-group caption="Clear Timer bits" name="DMTCLR__STEP2">
         <value caption="Clears STEP1" name="" value="0x8" />
      </value-group>
      <value-group caption="Deadman Timer Clear Window bit" name="DMTSTAT__WINOPN">
         <value caption="Deadman timer clear window is open" name="" value="0x1" />
         <value caption="Deadman timer clear window is not open" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Event bit" name="DMTSTAT__DMTEVENT">
         <value caption="Deadman timer event was detected (counter expired or bad STEP1 or STEP2 value was entered prior to counter increment)" name="" value="0x1" />
         <value caption="Deadman timer even was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Bad STEP2 Value Detect bit" name="DMTSTAT__BAD2">
         <value caption="Incorrect STEP2 value was detected" name="" value="0x40" />
         <value caption="Incorrect STEP2 value was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Bad STEP1 Value Detect bit" name="DMTSTAT__BAD1">
         <value caption="Incorrect STEP1 value or out of sequence write to STEP2 was detected" name="" value="0x80" />
         <value caption="Incorrect STEP1 value was not detected" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01475" name="DSCTRL" version="2">
      <register-group name="DSCTRL">
         <register caption="" name="DSCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RELEASE" />
            <bitfield mask="0x00000002" name="DSBOR" />
            <bitfield mask="0x00000004" name="WAKEDIS" />
            <bitfield mask="0x00000100" name="RTCCWDIS" />
            <bitfield mask="0x00001000" name="RTCDIS" />
            <bitfield mask="0x00002000" name="DSGPREN" />
            <bitfield mask="0x00008000" name="DSEN" />
         </register>
         <register caption="" name="DSWAKE" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="DSPOR" />
            <bitfield mask="0x00000004" name="DSMCLR" />
            <bitfield mask="0x00000008" name="DSRTC" />
            <bitfield mask="0x00000010" name="DSWDT" />
            <bitfield mask="0x00000020" name="DSEXT" />
            <bitfield mask="0x00000040" name="DSBOR" />
            <bitfield mask="0x00000080" name="DSFLT" />
            <bitfield mask="0x00000100" name="DSINT0" />
         </register>
         <register caption="" name="DSGPR0" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR2" offset="0x44" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR3" offset="0x48" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR4" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR5" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR6" offset="0x54" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR7" offset="0x58" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR8" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR9" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR10" offset="0x64" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR11" offset="0x68" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR12" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR13" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR14" offset="0x74" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR15" offset="0x78" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR16" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR17" offset="0x80" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR18" offset="0x84" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR19" offset="0x88" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR20" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR21" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR22" offset="0x94" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR23" offset="0x98" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR24" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR25" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR26" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR27" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR28" offset="0xac" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR29" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR30" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR31" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
         <register caption="" name="DSGPR32" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DSGPR" />
         </register>
      </register-group>
   </module>
   <module caption="" id="00109" name="EBI" version="1">
      <register-group name="EBI">
         <register caption="External Bus Interface Chip Select Register" name="EBICS0" offset="0x0" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Register" name="EBICS1" offset="0x4" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Register" name="EBICS2" offset="0x8" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Register" name="EBICS3" offset="0xc" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Address Mask Register" name="EBIMSK0" offset="0x40" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK0__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK0__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK0__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Register" name="EBIMSK1" offset="0x44" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK1__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK1__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK1__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Register" name="EBIMSK2" offset="0x48" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK2__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK2__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK2__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Register" name="EBIMSK3" offset="0x4c" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK3__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK3__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK3__REGSEL"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Register" name="EBISMT0" offset="0x80" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT0__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT0__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT0__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Register" name="EBISMT1" offset="0x84" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT1__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT1__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT1__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Register" name="EBISMT2" offset="0x88" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT2__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT2__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT2__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Flash Timing Register" name="EBIFTRPD" offset="0x8c" rw="RW" size="4">
            <bitfield caption="Flash Timing bits" mask="0xFFFFFFFF" name="TRPD"/>
         </register>
         <register caption="External Bus Interface Static Memory Control Register" name="EBISMCON" offset="0x90" rw="RW" size="4">
            <bitfield caption="Flash Reset/Power-down mode Select bit" mask="0x00000001" name="SMRP" values="EBISMCON__SMRP"/>
            <bitfield caption="Static Memory Width for Register EBISMT0 bits" mask="0x00000380" name="SMDWIDTH0" values="EBISMCON__SMDWIDTH0"/>
            <bitfield caption="Static Memory Width for Register EBISMT1 bits" mask="0x00001C00" name="SMDWIDTH1" values="EBISMCON__SMDWIDTH1"/>
            <bitfield caption="Static Memory Width for Register EBISMT2 bits" mask="0x0000E000" name="SMDWIDTH2" values="EBISMCON__SMDWIDTH2"/>
         </register>
      </register-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK0__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK0__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK0__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK1__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK1__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK1__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK2__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK2__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK2__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK3__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK3__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK3__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT0__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT0__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT0__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT1__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT1__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT1__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT2__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT2__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT2__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Reset/Power-down mode Select bit" name="EBISMCON__SMRP">
         <value caption="Flash is taken out of Power-down mode" name="" value="0x1"/>
         <value caption="Flash is forced into Power-down mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT0 bits" name="EBISMCON__SMDWIDTH0">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT1 bits" name="EBISMCON__SMDWIDTH1">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT2 bits" name="EBISMCON__SMDWIDTH2">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01114" name="ETH" version="1">
      <register-group name="ETH">
         <register caption="Ethernet Controller Control Register 1" name="ETHCON1" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="BUFCDEC" />
            <bitfield caption="Manual Flow Control bit" mask="0x00000010" name="MANFC" values="ETHCON1__MANFC" />
            <bitfield caption="Automatic Flow Control bit" mask="0x00000080" name="AUTOFC" values="ETHCON1__AUTOFC" />
            <bitfield caption="Receive Enable bit" mask="0x00000100" name="RXEN" values="ETHCON1__RXEN" />
            <bitfield caption="Transmit Request to Send bit" mask="0x00000200" name="TXRTS" values="ETHCON1__TXRTS" />
            <bitfield caption="Ethernet Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="ETHCON1__SIDL" />
            <bitfield caption="Ethernet ON bit" mask="0x00008000" name="ON" values="ETHCON1__ON" />
            <bitfield mask="0xFFFF0000" name="PTV" />
         </register>
         <register caption="Ethernet Controller Control Register 2" name="ETHCON2" offset="0x10" rw="RW" size="4">
            <bitfield caption="RX Data Buffer Size for All RX Descriptors bits" mask="0x000007F0" name="RXBUFSZ" values="ETHCON2__RXBUFSZ" />
         </register>
         <register caption="Ethernet Controller TX Packet Descriptor Start Address Register" name="ETHTXST" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="TXSTADDR" />
         </register>
         <register caption="Ethernet Controller RX Packet Descriptor Start Address Register" name="ETHRXST" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="RXSTADDR" />
         </register>
         <register caption="Ethernet Controller Hash Table 0 Register" name="ETHHT0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="HT" />
         </register>
         <register caption="Ethernet Controller Hash Table 1 Register" name="ETHHT1" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="HT" />
         </register>
         <register caption="Ethernet Controller Pattern Match Mask 0 Register" name="ETHPMM0" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PMM" />
         </register>
         <register caption="Ethernet Controller Pattern Match Mask 1 Register" name="ETHPMM1" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PMM" />
         </register>
         <register caption="Ethernet Controller Pattern Match Checksum Register" name="ETHPMCS" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PMCS" />
         </register>
         <register caption="Ethernet Controller Pattern Match Offset Register" name="ETHPMO" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PMO" />
         </register>
         <register caption="Ethernet Controller Receive Filter Configuration Register" name="ETHRXFC" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Broadcast Enable bit" mask="0x00000001" name="BCEN" values="ETHRXFC__BCEN" />
            <bitfield caption="Multicast Enable bit" mask="0x00000002" name="MCEN" values="ETHRXFC__MCEN" />
            <bitfield caption="Not Me Unicast Enable bit" mask="0x00000004" name="NOTMEEN" values="ETHRXFC__NOTMEEN" />
            <bitfield caption="Unicast Enable bit" mask="0x00000008" name="UCEN" values="ETHRXFC__UCEN" />
            <bitfield caption="Runt Enable bit" mask="0x00000010" name="RUNTEN" values="ETHRXFC__RUNTEN" />
            <bitfield caption="Runt Error Collection Enable bit" mask="0x00000020" name="RUNTERREN" values="ETHRXFC__RUNTERREN" />
            <bitfield caption="CRC OK Enable bit" mask="0x00000040" name="CRCOKEN" values="ETHRXFC__CRCOKEN" />
            <bitfield caption="CRC Error Collection Enable bit" mask="0x00000080" name="CRCERREN" values="ETHRXFC__CRCERREN" />
            <bitfield caption="Pattern Match Mode bits" mask="0x00000F00" name="PMMODE" values="ETHRXFC__PMMODE" />
            <bitfield caption="Pattern Match Inversion bit" mask="0x00001000" name="NOTPM" values="ETHRXFC__NOTPM" />
            <bitfield caption="Magic Packet Enable bit" mask="0x00004000" name="MPEN" values="ETHRXFC__MPEN" />
            <bitfield caption="Enable Hash Table Filtering bit" mask="0x00008000" name="HTEN" values="ETHRXFC__HTEN" />
         </register>
         <register caption="Ethernet Controller Receive Watermarks Register" name="ETHRXWM" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="RXEWM" />
            <bitfield mask="0x00FF0000" name="RXFWM" />
         </register>
         <register caption="Ethernet Controller Interrupt Enable Register" name="ETHIEN" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Receive FIFO Overflow Interrupt Enable bit" mask="0x00000001" name="RXOVFLWIE" values="ETHIEN__RXOVFLWIE" />
            <bitfield caption="Receive Buffer Not Available Interrupt Enable bit" mask="0x00000002" name="RXBUFNAIE" values="ETHIEN__RXBUFNAIE" />
            <bitfield caption="Transmitter Abort Interrupt Enable bit" mask="0x00000004" name="TXABORTIE" values="ETHIEN__TXABORTIE" />
            <bitfield caption="Transmitter Done Interrupt Enable bit" mask="0x00000008" name="TXDONEIE" values="ETHIEN__TXDONEIE" />
            <bitfield caption="RX Activity Interrupt Enable bit" mask="0x00000020" name="RXACTIE" values="ETHIEN__RXACTIE" />
            <bitfield caption="Packet Pending Interrupt Enable bit" mask="0x00000040" name="PKTPENDIE" values="ETHIEN__PKTPENDIE" />
            <bitfield caption="Receiver Done Interrupt Enable bit" mask="0x00000080" name="RXDONEIE" values="ETHIEN__RXDONEIE" />
            <bitfield caption="Full Watermark Interrupt Enable bit" mask="0x00000100" name="FWMARKIE" values="ETHIEN__FWMARKIE" />
            <bitfield caption="Empty Watermark Interrupt Enable bit" mask="0x00000200" name="EWMARKIE" values="ETHIEN__EWMARKIE" />
            <bitfield caption="Receive BVCI Bus Error Interrupt Enable bit" mask="0x00002000" name="RXBUSEIE" values="ETHIEN__RXBUSEIE" />
            <bitfield caption="Transmit BVCI Bus Error Interrupt Enable bit" mask="0x00004000" name="TXBUSEIE" values="ETHIEN__TXBUSEIE" />
         </register>
         <register caption="Ethernet Controller Interrupt Request Register" name="ETHIRQ" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Receive FIFO Over Flow Error bit" mask="0x00000001" name="RXOVFLW" values="ETHIRQ__RXOVFLW" />
            <bitfield caption="Receive Buffer Not Available Interrupt bit" mask="0x00000002" name="RXBUFNA" values="ETHIRQ__RXBUFNA" />
            <bitfield caption="Transmit Abort Condition Interrupt bit" mask="0x00000004" name="TXABORT" values="ETHIRQ__TXABORT" />
            <bitfield caption="Transmit Done Interrupt bit" mask="0x00000008" name="TXDONE" values="ETHIRQ__TXDONE" />
            <bitfield caption="Receive Activity Interrupt bit" mask="0x00000020" name="RXACT" values="ETHIRQ__RXACT" />
            <bitfield caption="Packet Pending Interrupt bit" mask="0x00000040" name="PKTPEND" values="ETHIRQ__PKTPEND" />
            <bitfield caption="Receive Done Interrupt bit" mask="0x00000080" name="RXDONE" values="ETHIRQ__RXDONE" />
            <bitfield caption="Full Watermark Interrupt bit" mask="0x00000100" name="FWMARK" values="ETHIRQ__FWMARK" />
            <bitfield caption="Empty Watermark Interrupt bit" mask="0x00000200" name="EWMARK" values="ETHIRQ__EWMARK" />
            <bitfield caption="Receive BVCI Bus Error Interrupt bit" mask="0x00002000" name="RXBUSE" values="ETHIRQ__RXBUSE" />
            <bitfield caption="Transmit BVCI Bus Error Interrupt bit" mask="0x00004000" name="TXBUSE" values="ETHIRQ__TXBUSE" />
         </register>
         <register caption="Ethernet Controller Status Register" name="ETHSTAT" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Receive Busy bit" mask="0x00000020" name="RXBUSY" values="ETHSTAT__RXBUSY" />
            <bitfield caption="Transmit Busy bit" mask="0x00000040" name="TXBUSY" values="ETHSTAT__TXBUSY" />
            <bitfield mask="0x00000080" name="BUSY" />
            <bitfield mask="0x00FF0000" name="BUFCNT" />
         </register>
         <register caption="Ethernet Controller Receive Overflow Statistics Register" name="ETHRXOVFLOW" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RXOVFLWCNT" />
         </register>
         <register caption="Ethernet Controller Frames Transmitted OK Statistics Register" name="ETHFRMTXOK" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FRMTXOKCNT" />
         </register>
         <register caption="Ethernet Controller Single Collision Frames Statistics Register" name="ETHSCOLFRM" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SCOLFRMCNT" />
         </register>
         <register caption="Ethernet Controller Multiple Collision Frames Statistics Register" name="ETHMCOLFRM" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MCOLFRMCNT" />
         </register>
         <register caption="Ethernet Controller Frames Received OK Statistics Register" name="ETHFRMRXOK" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FRMRXOKCNT" />
         </register>
         <register caption="Ethernet Controller Frame Check Sequence Error Statistics Register" name="ETHFCSERR" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FCSERRCNT" />
         </register>
         <register caption="Ethernet Controller Alignment Errors Statistics Register" name="ETHALGNERR" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALGNERRCNT" />
         </register>
         <register caption="Ethernet Controller MAC Configuration 1 Register" name="EMAC1CFG1" offset="0x200" rw="RW" size="4">
            <bitfield caption="MAC Receive Enable bit" mask="0x00000001" name="RXENABLE" values="EMAC1CFG1__RXENABLE" />
            <bitfield caption="MAC Pass all Receive Frames bit" mask="0x00000002" name="PASSALL" values="EMAC1CFG1__PASSALL" />
            <bitfield caption="MAC RX Flow Control bit" mask="0x00000004" name="RXPAUSE" values="EMAC1CFG1__RXPAUSE" />
            <bitfield caption="MAC TX Flow Control bit" mask="0x00000008" name="TXPAUSE" values="EMAC1CFG1__TXPAUSE" />
            <bitfield caption="MAC Loopback mode bit" mask="0x00000010" name="LOOPBACK" values="EMAC1CFG1__LOOPBACK" />
            <bitfield mask="0x00000100" name="RESETTFUN" />
            <bitfield mask="0x00000200" name="RESETTMCS" />
            <bitfield mask="0x00000400" name="RESETRFUN" />
            <bitfield mask="0x00000800" name="RESETRMCS" />
            <bitfield mask="0x00004000" name="SIMRESET" />
            <bitfield mask="0x00008000" name="SOFTRESET" />
         </register>
         <register caption="Ethernet Controller MAC Configuration 2 Register" name="EMAC1CFG2" offset="0x210" rw="RW" size="4">
            <bitfield caption="Full-Duplex Operation bit" mask="0x00000001" name="FULLDPLX" values="EMAC1CFG2__FULLDPLX" />
            <bitfield caption="Frame Length checking bit" mask="0x00000002" name="LENGTHCK" values="EMAC1CFG2__LENGTHCK" />
            <bitfield caption="Huge Frame enable bit" mask="0x00000004" name="HUGEFRM" values="EMAC1CFG2__HUGEFRM" />
            <bitfield caption="Delayed CRC bit" mask="0x00000008" name="DELAYCRC" values="EMAC1CFG2__DELAYCRC" />
            <bitfield caption="CRC Enable1 bit" mask="0x00000010" name="CRCENABLE" values="EMAC1CFG2__CRCENABLE" />
            <bitfield caption="Pad/CRC Enable bit" mask="0x00000020" name="PADENABLE" values="EMAC1CFG2__PADENABLE" />
            <bitfield caption="VLAN Pad Enable bit" mask="0x00000040" name="VLANPAD" values="EMAC1CFG2__VLANPAD" />
            <bitfield caption="Automatic Detect Pad Enable bit" mask="0x00000080" name="AUTOPAD" values="EMAC1CFG2__AUTOPAD" />
            <bitfield caption="Pure Preamble Enforcement bit" mask="0x00000100" name="PUREPRE" values="EMAC1CFG2__PUREPRE" />
            <bitfield caption="Long Preamble Enforcement bit" mask="0x00000200" name="LONGPRE" values="EMAC1CFG2__LONGPRE" />
            <bitfield caption="No Backoff bit" mask="0x00001000" name="NOBKOFF" values="EMAC1CFG2__NOBKOFF" />
            <bitfield caption="Backpressure/No Backoff bit" mask="0x00002000" name="BPNOBKOFF" values="EMAC1CFG2__BPNOBKOFF" />
            <bitfield caption="Excess Defer bit" mask="0x00004000" name="EXCESSDER" values="EMAC1CFG2__EXCESSDER" />
         </register>
         <register caption="Ethernet Controller MAC Back-to-Back Interpacket Gap Register" name="EMAC1IPGT" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="B2BIPKTGP" />
         </register>
         <register caption="Ethernet Controller MAC Non-Back-to-Back Interpacket Gap Register" name="EMAC1IPGR" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="NB2BIPKTGP2" />
            <bitfield mask="0x00007F00" name="NB2BIPKTGP1" />
         </register>
         <register caption="Ethernet Controller MAC Collision Window/Retry Limit Register" name="EMAC1CLRT" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RETX" />
            <bitfield mask="0x00003F00" name="CWINDOW" />
         </register>
         <register caption="Ethernet Controller MAC Maximum Frame Length Register" name="EMAC1MAXF" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MACMAXF" />
         </register>
         <register caption="Ethernet Controller MAC PHY Support Register" name="EMAC1SUPP" offset="0x260" rw="RW" size="4">
            <bitfield caption="RMII Speed bit" mask="0x00000100" name="SPEEDRMII" values="EMAC1SUPP__SPEEDRMII" />
            <bitfield caption="Reset RMII Logic bit" mask="0x00000800" name="RESETRMII" values="EMAC1SUPP__RESETRMII" />
         </register>
         <register caption="Ethernet Controller MAC Test Register" name="EMAC1TEST" offset="0x270" rw="RW" size="4">
            <bitfield caption="Shortcut PAUSE Quanta bit" mask="0x00000001" name="SHRTQNTA" values="EMAC1TEST__SHRTQNTA" />
            <bitfield caption="Test PAUSE bit" mask="0x00000002" name="TESTPAUSE" values="EMAC1TEST__TESTPAUSE" />
            <bitfield caption="Test Backpressure bit" mask="0x00000004" name="TESTBP" values="EMAC1TEST__TESTBP" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Configuration Register" name="EMAC1MCFG" offset="0x280" rw="RW" size="4">
            <bitfield caption="Scan Increment bit" mask="0x00000001" name="SCANINC" values="EMAC1MCFG__SCANINC" />
            <bitfield caption="Suppress Preamble bit" mask="0x00000002" name="NOPRE" values="EMAC1MCFG__NOPRE" />
            <bitfield mask="0x0000003C" name="CLKSEL" />
            <bitfield caption="Test Reset MII Management bit" mask="0x00008000" name="RESETMGMT" values="EMAC1MCFG__RESETMGMT" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Command Register" name="EMAC1MCMD" offset="0x290" rw="RW" size="4">
            <bitfield caption="MII Management Read Command bit" mask="0x00000001" name="READ" values="EMAC1MCMD__READ" />
            <bitfield caption="MII Management Scan Mode bit" mask="0x00000002" name="SCAN" values="EMAC1MCMD__SCAN" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Address Register" name="EMAC1MADR" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="REGADDR" />
            <bitfield mask="0x00001F00" name="PHYADDR" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Write Data Register" name="EMAC1MWTD" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MWTD" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Read Data Register" name="EMAC1MRDD" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MRDD" />
         </register>
         <register caption="Ethernet Controller MAC MII Management Indicators Register" name="EMAC1MIND" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="MIIMBUSY" />
            <bitfield mask="0x00000002" name="SCAN" />
            <bitfield mask="0x00000004" name="NOTVALID" />
            <bitfield mask="0x00000008" name="LINKFAIL" />
         </register>
         <register caption="Ethernet Controller MAC Station Address 0 Register" name="EMAC1SA0" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR5" />
            <bitfield mask="0x0000FF00" name="STNADDR6" />
         </register>
         <register caption="Ethernet Controller MAC Station Address 1 Register" name="EMAC1SA1" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR3" />
            <bitfield mask="0x0000FF00" name="STNADDR4" />
         </register>
         <register caption="Ethernet Controller MAC Station Address 2 Register" name="EMAC1SA2" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR1" />
            <bitfield mask="0x0000FF00" name="STNADDR2" />
         </register>
      </register-group>
      <value-group caption="Manual Flow Control bit" name="ETHCON1__MANFC">
         <value caption="Manual Flow Control is enabled" name="" value="0x1" />
         <value caption="Manual Flow Control is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Automatic Flow Control bit" name="ETHCON1__AUTOFC">
         <value caption="Automatic Flow Control enabled" name="" value="0x1" />
         <value caption="Automatic Flow Control disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="ETHCON1__RXEN">
         <value caption="Enable RX logic" name="" value="0x1" />
         <value caption="Disable RX logic" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Request to Send bit" name="ETHCON1__TXRTS">
         <value caption="Activate the TX logic and send the packet(s) defined in the TX EDT" name="" value="0x1" />
         <value caption="Stop transmit (when cleared by software) or transmit done (when cleared by hardware)" name="" value="0x0" />
      </value-group>
      <value-group caption="Ethernet Stop in Idle Mode bit" name="ETHCON1__SIDL">
         <value caption="Ethernet module transfers are paused during Idle mode" name="" value="0x1" />
         <value caption="Ethernet module transfers continue during Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Ethernet ON bit" name="ETHCON1__ON">
         <value caption="Ethernet module is enabled" name="" value="0x1" />
         <value caption="Ethernet module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="RX Data Buffer Size for All RX Descriptors bits" name="ETHCON2__RXBUFSZ">
         <value caption="RX data Buffer size for descriptors is 2032 bytes" name="" value="0x7f" />
         <value caption="RX data Buffer size for descriptors is 1536 bytes" name="" value="0x60" />
         <value caption="RX data Buffer size for descriptors is 48 bytes" name="" value="0x3" />
         <value caption="RX data Buffer size for descriptors is 32 bytes" name="" value="0x2" />
         <value caption="RX data Buffer size for descriptors is 16 bytes" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Broadcast Enable bit" name="ETHRXFC__BCEN">
         <value caption="Enable Broadcast Filtering" name="" value="0x1" />
         <value caption="Disable Broadcast Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Multicast Enable bit" name="ETHRXFC__MCEN">
         <value caption="Enable Multicast Filtering" name="" value="0x1" />
         <value caption="Disable Multicast Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Not Me Unicast Enable bit" name="ETHRXFC__NOTMEEN">
         <value caption="Enable Not Me Unicast Filtering" name="" value="0x1" />
         <value caption="Disable Not Me Unicast Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Unicast Enable bit" name="ETHRXFC__UCEN">
         <value caption="Enable Unicast Filtering" name="" value="0x1" />
         <value caption="Disable Unicast Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Runt Enable bit" name="ETHRXFC__RUNTEN">
         <value caption="The received packet must not be a runt packet for the packet to be accepted" name="" value="0x1" />
         <value caption="Disable Runt filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Runt Error Collection Enable bit" name="ETHRXFC__RUNTERREN">
         <value caption="The received packet must be a runt packet for the packet to be accepted" name="" value="0x1" />
         <value caption="Disable Runt Error Collection filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC OK Enable bit" name="ETHRXFC__CRCOKEN">
         <value caption="The received packet CRC must be valid for the packet to be accepted" name="" value="0x1" />
         <value caption="Disable CRC filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Error Collection Enable bit" name="ETHRXFC__CRCERREN">
         <value caption="The received packet CRC must be invalid for the packet to be accepted" name="" value="0x1" />
         <value caption="Disable CRC Error Collection filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Match Mode bits" name="ETHRXFC__PMMODE">
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)(1" name="" value="0x9" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)(1" name="" value="0x8" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND(Destination Address = Broadcast Address)(1)" name="" value="0x7" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)(1)" name="" value="0x6" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)(1)" name="" value="0x5" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)(1)" name="" value="0x4" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)(1)" name="" value="0x3" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND(Destination Address = Station Address)(1)" name="" value="0x2" />
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)(1)" name="" value="0x1" />
         <value caption="Pattern Match is disabled; pattern match is always unsuccessful" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Match Inversion bit" name="ETHRXFC__NOTPM">
         <value caption="The Pattern Match Checksum must not match for a successful Pattern Match to occur" name="" value="0x1" />
         <value caption="The Pattern Match Checksum must match for a successful Pattern Match to occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Magic Packet Enable bit" name="ETHRXFC__MPEN">
         <value caption="Enable Magic Packet Filtering" name="" value="0x1" />
         <value caption="Disable Magic Packet Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Hash Table Filtering bit" name="ETHRXFC__HTEN">
         <value caption="Enable Hash Table Filtering" name="" value="0x1" />
         <value caption="Disable Hash Table Filtering" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Enable bit" name="ETHIEN__RXOVFLWIE">
         <value caption="Enable RXOVFLW Interrupt" name="" value="0x1" />
         <value caption="Disable RXOVFLW Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Available Interrupt Enable bit" name="ETHIEN__RXBUFNAIE">
         <value caption="Enable RXBUFNA Interrupt" name="" value="0x1" />
         <value caption="Disable RXBUFNA Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter Abort Interrupt Enable bit" name="ETHIEN__TXABORTIE">
         <value caption="Enable TXABORT Interrupt" name="" value="0x1" />
         <value caption="Disable TXABORT Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter Done Interrupt Enable bit" name="ETHIEN__TXDONEIE">
         <value caption="Enable TXDONE Interrupt" name="" value="0x1" />
         <value caption="Disable TXDONE Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="RX Activity Interrupt Enable bit" name="ETHIEN__RXACTIE">
         <value caption="Enable RXACT Interrupt" name="" value="0x1" />
         <value caption="Disable RXACT Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Packet Pending Interrupt Enable bit" name="ETHIEN__PKTPENDIE">
         <value caption="Enable PKTPEND Interrupt" name="" value="0x1" />
         <value caption="Disable PKTPEND Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Done Interrupt Enable bit" name="ETHIEN__RXDONEIE">
         <value caption="Enable RXDONE Interrupt" name="" value="0x1" />
         <value caption="Disable RXDONE Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Watermark Interrupt Enable bit" name="ETHIEN__FWMARKIE">
         <value caption="Enable FWMARK Interrupt" name="" value="0x1" />
         <value caption="Disable FWMARK Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Watermark Interrupt Enable bit" name="ETHIEN__EWMARKIE">
         <value caption="Enable EWMARK Interrupt" name="" value="0x1" />
         <value caption="Disable EWMARK Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive BVCI Bus Error Interrupt Enable bit" name="ETHIEN__RXBUSEIE">
         <value caption="Enable RXBUS Error Interrupt" name="" value="0x1" />
         <value caption="Disable RXBUS Error Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit BVCI Bus Error Interrupt Enable bit" name="ETHIEN__TXBUSEIE">
         <value caption="Enable TXBUS Error Interrupt" name="" value="0x1" />
         <value caption="Disable TXBUS Error Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Over Flow Error bit" name="ETHIRQ__RXOVFLW">
         <value caption="RX FIFO Overflow Error condition has occurred" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Not Available Interrupt bit" name="ETHIRQ__RXBUFNA">
         <value caption="RX Buffer Descriptor Not Available condition has occurred" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Abort Condition Interrupt bit" name="ETHIRQ__TXABORT">
         <value caption="TX abort condition occurred on the last TX packet" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Done Interrupt bit" name="ETHIRQ__TXDONE">
         <value caption="TX packet was successfully sent" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Activity Interrupt bit" name="ETHIRQ__RXACT">
         <value caption="RX packet data was successfully received" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Packet Pending Interrupt bit" name="ETHIRQ__PKTPEND">
         <value caption="RX packet pending in memory" name="" value="0x1" />
         <value caption="RX packet is not pending in memory" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Done Interrupt bit" name="ETHIRQ__RXDONE">
         <value caption="RX packet was successfully received" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Watermark Interrupt bit" name="ETHIRQ__FWMARK">
         <value caption="Full Watermark pointer reached" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Empty Watermark Interrupt bit" name="ETHIRQ__EWMARK">
         <value caption="Empty Watermark pointer reached" name="" value="0x1" />
         <value caption="No interrupt pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive BVCI Bus Error Interrupt bit" name="ETHIRQ__RXBUSE">
         <value caption="BVCI Bus Error has occurred" name="" value="0x1" />
         <value caption="BVCI Bus Error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit BVCI Bus Error Interrupt bit" name="ETHIRQ__TXBUSE">
         <value caption="BVCI Bus Error has occurred" name="" value="0x1" />
         <value caption="BVCI Bus Error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Busy bit" name="ETHSTAT__RXBUSY">
         <value caption="RX logic is receiving data" name="" value="0x1" />
         <value caption="RX logic is idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Busy bit" name="ETHSTAT__TXBUSY">
         <value caption="TX logic is receiving data" name="" value="0x1" />
         <value caption="TX logic is idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Ethernet Module busy bit" name="ETHSTAT__ETHBUSY">
         <value caption="Ethernet logic has been turned on (ON (ETHCON1) = 1) or is completing a transaction" name="" value="0x80" />
         <value caption="Ethernet logic is idle" name="" value="0x0" />
      </value-group>
      <value-group caption="MAC Receive Enable bit" name="EMAC1CFG1__RXENABLE">
         <value caption="Enable the MAC receiving of frames" name="" value="0x1" />
         <value caption="Disable the MAC receiving of frames" name="" value="0x0" />
      </value-group>
      <value-group caption="MAC Pass all Receive Frames bit" name="EMAC1CFG1__PASSALL">
         <value caption="The MAC will accept all frames regardless of type (Normal vs. Control)" name="" value="0x1" />
         <value caption="The received Control frames are ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="MAC RX Flow Control bit" name="EMAC1CFG1__RXPAUSE">
         <value caption="The MAC acts upon received PAUSE Flow Control frames" name="" value="0x1" />
         <value caption="Received PAUSE Flow Control frames are ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="MAC TX Flow Control bit" name="EMAC1CFG1__TXPAUSE">
         <value caption="PAUSE Flow Control frames are allowed to be transmitted" name="" value="0x1" />
         <value caption="PAUSE Flow Control frames are blocked" name="" value="0x0" />
      </value-group>
      <value-group caption="MAC Loopback mode bit" name="EMAC1CFG1__LOOPBACK">
         <value caption="MAC Transmit interface is loop backed to the MAC Receive interface" name="" value="0x1" />
         <value caption="MAC normal operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Full-Duplex Operation bit" name="EMAC1CFG2__FULLDPLX">
         <value caption="The MAC operates in Full-Duplex mode" name="" value="0x1" />
         <value caption="The MAC operates in Half-Duplex mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Length checking bit" name="EMAC1CFG2__LENGTHCK">
         <value caption="Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the transmit/receive statistics vector." name="" value="0x1" />
         <value caption="Length/Type field check is not performed" name="" value="0x0" />
      </value-group>
      <value-group caption="Huge Frame enable bit" name="EMAC1CFG2__HUGEFRM">
         <value caption="Frames of any length are transmitted and received" name="" value="0x1" />
         <value caption="Huge frames are not allowed for receive or transmit" name="" value="0x0" />
      </value-group>
      <value-group caption="Delayed CRC bit" name="EMAC1CFG2__DELAYCRC">
         <value caption="Four bytes of header (ignored by the CRC function)" name="" value="0x1" />
         <value caption="No proprietary header" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Enable1 bit" name="EMAC1CFG2__CRCENABLE">
         <value caption="The MAC will append a CRC to every frame whether padding was required or not. Must be set if the PADENABLE bit is set." name="" value="0x1" />
         <value caption="The frames presented to the MAC have a valid CRC" name="" value="0x0" />
      </value-group>
      <value-group caption="Pad/CRC Enable bit" name="EMAC1CFG2__PADENABLE">
         <value caption="The MAC will pad all short frames" name="" value="0x1" />
         <value caption="The frames presented to the MAC have a valid length" name="" value="0x0" />
      </value-group>
      <value-group caption="VLAN Pad Enable bit" name="EMAC1CFG2__VLANPAD">
         <value caption="The MAC will pad all short frames to 64 bytes and append a valid CRC" name="" value="0x1" />
         <value caption="The MAC does not perform padding of short frames" name="" value="0x0" />
      </value-group>
      <value-group caption="Automatic Detect Pad Enable bit" name="EMAC1CFG2__AUTOPAD">
         <value caption="The MAC will automatically detect the type of frame" name="" value="0x1" />
         <value caption="The MAC does not perform automatic detection" name="" value="0x0" />
      </value-group>
      <value-group caption="Pure Preamble Enforcement bit" name="EMAC1CFG2__PUREPRE">
         <value caption="The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded" name="" value="0x1" />
         <value caption="The MAC does not perform any preamble checking" name="" value="0x0" />
      </value-group>
      <value-group caption="Long Preamble Enforcement bit" name="EMAC1CFG2__LONGPRE">
         <value caption="The MAC only allows receive packets which contain preamble fields less than 12 bytes in length" name="" value="0x1" />
         <value caption="The MAC allows any length preamble as per the Standard" name="" value="0x0" />
      </value-group>
      <value-group caption="No Backoff bit" name="EMAC1CFG2__NOBKOFF">
         <value caption="Following a collision" name="" value="0x1" />
         <value caption="Following a collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Backpressure/No Backoff bit" name="EMAC1CFG2__BPNOBKOFF">
         <value caption="The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent" name="" value="0x1" />
         <value caption="The MAC will not remove the backoff" name="" value="0x0" />
      </value-group>
      <value-group caption="Excess Defer bit" name="EMAC1CFG2__EXCESSDER">
         <value caption="The MAC will defer to carrier indefinitely as per the Standard" name="" value="0x1" />
         <value caption="The MAC will abort when the excessive deferral limit is reached" name="" value="0x0" />
      </value-group>
      <value-group caption="RMII Speed bit" name="EMAC1SUPP__SPEEDRMII">
         <value caption="RMII is running at 100 Mbps" name="" value="0x1" />
         <value caption="RMII is running at 10 Mbps" name="" value="0x0" />
      </value-group>
      <value-group caption="Reset RMII Logic bit" name="EMAC1SUPP__RESETRMII">
         <value caption="Reset the MAC RMII module" name="" value="0x1" />
         <value caption="Normal operation." name="" value="0x0" />
      </value-group>
      <value-group caption="Shortcut PAUSE Quanta bit" name="EMAC1TEST__SHRTQNTA">
         <value caption="The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time" name="" value="0x1" />
         <value caption="Normal operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Test PAUSE bit" name="EMAC1TEST__TESTPAUSE">
         <value caption="The MAC Control sub-layer will inhibit transmissions" name="" value="0x1" />
         <value caption="Normal operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Test Backpressure bit" name="EMAC1TEST__TESTBP">
         <value caption="The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted" name="" value="0x1" />
         <value caption="Normal operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Scan Increment bit" name="EMAC1MCFG__SCANINC">
         <value caption="The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR" name="" value="0x1" />
         <value caption="Continuous reads of the same PHY" name="" value="0x0" />
      </value-group>
      <value-group caption="Suppress Preamble bit" name="EMAC1MCFG__NOPRE">
         <value caption="The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble" name="" value="0x1" />
         <value caption="Normal read/write cycles are performed" name="" value="0x0" />
      </value-group>
      <value-group caption="Test Reset MII Management bit" name="EMAC1MCFG__RESETMGMT">
         <value caption="Reset the MII Management module" name="" value="0x1" />
         <value caption="Normal Operation" name="" value="0x0" />
      </value-group>
      <value-group caption="MII Management Read Command bit" name="EMAC1MCMD__READ">
         <value caption="The MII Management module will perform a single read cycle. The read data is returned in the EMAC1MRDD register" name="" value="0x1" />
         <value caption="The MII Management module will perform a write cycle. The write data is taken from the EMAC1MWTD register" name="" value="0x0" />
      </value-group>
      <value-group caption="MII Management Scan Mode bit" name="EMAC1MCMD__SCAN">
         <value caption="The MII Management module will perform read cycles continuously (for example" name="" value="0x1" />
         <value caption="Normal Operation" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00160" name="GLCD" version="1">
      <register-group name="GLCD">
         <register caption="Graphics LCD Controller Mode Register" name="GLCDMODE" offset="0x0" rw="RW" size="4">
            <bitfield caption="RGB Sequential Modes bit" mask="0x000000E0" name="RGBSEQ" values="GLCDMODE__RGBSEQ" />
            <bitfield caption="Formatting Clock Divide Enable bit" mask="0x00000100" name="FORMATCLK" values="GLCDMODE__FORMATCLK" />
            <bitfield caption="YUV Output Enable bit" mask="0x00000200" name="YUVOUTPUT" values="GLCDMODE__YUVOUTPUT" />
            <bitfield caption="Force Output to Blank bit" mask="0x00080000" name="FORCEBLANK" values="GLCDMODE__FORCEBLANK" />
            <bitfield caption="Palette Gamma Ramp Enable bit" mask="0x00100000" name="PGRAMPEN" values="GLCDMODE__PGRAMPEN" />
            <bitfield caption="Pixel Clock Out Polarity bit" mask="0x00400000" name="PCLKPOL" values="GLCDMODE__PCLKPOL" />
            <bitfield caption="Vertical Sync for Single Cycle Per Line Enable bit" mask="0x00800000" name="VSYNCCYC" values="GLCDMODE__VSYNCCYC" />
            <bitfield caption="Dithering Enable bit" mask="0x01000000" name="DITHER" values="GLCDMODE__DITHER" />
            <bitfield caption="DE Polarity bit" mask="0x04000000" name="DEPOL" values="GLCDMODE__DEPOL" />
            <bitfield caption="Horizontal Sync Polarity bit" mask="0x08000000" name="HSYNCPOL" values="GLCDMODE__HSYNCPOL" />
            <bitfield caption="Vertical Sync Polarity bit" mask="0x10000000" name="VSYNCPOL" values="GLCDMODE__VSYNCPOL" />
            <bitfield caption="Programmable Cursor Enable bit" mask="0x40000000" name="CURSOREN" values="GLCDMODE__CURSOREN" />
            <bitfield caption="LCD Controller Module Enable bit" mask="0x80000000" name="LCDEN" values="GLCDMODE__LCDEN" />
         </register>
         <register caption="Graphics LCD Controller Clock Control Register" name="GLCDCLKCON" offset="0x4" rw="RW" size="4">
            <bitfield caption="Clock Divider bits" mask="0x0000003F" name="CLKDIV" values="GLCDCLKCON__CLKDIV" />
            <bitfield mask="0x00003F00" name="LPREFETCH" />
         </register>
         <register caption="Graphics LCD Controller Background Color Register" name="GLCDBGCOLOR" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="ALPHA" />
            <bitfield mask="0x0000FF00" name="BLUE" />
            <bitfield mask="0x00FF0000" name="GREEN" />
            <bitfield mask="0xFF000000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Resolution Register" name="GLCDRES" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RESY" />
            <bitfield mask="0x07FF0000" name="RESX" />
         </register>
         <register caption="Graphics LCD Controller Front Porch Register" name="GLCDFPORCH" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="FPORCHY" />
            <bitfield mask="0x07FF0000" name="FPORCHX" />
         </register>
         <register caption="Graphics LCD Controller Blanking Register" name="GLCDBLANKING" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="BLANKINGY" />
            <bitfield mask="0x07FF0000" name="BLANKINGX" />
         </register>
         <register caption="Graphics LCD Controller Back Porch Register" name="GLCDBPORCH" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="BPORCHY" />
            <bitfield mask="0x07FF0000" name="BPORCHX" />
         </register>
         <register caption="Graphics LCD Controller Cursor Register" name="GLCDCURSOR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="CURSORY" />
            <bitfield mask="0x07FF0000" name="CURSORX" />
         </register>
         <register caption="Graphics LCD Controller Layer x Mode Register (X = 0-2)" name="GLCDL0MODE" offset="0x30" rw="RW" size="4">
            <bitfield caption="Color Mode bits" mask="0x0000000F" name="COLORMODE" values="GLCDL0MODE__COLORMODE" />
            <bitfield caption="Source Blending Function bits" mask="0x00000F00" name="SRCBLEND" values="GLCDL0MODE__SRCBLEND" />
            <bitfield caption="Destinary Blending Function bits" mask="0x0000F000" name="DESTBLEND" values="GLCDL0MODE__DESTBLEND" />
            <bitfield mask="0x00FF0000" name="ALPHA" />
            <bitfield caption="Premultiply Image Alpha bit" mask="0x10000000" name="MULALPHA" values="GLCDL0MODE__MULALPHA" />
            <bitfield caption="Force Alpha with Global Alpha bit" mask="0x20000000" name="FORCEALPHA" values="GLCDL0MODE__FORCEALPHA" />
            <bitfield caption="Disable Bilinear Filtering bit" mask="0x40000000" name="DISABIFIL" values="GLCDL0MODE__DISABIFIL" />
            <bitfield caption="Layer Enable bit" mask="0x80000000" name="LAYEREN" values="GLCDL0MODE__LAYEREN" />
         </register>
         <register caption="Graphics LCD Controller Layer x Mode Register (X = 0-2)" name="GLCDL1MODE" offset="0x50" rw="RW" size="4">
            <bitfield caption="Color Mode bits" mask="0x0000000F" name="COLORMODE" values="GLCDL1MODE__COLORMODE" />
            <bitfield caption="Source Blending Function bits" mask="0x00000F00" name="SRCBLEND" values="GLCDL1MODE__SRCBLEND" />
            <bitfield caption="Destinary Blending Function bits" mask="0x0000F000" name="DESTBLEND" values="GLCDL1MODE__DESTBLEND" />
            <bitfield mask="0x00FF0000" name="ALPHA" />
            <bitfield caption="Premultiply Image Alpha bit" mask="0x10000000" name="MULALPHA" values="GLCDL1MODE__MULALPHA" />
            <bitfield caption="Force Alpha with Global Alpha bit" mask="0x20000000" name="FORCEALPHA" values="GLCDL1MODE__FORCEALPHA" />
            <bitfield caption="Disable Bilinear Filtering bit" mask="0x40000000" name="DISABIFIL" values="GLCDL1MODE__DISABIFIL" />
            <bitfield caption="Layer Enable bit" mask="0x80000000" name="LAYEREN" values="GLCDL1MODE__LAYEREN" />
         </register>
         <register caption="Graphics LCD Controller Layer x Mode Register (X = 0-2)" name="GLCDL2MODE" offset="0x70" rw="RW" size="4">
            <bitfield caption="Color Mode bits" mask="0x0000000F" name="COLORMODE" values="GLCDL2MODE__COLORMODE" />
            <bitfield caption="Source Blending Function bits" mask="0x00000F00" name="SRCBLEND" values="GLCDL2MODE__SRCBLEND" />
            <bitfield caption="Destinary Blending Function bits" mask="0x0000F000" name="DESTBLEND" values="GLCDL2MODE__DESTBLEND" />
            <bitfield mask="0x00FF0000" name="ALPHA" />
            <bitfield caption="Premultiply Image Alpha bit" mask="0x10000000" name="MULALPHA" values="GLCDL2MODE__MULALPHA" />
            <bitfield caption="Force Alpha with Global Alpha bit" mask="0x20000000" name="FORCEALPHA" values="GLCDL2MODE__FORCEALPHA" />
            <bitfield caption="Disable Bilinear Filtering bit" mask="0x40000000" name="DISABIFIL" values="GLCDL2MODE__DISABIFIL" />
            <bitfield caption="Layer Enable bit" mask="0x80000000" name="LAYEREN" values="GLCDL2MODE__LAYEREN" />
         </register>
         <register caption="" name="GLCDL0START" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="STARTY" />
            <bitfield mask="0x07FF0000" name="STARTX" />
         </register>
         <register caption="" name="GLCDL1START" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="STARTY" />
            <bitfield mask="0x07FF0000" name="STARTX" />
         </register>
         <register caption="" name="GLCDL2START" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="STARTY" />
            <bitfield mask="0x07FF0000" name="STARTX" />
         </register>
         <register caption="" name="GLCDL0SIZE" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SIZEY" />
            <bitfield mask="0x07FF0000" name="SIZEX" />
         </register>
         <register caption="" name="GLCDL1SIZE" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SIZEY" />
            <bitfield mask="0x07FF0000" name="SIZEX" />
         </register>
         <register caption="" name="GLCDL2SIZE" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SIZEY" />
            <bitfield mask="0x07FF0000" name="SIZEX" />
         </register>
         <register caption="" name="GLCDL0BADDR" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="BASEADDR" />
         </register>
         <register caption="" name="GLCDL1BADDR" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="BASEADDR" />
         </register>
         <register caption="" name="GLCDL2BADDR" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="BASEADDR" />
         </register>
         <register caption="" name="GLCDL0STRIDE" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRIDE" />
         </register>
         <register caption="" name="GLCDL1STRIDE" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRIDE" />
         </register>
         <register caption="" name="GLCDL2STRIDE" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRIDE" />
         </register>
         <register caption="" name="GLCDL0RES" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RESY" />
            <bitfield mask="0x07FF0000" name="RESX" />
         </register>
         <register caption="" name="GLCDL1RES" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RESY" />
            <bitfield mask="0x07FF0000" name="RESX" />
         </register>
         <register caption="" name="GLCDL2RES" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RESY" />
            <bitfield mask="0x07FF0000" name="RESX" />
         </register>
         <register caption="Graphics LCD Controller Interrupt Register" name="GLCDINT" offset="0xf8" rw="RW" size="4">
            <bitfield caption="VSYNC Interrupt Enable bit" mask="0x00000001" name="VSYNCINT" values="GLCDINT__VSYNCINT" />
            <bitfield mask="0x00000002" name="HSYNCINT" />
            <bitfield caption="IRQ Triggering Control bit" mask="0x80000000" name="IRQCON" values="GLCDINT__IRQCON" />
         </register>
         <register caption="Graphics LCD Controller Status Register" name="GLCDSTAT" offset="0xfc" rw="R" size="4">
            <bitfield caption="Active bit" mask="0x00000001" name="ACTIVE" values="GLCDSTAT__ACTIVE" />
            <bitfield mask="0x00000002" name="DE" />
            <bitfield mask="0x00000004" name="HSYNC" />
            <bitfield mask="0x00000008" name="VSYNC" />
            <bitfield caption="Last Row bit" mask="0x00000020" name="LROW" values="GLCDSTAT__LROW" />
         </register>
         <register caption="" name="GLCDCLUT0" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT1" offset="0x404" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT2" offset="0x408" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT3" offset="0x40C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT4" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT5" offset="0x414" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT6" offset="0x418" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT7" offset="0x41C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT8" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT9" offset="0x424" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT10" offset="0x428" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT11" offset="0x42C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT12" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT13" offset="0x434" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT14" offset="0x438" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT15" offset="0x43C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT16" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT17" offset="0x444" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT18" offset="0x448" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT19" offset="0x44C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT20" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT21" offset="0x454" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT22" offset="0x458" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT23" offset="0x45C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT24" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT25" offset="0x464" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT26" offset="0x468" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT27" offset="0x46C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT28" offset="0x470" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT29" offset="0x474" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT30" offset="0x478" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT31" offset="0x47C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT32" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT33" offset="0x484" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT34" offset="0x488" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT35" offset="0x48C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT36" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT37" offset="0x494" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT38" offset="0x498" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT39" offset="0x49C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT40" offset="0x4A0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT41" offset="0x4A4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT42" offset="0x4A8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT43" offset="0x4AC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT44" offset="0x4B0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT45" offset="0x4B4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT46" offset="0x4B8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT47" offset="0x4BC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT48" offset="0x4C0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT49" offset="0x4C4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT50" offset="0x4C8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT51" offset="0x4CC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT52" offset="0x4D0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT53" offset="0x4D4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT54" offset="0x4D8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT55" offset="0x4DC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT56" offset="0x4E0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT57" offset="0x4E4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT58" offset="0x4E8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT59" offset="0x4EC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT60" offset="0x4F0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT61" offset="0x4F4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT62" offset="0x4F8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT63" offset="0x4FC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT64" offset="0x500" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT65" offset="0x504" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT66" offset="0x508" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT67" offset="0x50C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT68" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT69" offset="0x514" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT70" offset="0x518" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT71" offset="0x51C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT72" offset="0x520" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT73" offset="0x524" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT74" offset="0x528" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT75" offset="0x52C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT76" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT77" offset="0x534" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT78" offset="0x538" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT79" offset="0x53C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT80" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT81" offset="0x544" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT82" offset="0x548" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT83" offset="0x54C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT84" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT85" offset="0x554" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT86" offset="0x558" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT87" offset="0x55C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT88" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT89" offset="0x564" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT90" offset="0x568" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT91" offset="0x56C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT92" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT93" offset="0x574" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT94" offset="0x578" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT95" offset="0x57C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT96" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT97" offset="0x584" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT98" offset="0x588" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT99" offset="0x58C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT100" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT101" offset="0x594" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT102" offset="0x598" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT103" offset="0x59C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT104" offset="0x5A0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT105" offset="0x5A4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT106" offset="0x5A8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT107" offset="0x5AC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT108" offset="0x5B0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT109" offset="0x5B4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT110" offset="0x5B8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT111" offset="0x5BC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT112" offset="0x5C0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT113" offset="0x5C4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT114" offset="0x5C8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT115" offset="0x5CC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT116" offset="0x5D0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT117" offset="0x5D4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT118" offset="0x5D8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT119" offset="0x5DC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT120" offset="0x5E0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT121" offset="0x5E4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT122" offset="0x5E8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT123" offset="0x5EC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT124" offset="0x5F0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT125" offset="0x5F4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT126" offset="0x5F8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT127" offset="0x5FC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT128" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT129" offset="0x604" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT130" offset="0x608" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT131" offset="0x60C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT132" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT133" offset="0x614" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT134" offset="0x618" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT135" offset="0x61C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT136" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT137" offset="0x624" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT138" offset="0x628" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT139" offset="0x62C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT140" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT141" offset="0x634" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT142" offset="0x638" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT143" offset="0x63C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT144" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT145" offset="0x644" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT146" offset="0x648" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT147" offset="0x64C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT148" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT149" offset="0x654" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT150" offset="0x658" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT151" offset="0x65C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT152" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT153" offset="0x664" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT154" offset="0x668" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT155" offset="0x66C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT156" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT157" offset="0x674" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT158" offset="0x678" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT159" offset="0x67C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT160" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT161" offset="0x684" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT162" offset="0x688" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT163" offset="0x68C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT164" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT165" offset="0x694" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT166" offset="0x698" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT167" offset="0x69C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT168" offset="0x6A0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT169" offset="0x6A4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT170" offset="0x6A8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT171" offset="0x6AC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT172" offset="0x6B0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT173" offset="0x6B4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT174" offset="0x6B8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT175" offset="0x6BC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT176" offset="0x6C0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT177" offset="0x6C4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT178" offset="0x6C8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT179" offset="0x6CC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT180" offset="0x6D0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT181" offset="0x6D4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT182" offset="0x6D8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT183" offset="0x6DC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT184" offset="0x6E0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT185" offset="0x6E4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT186" offset="0x6E8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT187" offset="0x6EC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT188" offset="0x6F0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT189" offset="0x6F4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT190" offset="0x6F8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT191" offset="0x6FC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT192" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT193" offset="0x704" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT194" offset="0x708" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT195" offset="0x70C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT196" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT197" offset="0x714" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT198" offset="0x718" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT199" offset="0x71C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT200" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT201" offset="0x724" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT202" offset="0x728" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT203" offset="0x72C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT204" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT205" offset="0x734" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT206" offset="0x738" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT207" offset="0x73C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT208" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT209" offset="0x744" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT210" offset="0x748" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT211" offset="0x74C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT212" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT213" offset="0x754" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT214" offset="0x758" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT215" offset="0x75C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT216" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT217" offset="0x764" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT218" offset="0x768" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT219" offset="0x76C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT220" offset="0x770" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT221" offset="0x774" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT222" offset="0x778" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT223" offset="0x77C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT224" offset="0x780" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT225" offset="0x784" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT226" offset="0x788" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT227" offset="0x78C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT228" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT229" offset="0x794" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT230" offset="0x798" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT231" offset="0x79C" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT232" offset="0x7A0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT233" offset="0x7A4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT234" offset="0x7A8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT235" offset="0x7AC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT236" offset="0x7B0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT237" offset="0x7B4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT238" offset="0x7B8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT239" offset="0x7BC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT240" offset="0x7C0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT241" offset="0x7C4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT242" offset="0x7C8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT243" offset="0x7CC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT244" offset="0x7D0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT245" offset="0x7D4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT246" offset="0x7D8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT247" offset="0x7DC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT248" offset="0x7E0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT249" offset="0x7E4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT250" offset="0x7E8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT251" offset="0x7EC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT252" offset="0x7F0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT253" offset="0x7F4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT254" offset="0x7F8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCLUT255" offset="0x7FC" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="" name="GLCDCURDATA0" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL07" />
            <bitfield mask="0x000000F0" name="PIXEL06" />
            <bitfield mask="0x00000F00" name="PIXEL05" />
            <bitfield mask="0x0000F000" name="PIXEL04" />
            <bitfield mask="0x000F0000" name="PIXEL03" />
            <bitfield mask="0x00F00000" name="PIXEL02" />
            <bitfield mask="0x0F000000" name="PIXEL01" />
            <bitfield mask="0xF0000000" name="PIXEL00" />
         </register>
         <register caption="" name="GLCDCURDATA1" offset="0x804" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL015" />
            <bitfield mask="0x000000F0" name="PIXEL014" />
            <bitfield mask="0x00000F00" name="PIXEL013" />
            <bitfield mask="0x0000F000" name="PIXEL012" />
            <bitfield mask="0x000F0000" name="PIXEL011" />
            <bitfield mask="0x00F00000" name="PIXEL010" />
            <bitfield mask="0x0F000000" name="PIXEL09" />
            <bitfield mask="0xF0000000" name="PIXEL08" />
         </register>
         <register caption="" name="GLCDCURDATA2" offset="0x808" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL023" />
            <bitfield mask="0x000000F0" name="PIXEL022" />
            <bitfield mask="0x00000F00" name="PIXEL021" />
            <bitfield mask="0x0000F000" name="PIXEL020" />
            <bitfield mask="0x000F0000" name="PIXEL019" />
            <bitfield mask="0x00F00000" name="PIXEL018" />
            <bitfield mask="0x0F000000" name="PIXEL017" />
            <bitfield mask="0xF0000000" name="PIXEL016" />
         </register>
         <register caption="" name="GLCDCURDATA3" offset="0x80C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL031" />
            <bitfield mask="0x000000F0" name="PIXEL030" />
            <bitfield mask="0x00000F00" name="PIXEL029" />
            <bitfield mask="0x0000F000" name="PIXEL028" />
            <bitfield mask="0x000F0000" name="PIXEL027" />
            <bitfield mask="0x00F00000" name="PIXEL026" />
            <bitfield mask="0x0F000000" name="PIXEL025" />
            <bitfield mask="0xF0000000" name="PIXEL024" />
         </register>
         <register caption="" name="GLCDCURDATA4" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL17" />
            <bitfield mask="0x000000F0" name="PIXEL16" />
            <bitfield mask="0x00000F00" name="PIXEL15" />
            <bitfield mask="0x0000F000" name="PIXEL14" />
            <bitfield mask="0x000F0000" name="PIXEL13" />
            <bitfield mask="0x00F00000" name="PIXEL12" />
            <bitfield mask="0x0F000000" name="PIXEL11" />
            <bitfield mask="0xF0000000" name="PIXEL10" />
         </register>
         <register caption="" name="GLCDCURDATA5" offset="0x814" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL115" />
            <bitfield mask="0x000000F0" name="PIXEL114" />
            <bitfield mask="0x00000F00" name="PIXEL113" />
            <bitfield mask="0x0000F000" name="PIXEL112" />
            <bitfield mask="0x000F0000" name="PIXEL111" />
            <bitfield mask="0x00F00000" name="PIXEL110" />
            <bitfield mask="0x0F000000" name="PIXEL19" />
            <bitfield mask="0xF0000000" name="PIXEL18" />
         </register>
         <register caption="" name="GLCDCURDATA6" offset="0x818" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL123" />
            <bitfield mask="0x000000F0" name="PIXEL122" />
            <bitfield mask="0x00000F00" name="PIXEL121" />
            <bitfield mask="0x0000F000" name="PIXEL120" />
            <bitfield mask="0x000F0000" name="PIXEL119" />
            <bitfield mask="0x00F00000" name="PIXEL118" />
            <bitfield mask="0x0F000000" name="PIXEL117" />
            <bitfield mask="0xF0000000" name="PIXEL116" />
         </register>
         <register caption="" name="GLCDCURDATA7" offset="0x81C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL131" />
            <bitfield mask="0x000000F0" name="PIXEL130" />
            <bitfield mask="0x00000F00" name="PIXEL129" />
            <bitfield mask="0x0000F000" name="PIXEL128" />
            <bitfield mask="0x000F0000" name="PIXEL127" />
            <bitfield mask="0x00F00000" name="PIXEL126" />
            <bitfield mask="0x0F000000" name="PIXEL125" />
            <bitfield mask="0xF0000000" name="PIXEL124" />
         </register>
         <register caption="" name="GLCDCURDATA8" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL27" />
            <bitfield mask="0x000000F0" name="PIXEL26" />
            <bitfield mask="0x00000F00" name="PIXEL25" />
            <bitfield mask="0x0000F000" name="PIXEL24" />
            <bitfield mask="0x000F0000" name="PIXEL23" />
            <bitfield mask="0x00F00000" name="PIXEL22" />
            <bitfield mask="0x0F000000" name="PIXEL21" />
            <bitfield mask="0xF0000000" name="PIXEL20" />
         </register>
         <register caption="" name="GLCDCURDATA9" offset="0x824" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL215" />
            <bitfield mask="0x000000F0" name="PIXEL214" />
            <bitfield mask="0x00000F00" name="PIXEL213" />
            <bitfield mask="0x0000F000" name="PIXEL212" />
            <bitfield mask="0x000F0000" name="PIXEL211" />
            <bitfield mask="0x00F00000" name="PIXEL210" />
            <bitfield mask="0x0F000000" name="PIXEL29" />
            <bitfield mask="0xF0000000" name="PIXEL28" />
         </register>
         <register caption="" name="GLCDCURDATA10" offset="0x828" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL223" />
            <bitfield mask="0x000000F0" name="PIXEL222" />
            <bitfield mask="0x00000F00" name="PIXEL221" />
            <bitfield mask="0x0000F000" name="PIXEL220" />
            <bitfield mask="0x000F0000" name="PIXEL219" />
            <bitfield mask="0x00F00000" name="PIXEL218" />
            <bitfield mask="0x0F000000" name="PIXEL217" />
            <bitfield mask="0xF0000000" name="PIXEL216" />
         </register>
         <register caption="" name="GLCDCURDATA11" offset="0x82C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL231" />
            <bitfield mask="0x000000F0" name="PIXEL230" />
            <bitfield mask="0x00000F00" name="PIXEL229" />
            <bitfield mask="0x0000F000" name="PIXEL228" />
            <bitfield mask="0x000F0000" name="PIXEL227" />
            <bitfield mask="0x00F00000" name="PIXEL226" />
            <bitfield mask="0x0F000000" name="PIXEL225" />
            <bitfield mask="0xF0000000" name="PIXEL224" />
         </register>
         <register caption="" name="GLCDCURDATA12" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL37" />
            <bitfield mask="0x000000F0" name="PIXEL36" />
            <bitfield mask="0x00000F00" name="PIXEL35" />
            <bitfield mask="0x0000F000" name="PIXEL34" />
            <bitfield mask="0x000F0000" name="PIXEL33" />
            <bitfield mask="0x00F00000" name="PIXEL32" />
            <bitfield mask="0x0F000000" name="PIXEL31" />
            <bitfield mask="0xF0000000" name="PIXEL30" />
         </register>
         <register caption="" name="GLCDCURDATA13" offset="0x834" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL315" />
            <bitfield mask="0x000000F0" name="PIXEL314" />
            <bitfield mask="0x00000F00" name="PIXEL313" />
            <bitfield mask="0x0000F000" name="PIXEL312" />
            <bitfield mask="0x000F0000" name="PIXEL311" />
            <bitfield mask="0x00F00000" name="PIXEL310" />
            <bitfield mask="0x0F000000" name="PIXEL39" />
            <bitfield mask="0xF0000000" name="PIXEL38" />
         </register>
         <register caption="" name="GLCDCURDATA14" offset="0x838" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL323" />
            <bitfield mask="0x000000F0" name="PIXEL322" />
            <bitfield mask="0x00000F00" name="PIXEL321" />
            <bitfield mask="0x0000F000" name="PIXEL320" />
            <bitfield mask="0x000F0000" name="PIXEL319" />
            <bitfield mask="0x00F00000" name="PIXEL318" />
            <bitfield mask="0x0F000000" name="PIXEL317" />
            <bitfield mask="0xF0000000" name="PIXEL316" />
         </register>
         <register caption="" name="GLCDCURDATA15" offset="0x83C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL331" />
            <bitfield mask="0x000000F0" name="PIXEL330" />
            <bitfield mask="0x00000F00" name="PIXEL329" />
            <bitfield mask="0x0000F000" name="PIXEL328" />
            <bitfield mask="0x000F0000" name="PIXEL327" />
            <bitfield mask="0x00F00000" name="PIXEL326" />
            <bitfield mask="0x0F000000" name="PIXEL325" />
            <bitfield mask="0xF0000000" name="PIXEL324" />
         </register>
         <register caption="" name="GLCDCURDATA16" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL47" />
            <bitfield mask="0x000000F0" name="PIXEL46" />
            <bitfield mask="0x00000F00" name="PIXEL45" />
            <bitfield mask="0x0000F000" name="PIXEL44" />
            <bitfield mask="0x000F0000" name="PIXEL43" />
            <bitfield mask="0x00F00000" name="PIXEL42" />
            <bitfield mask="0x0F000000" name="PIXEL41" />
            <bitfield mask="0xF0000000" name="PIXEL40" />
         </register>
         <register caption="" name="GLCDCURDATA17" offset="0x844" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL415" />
            <bitfield mask="0x000000F0" name="PIXEL414" />
            <bitfield mask="0x00000F00" name="PIXEL413" />
            <bitfield mask="0x0000F000" name="PIXEL412" />
            <bitfield mask="0x000F0000" name="PIXEL411" />
            <bitfield mask="0x00F00000" name="PIXEL410" />
            <bitfield mask="0x0F000000" name="PIXEL49" />
            <bitfield mask="0xF0000000" name="PIXEL48" />
         </register>
         <register caption="" name="GLCDCURDATA18" offset="0x848" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL423" />
            <bitfield mask="0x000000F0" name="PIXEL422" />
            <bitfield mask="0x00000F00" name="PIXEL421" />
            <bitfield mask="0x0000F000" name="PIXEL420" />
            <bitfield mask="0x000F0000" name="PIXEL419" />
            <bitfield mask="0x00F00000" name="PIXEL418" />
            <bitfield mask="0x0F000000" name="PIXEL417" />
            <bitfield mask="0xF0000000" name="PIXEL416" />
         </register>
         <register caption="" name="GLCDCURDATA19" offset="0x84C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL431" />
            <bitfield mask="0x000000F0" name="PIXEL430" />
            <bitfield mask="0x00000F00" name="PIXEL429" />
            <bitfield mask="0x0000F000" name="PIXEL428" />
            <bitfield mask="0x000F0000" name="PIXEL427" />
            <bitfield mask="0x00F00000" name="PIXEL426" />
            <bitfield mask="0x0F000000" name="PIXEL425" />
            <bitfield mask="0xF0000000" name="PIXEL424" />
         </register>
         <register caption="" name="GLCDCURDATA20" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL57" />
            <bitfield mask="0x000000F0" name="PIXEL56" />
            <bitfield mask="0x00000F00" name="PIXEL55" />
            <bitfield mask="0x0000F000" name="PIXEL54" />
            <bitfield mask="0x000F0000" name="PIXEL53" />
            <bitfield mask="0x00F00000" name="PIXEL52" />
            <bitfield mask="0x0F000000" name="PIXEL51" />
            <bitfield mask="0xF0000000" name="PIXEL50" />
         </register>
         <register caption="" name="GLCDCURDATA21" offset="0x854" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL515" />
            <bitfield mask="0x000000F0" name="PIXEL514" />
            <bitfield mask="0x00000F00" name="PIXEL513" />
            <bitfield mask="0x0000F000" name="PIXEL512" />
            <bitfield mask="0x000F0000" name="PIXEL511" />
            <bitfield mask="0x00F00000" name="PIXEL510" />
            <bitfield mask="0x0F000000" name="PIXEL59" />
            <bitfield mask="0xF0000000" name="PIXEL58" />
         </register>
         <register caption="" name="GLCDCURDATA22" offset="0x858" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL523" />
            <bitfield mask="0x000000F0" name="PIXEL522" />
            <bitfield mask="0x00000F00" name="PIXEL521" />
            <bitfield mask="0x0000F000" name="PIXEL520" />
            <bitfield mask="0x000F0000" name="PIXEL519" />
            <bitfield mask="0x00F00000" name="PIXEL518" />
            <bitfield mask="0x0F000000" name="PIXEL517" />
            <bitfield mask="0xF0000000" name="PIXEL516" />
         </register>
         <register caption="" name="GLCDCURDATA23" offset="0x85C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL531" />
            <bitfield mask="0x000000F0" name="PIXEL530" />
            <bitfield mask="0x00000F00" name="PIXEL529" />
            <bitfield mask="0x0000F000" name="PIXEL528" />
            <bitfield mask="0x000F0000" name="PIXEL527" />
            <bitfield mask="0x00F00000" name="PIXEL526" />
            <bitfield mask="0x0F000000" name="PIXEL525" />
            <bitfield mask="0xF0000000" name="PIXEL524" />
         </register>
         <register caption="" name="GLCDCURDATA24" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL67" />
            <bitfield mask="0x000000F0" name="PIXEL66" />
            <bitfield mask="0x00000F00" name="PIXEL65" />
            <bitfield mask="0x0000F000" name="PIXEL64" />
            <bitfield mask="0x000F0000" name="PIXEL63" />
            <bitfield mask="0x00F00000" name="PIXEL62" />
            <bitfield mask="0x0F000000" name="PIXEL61" />
            <bitfield mask="0xF0000000" name="PIXEL60" />
         </register>
         <register caption="" name="GLCDCURDATA25" offset="0x864" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL615" />
            <bitfield mask="0x000000F0" name="PIXEL614" />
            <bitfield mask="0x00000F00" name="PIXEL613" />
            <bitfield mask="0x0000F000" name="PIXEL612" />
            <bitfield mask="0x000F0000" name="PIXEL611" />
            <bitfield mask="0x00F00000" name="PIXEL610" />
            <bitfield mask="0x0F000000" name="PIXEL69" />
            <bitfield mask="0xF0000000" name="PIXEL68" />
         </register>
         <register caption="" name="GLCDCURDATA26" offset="0x868" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL623" />
            <bitfield mask="0x000000F0" name="PIXEL622" />
            <bitfield mask="0x00000F00" name="PIXEL621" />
            <bitfield mask="0x0000F000" name="PIXEL620" />
            <bitfield mask="0x000F0000" name="PIXEL619" />
            <bitfield mask="0x00F00000" name="PIXEL618" />
            <bitfield mask="0x0F000000" name="PIXEL617" />
            <bitfield mask="0xF0000000" name="PIXEL616" />
         </register>
         <register caption="" name="GLCDCURDATA27" offset="0x86C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL631" />
            <bitfield mask="0x000000F0" name="PIXEL630" />
            <bitfield mask="0x00000F00" name="PIXEL629" />
            <bitfield mask="0x0000F000" name="PIXEL628" />
            <bitfield mask="0x000F0000" name="PIXEL627" />
            <bitfield mask="0x00F00000" name="PIXEL626" />
            <bitfield mask="0x0F000000" name="PIXEL625" />
            <bitfield mask="0xF0000000" name="PIXEL624" />
         </register>
         <register caption="" name="GLCDCURDATA28" offset="0x870" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL77" />
            <bitfield mask="0x000000F0" name="PIXEL76" />
            <bitfield mask="0x00000F00" name="PIXEL75" />
            <bitfield mask="0x0000F000" name="PIXEL74" />
            <bitfield mask="0x000F0000" name="PIXEL73" />
            <bitfield mask="0x00F00000" name="PIXEL72" />
            <bitfield mask="0x0F000000" name="PIXEL71" />
            <bitfield mask="0xF0000000" name="PIXEL70" />
         </register>
         <register caption="" name="GLCDCURDATA29" offset="0x874" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL715" />
            <bitfield mask="0x000000F0" name="PIXEL714" />
            <bitfield mask="0x00000F00" name="PIXEL713" />
            <bitfield mask="0x0000F000" name="PIXEL712" />
            <bitfield mask="0x000F0000" name="PIXEL711" />
            <bitfield mask="0x00F00000" name="PIXEL710" />
            <bitfield mask="0x0F000000" name="PIXEL79" />
            <bitfield mask="0xF0000000" name="PIXEL78" />
         </register>
         <register caption="" name="GLCDCURDATA30" offset="0x878" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL723" />
            <bitfield mask="0x000000F0" name="PIXEL722" />
            <bitfield mask="0x00000F00" name="PIXEL721" />
            <bitfield mask="0x0000F000" name="PIXEL720" />
            <bitfield mask="0x000F0000" name="PIXEL719" />
            <bitfield mask="0x00F00000" name="PIXEL718" />
            <bitfield mask="0x0F000000" name="PIXEL717" />
            <bitfield mask="0xF0000000" name="PIXEL716" />
         </register>
         <register caption="" name="GLCDCURDATA31" offset="0x87C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL731" />
            <bitfield mask="0x000000F0" name="PIXEL730" />
            <bitfield mask="0x00000F00" name="PIXEL729" />
            <bitfield mask="0x0000F000" name="PIXEL728" />
            <bitfield mask="0x000F0000" name="PIXEL727" />
            <bitfield mask="0x00F00000" name="PIXEL726" />
            <bitfield mask="0x0F000000" name="PIXEL725" />
            <bitfield mask="0xF0000000" name="PIXEL724" />
         </register>
         <register caption="" name="GLCDCURDATA32" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL87" />
            <bitfield mask="0x000000F0" name="PIXEL86" />
            <bitfield mask="0x00000F00" name="PIXEL85" />
            <bitfield mask="0x0000F000" name="PIXEL84" />
            <bitfield mask="0x000F0000" name="PIXEL83" />
            <bitfield mask="0x00F00000" name="PIXEL82" />
            <bitfield mask="0x0F000000" name="PIXEL81" />
            <bitfield mask="0xF0000000" name="PIXEL80" />
         </register>
         <register caption="" name="GLCDCURDATA33" offset="0x884" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL815" />
            <bitfield mask="0x000000F0" name="PIXEL814" />
            <bitfield mask="0x00000F00" name="PIXEL813" />
            <bitfield mask="0x0000F000" name="PIXEL812" />
            <bitfield mask="0x000F0000" name="PIXEL811" />
            <bitfield mask="0x00F00000" name="PIXEL810" />
            <bitfield mask="0x0F000000" name="PIXEL89" />
            <bitfield mask="0xF0000000" name="PIXEL88" />
         </register>
         <register caption="" name="GLCDCURDATA34" offset="0x888" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL823" />
            <bitfield mask="0x000000F0" name="PIXEL822" />
            <bitfield mask="0x00000F00" name="PIXEL821" />
            <bitfield mask="0x0000F000" name="PIXEL820" />
            <bitfield mask="0x000F0000" name="PIXEL819" />
            <bitfield mask="0x00F00000" name="PIXEL818" />
            <bitfield mask="0x0F000000" name="PIXEL817" />
            <bitfield mask="0xF0000000" name="PIXEL816" />
         </register>
         <register caption="" name="GLCDCURDATA35" offset="0x88C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL831" />
            <bitfield mask="0x000000F0" name="PIXEL830" />
            <bitfield mask="0x00000F00" name="PIXEL829" />
            <bitfield mask="0x0000F000" name="PIXEL828" />
            <bitfield mask="0x000F0000" name="PIXEL827" />
            <bitfield mask="0x00F00000" name="PIXEL826" />
            <bitfield mask="0x0F000000" name="PIXEL825" />
            <bitfield mask="0xF0000000" name="PIXEL824" />
         </register>
         <register caption="" name="GLCDCURDATA36" offset="0x890" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL97" />
            <bitfield mask="0x000000F0" name="PIXEL96" />
            <bitfield mask="0x00000F00" name="PIXEL95" />
            <bitfield mask="0x0000F000" name="PIXEL94" />
            <bitfield mask="0x000F0000" name="PIXEL93" />
            <bitfield mask="0x00F00000" name="PIXEL92" />
            <bitfield mask="0x0F000000" name="PIXEL91" />
            <bitfield mask="0xF0000000" name="PIXEL90" />
         </register>
         <register caption="" name="GLCDCURDATA37" offset="0x894" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL915" />
            <bitfield mask="0x000000F0" name="PIXEL914" />
            <bitfield mask="0x00000F00" name="PIXEL913" />
            <bitfield mask="0x0000F000" name="PIXEL912" />
            <bitfield mask="0x000F0000" name="PIXEL911" />
            <bitfield mask="0x00F00000" name="PIXEL910" />
            <bitfield mask="0x0F000000" name="PIXEL99" />
            <bitfield mask="0xF0000000" name="PIXEL98" />
         </register>
         <register caption="" name="GLCDCURDATA38" offset="0x898" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL923" />
            <bitfield mask="0x000000F0" name="PIXEL922" />
            <bitfield mask="0x00000F00" name="PIXEL921" />
            <bitfield mask="0x0000F000" name="PIXEL920" />
            <bitfield mask="0x000F0000" name="PIXEL919" />
            <bitfield mask="0x00F00000" name="PIXEL918" />
            <bitfield mask="0x0F000000" name="PIXEL917" />
            <bitfield mask="0xF0000000" name="PIXEL916" />
         </register>
         <register caption="" name="GLCDCURDATA39" offset="0x89C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL931" />
            <bitfield mask="0x000000F0" name="PIXEL930" />
            <bitfield mask="0x00000F00" name="PIXEL929" />
            <bitfield mask="0x0000F000" name="PIXEL928" />
            <bitfield mask="0x000F0000" name="PIXEL927" />
            <bitfield mask="0x00F00000" name="PIXEL926" />
            <bitfield mask="0x0F000000" name="PIXEL925" />
            <bitfield mask="0xF0000000" name="PIXEL924" />
         </register>
         <register caption="" name="GLCDCURDATA40" offset="0x8A0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL107" />
            <bitfield mask="0x000000F0" name="PIXEL106" />
            <bitfield mask="0x00000F00" name="PIXEL105" />
            <bitfield mask="0x0000F000" name="PIXEL104" />
            <bitfield mask="0x000F0000" name="PIXEL103" />
            <bitfield mask="0x00F00000" name="PIXEL102" />
            <bitfield mask="0x0F000000" name="PIXEL101" />
            <bitfield mask="0xF0000000" name="PIXEL100" />
         </register>
         <register caption="" name="GLCDCURDATA41" offset="0x8A4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1015" />
            <bitfield mask="0x000000F0" name="PIXEL1014" />
            <bitfield mask="0x00000F00" name="PIXEL1013" />
            <bitfield mask="0x0000F000" name="PIXEL1012" />
            <bitfield mask="0x000F0000" name="PIXEL1011" />
            <bitfield mask="0x00F00000" name="PIXEL1010" />
            <bitfield mask="0x0F000000" name="PIXEL109" />
            <bitfield mask="0xF0000000" name="PIXEL108" />
         </register>
         <register caption="" name="GLCDCURDATA42" offset="0x8A8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1023" />
            <bitfield mask="0x000000F0" name="PIXEL1022" />
            <bitfield mask="0x00000F00" name="PIXEL1021" />
            <bitfield mask="0x0000F000" name="PIXEL1020" />
            <bitfield mask="0x000F0000" name="PIXEL1019" />
            <bitfield mask="0x00F00000" name="PIXEL1018" />
            <bitfield mask="0x0F000000" name="PIXEL1017" />
            <bitfield mask="0xF0000000" name="PIXEL1016" />
         </register>
         <register caption="" name="GLCDCURDATA43" offset="0x8AC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1031" />
            <bitfield mask="0x000000F0" name="PIXEL1030" />
            <bitfield mask="0x00000F00" name="PIXEL1029" />
            <bitfield mask="0x0000F000" name="PIXEL1028" />
            <bitfield mask="0x000F0000" name="PIXEL1027" />
            <bitfield mask="0x00F00000" name="PIXEL1026" />
            <bitfield mask="0x0F000000" name="PIXEL1025" />
            <bitfield mask="0xF0000000" name="PIXEL1024" />
         </register>
         <register caption="" name="GLCDCURDATA44" offset="0x8B0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL117" />
            <bitfield mask="0x000000F0" name="PIXEL116" />
            <bitfield mask="0x00000F00" name="PIXEL115" />
            <bitfield mask="0x0000F000" name="PIXEL114" />
            <bitfield mask="0x000F0000" name="PIXEL113" />
            <bitfield mask="0x00F00000" name="PIXEL112" />
            <bitfield mask="0x0F000000" name="PIXEL111" />
            <bitfield mask="0xF0000000" name="PIXEL110" />
         </register>
         <register caption="" name="GLCDCURDATA45" offset="0x8B4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1115" />
            <bitfield mask="0x000000F0" name="PIXEL1114" />
            <bitfield mask="0x00000F00" name="PIXEL1113" />
            <bitfield mask="0x0000F000" name="PIXEL1112" />
            <bitfield mask="0x000F0000" name="PIXEL1111" />
            <bitfield mask="0x00F00000" name="PIXEL1110" />
            <bitfield mask="0x0F000000" name="PIXEL119" />
            <bitfield mask="0xF0000000" name="PIXEL118" />
         </register>
         <register caption="" name="GLCDCURDATA46" offset="0x8B8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1123" />
            <bitfield mask="0x000000F0" name="PIXEL1122" />
            <bitfield mask="0x00000F00" name="PIXEL1121" />
            <bitfield mask="0x0000F000" name="PIXEL1120" />
            <bitfield mask="0x000F0000" name="PIXEL1119" />
            <bitfield mask="0x00F00000" name="PIXEL1118" />
            <bitfield mask="0x0F000000" name="PIXEL1117" />
            <bitfield mask="0xF0000000" name="PIXEL1116" />
         </register>
         <register caption="" name="GLCDCURDATA47" offset="0x8BC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1131" />
            <bitfield mask="0x000000F0" name="PIXEL1130" />
            <bitfield mask="0x00000F00" name="PIXEL1129" />
            <bitfield mask="0x0000F000" name="PIXEL1128" />
            <bitfield mask="0x000F0000" name="PIXEL1127" />
            <bitfield mask="0x00F00000" name="PIXEL1126" />
            <bitfield mask="0x0F000000" name="PIXEL1125" />
            <bitfield mask="0xF0000000" name="PIXEL1124" />
         </register>
         <register caption="" name="GLCDCURDATA48" offset="0x8C0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL127" />
            <bitfield mask="0x000000F0" name="PIXEL126" />
            <bitfield mask="0x00000F00" name="PIXEL125" />
            <bitfield mask="0x0000F000" name="PIXEL124" />
            <bitfield mask="0x000F0000" name="PIXEL123" />
            <bitfield mask="0x00F00000" name="PIXEL122" />
            <bitfield mask="0x0F000000" name="PIXEL121" />
            <bitfield mask="0xF0000000" name="PIXEL120" />
         </register>
         <register caption="" name="GLCDCURDATA49" offset="0x8C4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1215" />
            <bitfield mask="0x000000F0" name="PIXEL1214" />
            <bitfield mask="0x00000F00" name="PIXEL1213" />
            <bitfield mask="0x0000F000" name="PIXEL1212" />
            <bitfield mask="0x000F0000" name="PIXEL1211" />
            <bitfield mask="0x00F00000" name="PIXEL1210" />
            <bitfield mask="0x0F000000" name="PIXEL129" />
            <bitfield mask="0xF0000000" name="PIXEL128" />
         </register>
         <register caption="" name="GLCDCURDATA50" offset="0x8C8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1223" />
            <bitfield mask="0x000000F0" name="PIXEL1222" />
            <bitfield mask="0x00000F00" name="PIXEL1221" />
            <bitfield mask="0x0000F000" name="PIXEL1220" />
            <bitfield mask="0x000F0000" name="PIXEL1219" />
            <bitfield mask="0x00F00000" name="PIXEL1218" />
            <bitfield mask="0x0F000000" name="PIXEL1217" />
            <bitfield mask="0xF0000000" name="PIXEL1216" />
         </register>
         <register caption="" name="GLCDCURDATA51" offset="0x8CC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1231" />
            <bitfield mask="0x000000F0" name="PIXEL1230" />
            <bitfield mask="0x00000F00" name="PIXEL1229" />
            <bitfield mask="0x0000F000" name="PIXEL1228" />
            <bitfield mask="0x000F0000" name="PIXEL1227" />
            <bitfield mask="0x00F00000" name="PIXEL1226" />
            <bitfield mask="0x0F000000" name="PIXEL1225" />
            <bitfield mask="0xF0000000" name="PIXEL1224" />
         </register>
         <register caption="" name="GLCDCURDATA52" offset="0x8D0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL137" />
            <bitfield mask="0x000000F0" name="PIXEL136" />
            <bitfield mask="0x00000F00" name="PIXEL135" />
            <bitfield mask="0x0000F000" name="PIXEL134" />
            <bitfield mask="0x000F0000" name="PIXEL133" />
            <bitfield mask="0x00F00000" name="PIXEL132" />
            <bitfield mask="0x0F000000" name="PIXEL131" />
            <bitfield mask="0xF0000000" name="PIXEL130" />
         </register>
         <register caption="" name="GLCDCURDATA53" offset="0x8D4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1315" />
            <bitfield mask="0x000000F0" name="PIXEL1314" />
            <bitfield mask="0x00000F00" name="PIXEL1313" />
            <bitfield mask="0x0000F000" name="PIXEL1312" />
            <bitfield mask="0x000F0000" name="PIXEL1311" />
            <bitfield mask="0x00F00000" name="PIXEL1310" />
            <bitfield mask="0x0F000000" name="PIXEL139" />
            <bitfield mask="0xF0000000" name="PIXEL138" />
         </register>
         <register caption="" name="GLCDCURDATA54" offset="0x8D8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1323" />
            <bitfield mask="0x000000F0" name="PIXEL1322" />
            <bitfield mask="0x00000F00" name="PIXEL1321" />
            <bitfield mask="0x0000F000" name="PIXEL1320" />
            <bitfield mask="0x000F0000" name="PIXEL1319" />
            <bitfield mask="0x00F00000" name="PIXEL1318" />
            <bitfield mask="0x0F000000" name="PIXEL1317" />
            <bitfield mask="0xF0000000" name="PIXEL1316" />
         </register>
         <register caption="" name="GLCDCURDATA55" offset="0x8DC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1331" />
            <bitfield mask="0x000000F0" name="PIXEL1330" />
            <bitfield mask="0x00000F00" name="PIXEL1329" />
            <bitfield mask="0x0000F000" name="PIXEL1328" />
            <bitfield mask="0x000F0000" name="PIXEL1327" />
            <bitfield mask="0x00F00000" name="PIXEL1326" />
            <bitfield mask="0x0F000000" name="PIXEL1325" />
            <bitfield mask="0xF0000000" name="PIXEL1324" />
         </register>
         <register caption="" name="GLCDCURDATA56" offset="0x8E0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL147" />
            <bitfield mask="0x000000F0" name="PIXEL146" />
            <bitfield mask="0x00000F00" name="PIXEL145" />
            <bitfield mask="0x0000F000" name="PIXEL144" />
            <bitfield mask="0x000F0000" name="PIXEL143" />
            <bitfield mask="0x00F00000" name="PIXEL142" />
            <bitfield mask="0x0F000000" name="PIXEL141" />
            <bitfield mask="0xF0000000" name="PIXEL140" />
         </register>
         <register caption="" name="GLCDCURDATA57" offset="0x8E4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1415" />
            <bitfield mask="0x000000F0" name="PIXEL1414" />
            <bitfield mask="0x00000F00" name="PIXEL1413" />
            <bitfield mask="0x0000F000" name="PIXEL1412" />
            <bitfield mask="0x000F0000" name="PIXEL1411" />
            <bitfield mask="0x00F00000" name="PIXEL1410" />
            <bitfield mask="0x0F000000" name="PIXEL149" />
            <bitfield mask="0xF0000000" name="PIXEL148" />
         </register>
         <register caption="" name="GLCDCURDATA58" offset="0x8E8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1423" />
            <bitfield mask="0x000000F0" name="PIXEL1422" />
            <bitfield mask="0x00000F00" name="PIXEL1421" />
            <bitfield mask="0x0000F000" name="PIXEL1420" />
            <bitfield mask="0x000F0000" name="PIXEL1419" />
            <bitfield mask="0x00F00000" name="PIXEL1418" />
            <bitfield mask="0x0F000000" name="PIXEL1417" />
            <bitfield mask="0xF0000000" name="PIXEL1416" />
         </register>
         <register caption="" name="GLCDCURDATA59" offset="0x8EC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1431" />
            <bitfield mask="0x000000F0" name="PIXEL1430" />
            <bitfield mask="0x00000F00" name="PIXEL1429" />
            <bitfield mask="0x0000F000" name="PIXEL1428" />
            <bitfield mask="0x000F0000" name="PIXEL1427" />
            <bitfield mask="0x00F00000" name="PIXEL1426" />
            <bitfield mask="0x0F000000" name="PIXEL1425" />
            <bitfield mask="0xF0000000" name="PIXEL1424" />
         </register>
         <register caption="" name="GLCDCURDATA60" offset="0x8F0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL157" />
            <bitfield mask="0x000000F0" name="PIXEL156" />
            <bitfield mask="0x00000F00" name="PIXEL155" />
            <bitfield mask="0x0000F000" name="PIXEL154" />
            <bitfield mask="0x000F0000" name="PIXEL153" />
            <bitfield mask="0x00F00000" name="PIXEL152" />
            <bitfield mask="0x0F000000" name="PIXEL151" />
            <bitfield mask="0xF0000000" name="PIXEL150" />
         </register>
         <register caption="" name="GLCDCURDATA61" offset="0x8F4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1515" />
            <bitfield mask="0x000000F0" name="PIXEL1514" />
            <bitfield mask="0x00000F00" name="PIXEL1513" />
            <bitfield mask="0x0000F000" name="PIXEL1512" />
            <bitfield mask="0x000F0000" name="PIXEL1511" />
            <bitfield mask="0x00F00000" name="PIXEL1510" />
            <bitfield mask="0x0F000000" name="PIXEL159" />
            <bitfield mask="0xF0000000" name="PIXEL158" />
         </register>
         <register caption="" name="GLCDCURDATA62" offset="0x8F8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1523" />
            <bitfield mask="0x000000F0" name="PIXEL1522" />
            <bitfield mask="0x00000F00" name="PIXEL1521" />
            <bitfield mask="0x0000F000" name="PIXEL1520" />
            <bitfield mask="0x000F0000" name="PIXEL1519" />
            <bitfield mask="0x00F00000" name="PIXEL1518" />
            <bitfield mask="0x0F000000" name="PIXEL1517" />
            <bitfield mask="0xF0000000" name="PIXEL1516" />
         </register>
         <register caption="" name="GLCDCURDATA63" offset="0x8FC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1531" />
            <bitfield mask="0x000000F0" name="PIXEL1530" />
            <bitfield mask="0x00000F00" name="PIXEL1529" />
            <bitfield mask="0x0000F000" name="PIXEL1528" />
            <bitfield mask="0x000F0000" name="PIXEL1527" />
            <bitfield mask="0x00F00000" name="PIXEL1526" />
            <bitfield mask="0x0F000000" name="PIXEL1525" />
            <bitfield mask="0xF0000000" name="PIXEL1524" />
         </register>
         <register caption="" name="GLCDCURDATA64" offset="0x900" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL167" />
            <bitfield mask="0x000000F0" name="PIXEL166" />
            <bitfield mask="0x00000F00" name="PIXEL165" />
            <bitfield mask="0x0000F000" name="PIXEL164" />
            <bitfield mask="0x000F0000" name="PIXEL163" />
            <bitfield mask="0x00F00000" name="PIXEL162" />
            <bitfield mask="0x0F000000" name="PIXEL161" />
            <bitfield mask="0xF0000000" name="PIXEL160" />
         </register>
         <register caption="" name="GLCDCURDATA65" offset="0x904" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1615" />
            <bitfield mask="0x000000F0" name="PIXEL1614" />
            <bitfield mask="0x00000F00" name="PIXEL1613" />
            <bitfield mask="0x0000F000" name="PIXEL1612" />
            <bitfield mask="0x000F0000" name="PIXEL1611" />
            <bitfield mask="0x00F00000" name="PIXEL1610" />
            <bitfield mask="0x0F000000" name="PIXEL169" />
            <bitfield mask="0xF0000000" name="PIXEL168" />
         </register>
         <register caption="" name="GLCDCURDATA66" offset="0x908" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1623" />
            <bitfield mask="0x000000F0" name="PIXEL1622" />
            <bitfield mask="0x00000F00" name="PIXEL1621" />
            <bitfield mask="0x0000F000" name="PIXEL1620" />
            <bitfield mask="0x000F0000" name="PIXEL1619" />
            <bitfield mask="0x00F00000" name="PIXEL1618" />
            <bitfield mask="0x0F000000" name="PIXEL1617" />
            <bitfield mask="0xF0000000" name="PIXEL1616" />
         </register>
         <register caption="" name="GLCDCURDATA67" offset="0x90C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1631" />
            <bitfield mask="0x000000F0" name="PIXEL1630" />
            <bitfield mask="0x00000F00" name="PIXEL1629" />
            <bitfield mask="0x0000F000" name="PIXEL1628" />
            <bitfield mask="0x000F0000" name="PIXEL1627" />
            <bitfield mask="0x00F00000" name="PIXEL1626" />
            <bitfield mask="0x0F000000" name="PIXEL1625" />
            <bitfield mask="0xF0000000" name="PIXEL1624" />
         </register>
         <register caption="" name="GLCDCURDATA68" offset="0x910" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL177" />
            <bitfield mask="0x000000F0" name="PIXEL176" />
            <bitfield mask="0x00000F00" name="PIXEL175" />
            <bitfield mask="0x0000F000" name="PIXEL174" />
            <bitfield mask="0x000F0000" name="PIXEL173" />
            <bitfield mask="0x00F00000" name="PIXEL172" />
            <bitfield mask="0x0F000000" name="PIXEL171" />
            <bitfield mask="0xF0000000" name="PIXEL170" />
         </register>
         <register caption="" name="GLCDCURDATA69" offset="0x914" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1715" />
            <bitfield mask="0x000000F0" name="PIXEL1714" />
            <bitfield mask="0x00000F00" name="PIXEL1713" />
            <bitfield mask="0x0000F000" name="PIXEL1712" />
            <bitfield mask="0x000F0000" name="PIXEL1711" />
            <bitfield mask="0x00F00000" name="PIXEL1710" />
            <bitfield mask="0x0F000000" name="PIXEL179" />
            <bitfield mask="0xF0000000" name="PIXEL178" />
         </register>
         <register caption="" name="GLCDCURDATA70" offset="0x918" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1723" />
            <bitfield mask="0x000000F0" name="PIXEL1722" />
            <bitfield mask="0x00000F00" name="PIXEL1721" />
            <bitfield mask="0x0000F000" name="PIXEL1720" />
            <bitfield mask="0x000F0000" name="PIXEL1719" />
            <bitfield mask="0x00F00000" name="PIXEL1718" />
            <bitfield mask="0x0F000000" name="PIXEL1717" />
            <bitfield mask="0xF0000000" name="PIXEL1716" />
         </register>
         <register caption="" name="GLCDCURDATA71" offset="0x91C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1731" />
            <bitfield mask="0x000000F0" name="PIXEL1730" />
            <bitfield mask="0x00000F00" name="PIXEL1729" />
            <bitfield mask="0x0000F000" name="PIXEL1728" />
            <bitfield mask="0x000F0000" name="PIXEL1727" />
            <bitfield mask="0x00F00000" name="PIXEL1726" />
            <bitfield mask="0x0F000000" name="PIXEL1725" />
            <bitfield mask="0xF0000000" name="PIXEL1724" />
         </register>
         <register caption="" name="GLCDCURDATA72" offset="0x920" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL187" />
            <bitfield mask="0x000000F0" name="PIXEL186" />
            <bitfield mask="0x00000F00" name="PIXEL185" />
            <bitfield mask="0x0000F000" name="PIXEL184" />
            <bitfield mask="0x000F0000" name="PIXEL183" />
            <bitfield mask="0x00F00000" name="PIXEL182" />
            <bitfield mask="0x0F000000" name="PIXEL181" />
            <bitfield mask="0xF0000000" name="PIXEL180" />
         </register>
         <register caption="" name="GLCDCURDATA73" offset="0x924" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1815" />
            <bitfield mask="0x000000F0" name="PIXEL1814" />
            <bitfield mask="0x00000F00" name="PIXEL1813" />
            <bitfield mask="0x0000F000" name="PIXEL1812" />
            <bitfield mask="0x000F0000" name="PIXEL1811" />
            <bitfield mask="0x00F00000" name="PIXEL1810" />
            <bitfield mask="0x0F000000" name="PIXEL189" />
            <bitfield mask="0xF0000000" name="PIXEL188" />
         </register>
         <register caption="" name="GLCDCURDATA74" offset="0x928" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1823" />
            <bitfield mask="0x000000F0" name="PIXEL1822" />
            <bitfield mask="0x00000F00" name="PIXEL1821" />
            <bitfield mask="0x0000F000" name="PIXEL1820" />
            <bitfield mask="0x000F0000" name="PIXEL1819" />
            <bitfield mask="0x00F00000" name="PIXEL1818" />
            <bitfield mask="0x0F000000" name="PIXEL1817" />
            <bitfield mask="0xF0000000" name="PIXEL1816" />
         </register>
         <register caption="" name="GLCDCURDATA75" offset="0x92C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1831" />
            <bitfield mask="0x000000F0" name="PIXEL1830" />
            <bitfield mask="0x00000F00" name="PIXEL1829" />
            <bitfield mask="0x0000F000" name="PIXEL1828" />
            <bitfield mask="0x000F0000" name="PIXEL1827" />
            <bitfield mask="0x00F00000" name="PIXEL1826" />
            <bitfield mask="0x0F000000" name="PIXEL1825" />
            <bitfield mask="0xF0000000" name="PIXEL1824" />
         </register>
         <register caption="" name="GLCDCURDATA76" offset="0x930" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL197" />
            <bitfield mask="0x000000F0" name="PIXEL196" />
            <bitfield mask="0x00000F00" name="PIXEL195" />
            <bitfield mask="0x0000F000" name="PIXEL194" />
            <bitfield mask="0x000F0000" name="PIXEL193" />
            <bitfield mask="0x00F00000" name="PIXEL192" />
            <bitfield mask="0x0F000000" name="PIXEL191" />
            <bitfield mask="0xF0000000" name="PIXEL190" />
         </register>
         <register caption="" name="GLCDCURDATA77" offset="0x934" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1915" />
            <bitfield mask="0x000000F0" name="PIXEL1914" />
            <bitfield mask="0x00000F00" name="PIXEL1913" />
            <bitfield mask="0x0000F000" name="PIXEL1912" />
            <bitfield mask="0x000F0000" name="PIXEL1911" />
            <bitfield mask="0x00F00000" name="PIXEL1910" />
            <bitfield mask="0x0F000000" name="PIXEL199" />
            <bitfield mask="0xF0000000" name="PIXEL198" />
         </register>
         <register caption="" name="GLCDCURDATA78" offset="0x938" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1923" />
            <bitfield mask="0x000000F0" name="PIXEL1922" />
            <bitfield mask="0x00000F00" name="PIXEL1921" />
            <bitfield mask="0x0000F000" name="PIXEL1920" />
            <bitfield mask="0x000F0000" name="PIXEL1919" />
            <bitfield mask="0x00F00000" name="PIXEL1918" />
            <bitfield mask="0x0F000000" name="PIXEL1917" />
            <bitfield mask="0xF0000000" name="PIXEL1916" />
         </register>
         <register caption="" name="GLCDCURDATA79" offset="0x93C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL1931" />
            <bitfield mask="0x000000F0" name="PIXEL1930" />
            <bitfield mask="0x00000F00" name="PIXEL1929" />
            <bitfield mask="0x0000F000" name="PIXEL1928" />
            <bitfield mask="0x000F0000" name="PIXEL1927" />
            <bitfield mask="0x00F00000" name="PIXEL1926" />
            <bitfield mask="0x0F000000" name="PIXEL1925" />
            <bitfield mask="0xF0000000" name="PIXEL1924" />
         </register>
         <register caption="" name="GLCDCURDATA80" offset="0x940" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL207" />
            <bitfield mask="0x000000F0" name="PIXEL206" />
            <bitfield mask="0x00000F00" name="PIXEL205" />
            <bitfield mask="0x0000F000" name="PIXEL204" />
            <bitfield mask="0x000F0000" name="PIXEL203" />
            <bitfield mask="0x00F00000" name="PIXEL202" />
            <bitfield mask="0x0F000000" name="PIXEL201" />
            <bitfield mask="0xF0000000" name="PIXEL200" />
         </register>
         <register caption="" name="GLCDCURDATA81" offset="0x944" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2015" />
            <bitfield mask="0x000000F0" name="PIXEL2014" />
            <bitfield mask="0x00000F00" name="PIXEL2013" />
            <bitfield mask="0x0000F000" name="PIXEL2012" />
            <bitfield mask="0x000F0000" name="PIXEL2011" />
            <bitfield mask="0x00F00000" name="PIXEL2010" />
            <bitfield mask="0x0F000000" name="PIXEL209" />
            <bitfield mask="0xF0000000" name="PIXEL208" />
         </register>
         <register caption="" name="GLCDCURDATA82" offset="0x948" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2023" />
            <bitfield mask="0x000000F0" name="PIXEL2022" />
            <bitfield mask="0x00000F00" name="PIXEL2021" />
            <bitfield mask="0x0000F000" name="PIXEL2020" />
            <bitfield mask="0x000F0000" name="PIXEL2019" />
            <bitfield mask="0x00F00000" name="PIXEL2018" />
            <bitfield mask="0x0F000000" name="PIXEL2017" />
            <bitfield mask="0xF0000000" name="PIXEL2016" />
         </register>
         <register caption="" name="GLCDCURDATA83" offset="0x94C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2031" />
            <bitfield mask="0x000000F0" name="PIXEL2030" />
            <bitfield mask="0x00000F00" name="PIXEL2029" />
            <bitfield mask="0x0000F000" name="PIXEL2028" />
            <bitfield mask="0x000F0000" name="PIXEL2027" />
            <bitfield mask="0x00F00000" name="PIXEL2026" />
            <bitfield mask="0x0F000000" name="PIXEL2025" />
            <bitfield mask="0xF0000000" name="PIXEL2024" />
         </register>
         <register caption="" name="GLCDCURDATA84" offset="0x950" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL217" />
            <bitfield mask="0x000000F0" name="PIXEL216" />
            <bitfield mask="0x00000F00" name="PIXEL215" />
            <bitfield mask="0x0000F000" name="PIXEL214" />
            <bitfield mask="0x000F0000" name="PIXEL213" />
            <bitfield mask="0x00F00000" name="PIXEL212" />
            <bitfield mask="0x0F000000" name="PIXEL211" />
            <bitfield mask="0xF0000000" name="PIXEL210" />
         </register>
         <register caption="" name="GLCDCURDATA85" offset="0x954" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2115" />
            <bitfield mask="0x000000F0" name="PIXEL2114" />
            <bitfield mask="0x00000F00" name="PIXEL2113" />
            <bitfield mask="0x0000F000" name="PIXEL2112" />
            <bitfield mask="0x000F0000" name="PIXEL2111" />
            <bitfield mask="0x00F00000" name="PIXEL2110" />
            <bitfield mask="0x0F000000" name="PIXEL219" />
            <bitfield mask="0xF0000000" name="PIXEL218" />
         </register>
         <register caption="" name="GLCDCURDATA86" offset="0x958" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2123" />
            <bitfield mask="0x000000F0" name="PIXEL2122" />
            <bitfield mask="0x00000F00" name="PIXEL2121" />
            <bitfield mask="0x0000F000" name="PIXEL2120" />
            <bitfield mask="0x000F0000" name="PIXEL2119" />
            <bitfield mask="0x00F00000" name="PIXEL2118" />
            <bitfield mask="0x0F000000" name="PIXEL2117" />
            <bitfield mask="0xF0000000" name="PIXEL2116" />
         </register>
         <register caption="" name="GLCDCURDATA87" offset="0x95C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2131" />
            <bitfield mask="0x000000F0" name="PIXEL2130" />
            <bitfield mask="0x00000F00" name="PIXEL2129" />
            <bitfield mask="0x0000F000" name="PIXEL2128" />
            <bitfield mask="0x000F0000" name="PIXEL2127" />
            <bitfield mask="0x00F00000" name="PIXEL2126" />
            <bitfield mask="0x0F000000" name="PIXEL2125" />
            <bitfield mask="0xF0000000" name="PIXEL2124" />
         </register>
         <register caption="" name="GLCDCURDATA88" offset="0x960" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL227" />
            <bitfield mask="0x000000F0" name="PIXEL226" />
            <bitfield mask="0x00000F00" name="PIXEL225" />
            <bitfield mask="0x0000F000" name="PIXEL224" />
            <bitfield mask="0x000F0000" name="PIXEL223" />
            <bitfield mask="0x00F00000" name="PIXEL222" />
            <bitfield mask="0x0F000000" name="PIXEL221" />
            <bitfield mask="0xF0000000" name="PIXEL220" />
         </register>
         <register caption="" name="GLCDCURDATA89" offset="0x964" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2215" />
            <bitfield mask="0x000000F0" name="PIXEL2214" />
            <bitfield mask="0x00000F00" name="PIXEL2213" />
            <bitfield mask="0x0000F000" name="PIXEL2212" />
            <bitfield mask="0x000F0000" name="PIXEL2211" />
            <bitfield mask="0x00F00000" name="PIXEL2210" />
            <bitfield mask="0x0F000000" name="PIXEL229" />
            <bitfield mask="0xF0000000" name="PIXEL228" />
         </register>
         <register caption="" name="GLCDCURDATA90" offset="0x968" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2223" />
            <bitfield mask="0x000000F0" name="PIXEL2222" />
            <bitfield mask="0x00000F00" name="PIXEL2221" />
            <bitfield mask="0x0000F000" name="PIXEL2220" />
            <bitfield mask="0x000F0000" name="PIXEL2219" />
            <bitfield mask="0x00F00000" name="PIXEL2218" />
            <bitfield mask="0x0F000000" name="PIXEL2217" />
            <bitfield mask="0xF0000000" name="PIXEL2216" />
         </register>
         <register caption="" name="GLCDCURDATA91" offset="0x96C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2231" />
            <bitfield mask="0x000000F0" name="PIXEL2230" />
            <bitfield mask="0x00000F00" name="PIXEL2229" />
            <bitfield mask="0x0000F000" name="PIXEL2228" />
            <bitfield mask="0x000F0000" name="PIXEL2227" />
            <bitfield mask="0x00F00000" name="PIXEL2226" />
            <bitfield mask="0x0F000000" name="PIXEL2225" />
            <bitfield mask="0xF0000000" name="PIXEL2224" />
         </register>
         <register caption="" name="GLCDCURDATA92" offset="0x970" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL237" />
            <bitfield mask="0x000000F0" name="PIXEL236" />
            <bitfield mask="0x00000F00" name="PIXEL235" />
            <bitfield mask="0x0000F000" name="PIXEL234" />
            <bitfield mask="0x000F0000" name="PIXEL233" />
            <bitfield mask="0x00F00000" name="PIXEL232" />
            <bitfield mask="0x0F000000" name="PIXEL231" />
            <bitfield mask="0xF0000000" name="PIXEL230" />
         </register>
         <register caption="" name="GLCDCURDATA93" offset="0x974" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2315" />
            <bitfield mask="0x000000F0" name="PIXEL2314" />
            <bitfield mask="0x00000F00" name="PIXEL2313" />
            <bitfield mask="0x0000F000" name="PIXEL2312" />
            <bitfield mask="0x000F0000" name="PIXEL2311" />
            <bitfield mask="0x00F00000" name="PIXEL2310" />
            <bitfield mask="0x0F000000" name="PIXEL239" />
            <bitfield mask="0xF0000000" name="PIXEL238" />
         </register>
         <register caption="" name="GLCDCURDATA94" offset="0x978" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2323" />
            <bitfield mask="0x000000F0" name="PIXEL2322" />
            <bitfield mask="0x00000F00" name="PIXEL2321" />
            <bitfield mask="0x0000F000" name="PIXEL2320" />
            <bitfield mask="0x000F0000" name="PIXEL2319" />
            <bitfield mask="0x00F00000" name="PIXEL2318" />
            <bitfield mask="0x0F000000" name="PIXEL2317" />
            <bitfield mask="0xF0000000" name="PIXEL2316" />
         </register>
         <register caption="" name="GLCDCURDATA95" offset="0x97C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2331" />
            <bitfield mask="0x000000F0" name="PIXEL2330" />
            <bitfield mask="0x00000F00" name="PIXEL2329" />
            <bitfield mask="0x0000F000" name="PIXEL2328" />
            <bitfield mask="0x000F0000" name="PIXEL2327" />
            <bitfield mask="0x00F00000" name="PIXEL2326" />
            <bitfield mask="0x0F000000" name="PIXEL2325" />
            <bitfield mask="0xF0000000" name="PIXEL2324" />
         </register>
         <register caption="" name="GLCDCURDATA96" offset="0x980" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL247" />
            <bitfield mask="0x000000F0" name="PIXEL246" />
            <bitfield mask="0x00000F00" name="PIXEL245" />
            <bitfield mask="0x0000F000" name="PIXEL244" />
            <bitfield mask="0x000F0000" name="PIXEL243" />
            <bitfield mask="0x00F00000" name="PIXEL242" />
            <bitfield mask="0x0F000000" name="PIXEL241" />
            <bitfield mask="0xF0000000" name="PIXEL240" />
         </register>
         <register caption="" name="GLCDCURDATA97" offset="0x984" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2415" />
            <bitfield mask="0x000000F0" name="PIXEL2414" />
            <bitfield mask="0x00000F00" name="PIXEL2413" />
            <bitfield mask="0x0000F000" name="PIXEL2412" />
            <bitfield mask="0x000F0000" name="PIXEL2411" />
            <bitfield mask="0x00F00000" name="PIXEL2410" />
            <bitfield mask="0x0F000000" name="PIXEL249" />
            <bitfield mask="0xF0000000" name="PIXEL248" />
         </register>
         <register caption="" name="GLCDCURDATA98" offset="0x988" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2423" />
            <bitfield mask="0x000000F0" name="PIXEL2422" />
            <bitfield mask="0x00000F00" name="PIXEL2421" />
            <bitfield mask="0x0000F000" name="PIXEL2420" />
            <bitfield mask="0x000F0000" name="PIXEL2419" />
            <bitfield mask="0x00F00000" name="PIXEL2418" />
            <bitfield mask="0x0F000000" name="PIXEL2417" />
            <bitfield mask="0xF0000000" name="PIXEL2416" />
         </register>
         <register caption="" name="GLCDCURDATA99" offset="0x98C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2431" />
            <bitfield mask="0x000000F0" name="PIXEL2430" />
            <bitfield mask="0x00000F00" name="PIXEL2429" />
            <bitfield mask="0x0000F000" name="PIXEL2428" />
            <bitfield mask="0x000F0000" name="PIXEL2427" />
            <bitfield mask="0x00F00000" name="PIXEL2426" />
            <bitfield mask="0x0F000000" name="PIXEL2425" />
            <bitfield mask="0xF0000000" name="PIXEL2424" />
         </register>
         <register caption="" name="GLCDCURDATA100" offset="0x990" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL257" />
            <bitfield mask="0x000000F0" name="PIXEL256" />
            <bitfield mask="0x00000F00" name="PIXEL255" />
            <bitfield mask="0x0000F000" name="PIXEL254" />
            <bitfield mask="0x000F0000" name="PIXEL253" />
            <bitfield mask="0x00F00000" name="PIXEL252" />
            <bitfield mask="0x0F000000" name="PIXEL251" />
            <bitfield mask="0xF0000000" name="PIXEL250" />
         </register>
         <register caption="" name="GLCDCURDATA101" offset="0x994" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2515" />
            <bitfield mask="0x000000F0" name="PIXEL2514" />
            <bitfield mask="0x00000F00" name="PIXEL2513" />
            <bitfield mask="0x0000F000" name="PIXEL2512" />
            <bitfield mask="0x000F0000" name="PIXEL2511" />
            <bitfield mask="0x00F00000" name="PIXEL2510" />
            <bitfield mask="0x0F000000" name="PIXEL259" />
            <bitfield mask="0xF0000000" name="PIXEL258" />
         </register>
         <register caption="" name="GLCDCURDATA102" offset="0x998" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2523" />
            <bitfield mask="0x000000F0" name="PIXEL2522" />
            <bitfield mask="0x00000F00" name="PIXEL2521" />
            <bitfield mask="0x0000F000" name="PIXEL2520" />
            <bitfield mask="0x000F0000" name="PIXEL2519" />
            <bitfield mask="0x00F00000" name="PIXEL2518" />
            <bitfield mask="0x0F000000" name="PIXEL2517" />
            <bitfield mask="0xF0000000" name="PIXEL2516" />
         </register>
         <register caption="" name="GLCDCURDATA103" offset="0x99C" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2531" />
            <bitfield mask="0x000000F0" name="PIXEL2530" />
            <bitfield mask="0x00000F00" name="PIXEL2529" />
            <bitfield mask="0x0000F000" name="PIXEL2528" />
            <bitfield mask="0x000F0000" name="PIXEL2527" />
            <bitfield mask="0x00F00000" name="PIXEL2526" />
            <bitfield mask="0x0F000000" name="PIXEL2525" />
            <bitfield mask="0xF0000000" name="PIXEL2524" />
         </register>
         <register caption="" name="GLCDCURDATA104" offset="0x9A0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL267" />
            <bitfield mask="0x000000F0" name="PIXEL266" />
            <bitfield mask="0x00000F00" name="PIXEL265" />
            <bitfield mask="0x0000F000" name="PIXEL264" />
            <bitfield mask="0x000F0000" name="PIXEL263" />
            <bitfield mask="0x00F00000" name="PIXEL262" />
            <bitfield mask="0x0F000000" name="PIXEL261" />
            <bitfield mask="0xF0000000" name="PIXEL260" />
         </register>
         <register caption="" name="GLCDCURDATA105" offset="0x9A4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2615" />
            <bitfield mask="0x000000F0" name="PIXEL2614" />
            <bitfield mask="0x00000F00" name="PIXEL2613" />
            <bitfield mask="0x0000F000" name="PIXEL2612" />
            <bitfield mask="0x000F0000" name="PIXEL2611" />
            <bitfield mask="0x00F00000" name="PIXEL2610" />
            <bitfield mask="0x0F000000" name="PIXEL269" />
            <bitfield mask="0xF0000000" name="PIXEL268" />
         </register>
         <register caption="" name="GLCDCURDATA106" offset="0x9A8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2623" />
            <bitfield mask="0x000000F0" name="PIXEL2622" />
            <bitfield mask="0x00000F00" name="PIXEL2621" />
            <bitfield mask="0x0000F000" name="PIXEL2620" />
            <bitfield mask="0x000F0000" name="PIXEL2619" />
            <bitfield mask="0x00F00000" name="PIXEL2618" />
            <bitfield mask="0x0F000000" name="PIXEL2617" />
            <bitfield mask="0xF0000000" name="PIXEL2616" />
         </register>
         <register caption="" name="GLCDCURDATA107" offset="0x9AC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2631" />
            <bitfield mask="0x000000F0" name="PIXEL2630" />
            <bitfield mask="0x00000F00" name="PIXEL2629" />
            <bitfield mask="0x0000F000" name="PIXEL2628" />
            <bitfield mask="0x000F0000" name="PIXEL2627" />
            <bitfield mask="0x00F00000" name="PIXEL2626" />
            <bitfield mask="0x0F000000" name="PIXEL2625" />
            <bitfield mask="0xF0000000" name="PIXEL2624" />
         </register>
         <register caption="" name="GLCDCURDATA108" offset="0x9B0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL277" />
            <bitfield mask="0x000000F0" name="PIXEL276" />
            <bitfield mask="0x00000F00" name="PIXEL275" />
            <bitfield mask="0x0000F000" name="PIXEL274" />
            <bitfield mask="0x000F0000" name="PIXEL273" />
            <bitfield mask="0x00F00000" name="PIXEL272" />
            <bitfield mask="0x0F000000" name="PIXEL271" />
            <bitfield mask="0xF0000000" name="PIXEL270" />
         </register>
         <register caption="" name="GLCDCURDATA109" offset="0x9B4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2715" />
            <bitfield mask="0x000000F0" name="PIXEL2714" />
            <bitfield mask="0x00000F00" name="PIXEL2713" />
            <bitfield mask="0x0000F000" name="PIXEL2712" />
            <bitfield mask="0x000F0000" name="PIXEL2711" />
            <bitfield mask="0x00F00000" name="PIXEL2710" />
            <bitfield mask="0x0F000000" name="PIXEL279" />
            <bitfield mask="0xF0000000" name="PIXEL278" />
         </register>
         <register caption="" name="GLCDCURDATA110" offset="0x9B8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2723" />
            <bitfield mask="0x000000F0" name="PIXEL2722" />
            <bitfield mask="0x00000F00" name="PIXEL2721" />
            <bitfield mask="0x0000F000" name="PIXEL2720" />
            <bitfield mask="0x000F0000" name="PIXEL2719" />
            <bitfield mask="0x00F00000" name="PIXEL2718" />
            <bitfield mask="0x0F000000" name="PIXEL2717" />
            <bitfield mask="0xF0000000" name="PIXEL2716" />
         </register>
         <register caption="" name="GLCDCURDATA111" offset="0x9BC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2731" />
            <bitfield mask="0x000000F0" name="PIXEL2730" />
            <bitfield mask="0x00000F00" name="PIXEL2729" />
            <bitfield mask="0x0000F000" name="PIXEL2728" />
            <bitfield mask="0x000F0000" name="PIXEL2727" />
            <bitfield mask="0x00F00000" name="PIXEL2726" />
            <bitfield mask="0x0F000000" name="PIXEL2725" />
            <bitfield mask="0xF0000000" name="PIXEL2724" />
         </register>
         <register caption="" name="GLCDCURDATA112" offset="0x9C0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL287" />
            <bitfield mask="0x000000F0" name="PIXEL286" />
            <bitfield mask="0x00000F00" name="PIXEL285" />
            <bitfield mask="0x0000F000" name="PIXEL284" />
            <bitfield mask="0x000F0000" name="PIXEL283" />
            <bitfield mask="0x00F00000" name="PIXEL282" />
            <bitfield mask="0x0F000000" name="PIXEL281" />
            <bitfield mask="0xF0000000" name="PIXEL280" />
         </register>
         <register caption="" name="GLCDCURDATA113" offset="0x9C4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2815" />
            <bitfield mask="0x000000F0" name="PIXEL2814" />
            <bitfield mask="0x00000F00" name="PIXEL2813" />
            <bitfield mask="0x0000F000" name="PIXEL2812" />
            <bitfield mask="0x000F0000" name="PIXEL2811" />
            <bitfield mask="0x00F00000" name="PIXEL2810" />
            <bitfield mask="0x0F000000" name="PIXEL289" />
            <bitfield mask="0xF0000000" name="PIXEL288" />
         </register>
         <register caption="" name="GLCDCURDATA114" offset="0x9C8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2823" />
            <bitfield mask="0x000000F0" name="PIXEL2822" />
            <bitfield mask="0x00000F00" name="PIXEL2821" />
            <bitfield mask="0x0000F000" name="PIXEL2820" />
            <bitfield mask="0x000F0000" name="PIXEL2819" />
            <bitfield mask="0x00F00000" name="PIXEL2818" />
            <bitfield mask="0x0F000000" name="PIXEL2817" />
            <bitfield mask="0xF0000000" name="PIXEL2816" />
         </register>
         <register caption="" name="GLCDCURDATA115" offset="0x9CC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2831" />
            <bitfield mask="0x000000F0" name="PIXEL2830" />
            <bitfield mask="0x00000F00" name="PIXEL2829" />
            <bitfield mask="0x0000F000" name="PIXEL2828" />
            <bitfield mask="0x000F0000" name="PIXEL2827" />
            <bitfield mask="0x00F00000" name="PIXEL2826" />
            <bitfield mask="0x0F000000" name="PIXEL2825" />
            <bitfield mask="0xF0000000" name="PIXEL2824" />
         </register>
         <register caption="" name="GLCDCURDATA116" offset="0x9D0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL297" />
            <bitfield mask="0x000000F0" name="PIXEL296" />
            <bitfield mask="0x00000F00" name="PIXEL295" />
            <bitfield mask="0x0000F000" name="PIXEL294" />
            <bitfield mask="0x000F0000" name="PIXEL293" />
            <bitfield mask="0x00F00000" name="PIXEL292" />
            <bitfield mask="0x0F000000" name="PIXEL291" />
            <bitfield mask="0xF0000000" name="PIXEL290" />
         </register>
         <register caption="" name="GLCDCURDATA117" offset="0x9D4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2915" />
            <bitfield mask="0x000000F0" name="PIXEL2914" />
            <bitfield mask="0x00000F00" name="PIXEL2913" />
            <bitfield mask="0x0000F000" name="PIXEL2912" />
            <bitfield mask="0x000F0000" name="PIXEL2911" />
            <bitfield mask="0x00F00000" name="PIXEL2910" />
            <bitfield mask="0x0F000000" name="PIXEL299" />
            <bitfield mask="0xF0000000" name="PIXEL298" />
         </register>
         <register caption="" name="GLCDCURDATA118" offset="0x9D8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2923" />
            <bitfield mask="0x000000F0" name="PIXEL2922" />
            <bitfield mask="0x00000F00" name="PIXEL2921" />
            <bitfield mask="0x0000F000" name="PIXEL2920" />
            <bitfield mask="0x000F0000" name="PIXEL2919" />
            <bitfield mask="0x00F00000" name="PIXEL2918" />
            <bitfield mask="0x0F000000" name="PIXEL2917" />
            <bitfield mask="0xF0000000" name="PIXEL2916" />
         </register>
         <register caption="" name="GLCDCURDATA119" offset="0x9DC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL2931" />
            <bitfield mask="0x000000F0" name="PIXEL2930" />
            <bitfield mask="0x00000F00" name="PIXEL2929" />
            <bitfield mask="0x0000F000" name="PIXEL2928" />
            <bitfield mask="0x000F0000" name="PIXEL2927" />
            <bitfield mask="0x00F00000" name="PIXEL2926" />
            <bitfield mask="0x0F000000" name="PIXEL2925" />
            <bitfield mask="0xF0000000" name="PIXEL2924" />
         </register>
         <register caption="" name="GLCDCURDATA120" offset="0x9E0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL307" />
            <bitfield mask="0x000000F0" name="PIXEL306" />
            <bitfield mask="0x00000F00" name="PIXEL305" />
            <bitfield mask="0x0000F000" name="PIXEL304" />
            <bitfield mask="0x000F0000" name="PIXEL303" />
            <bitfield mask="0x00F00000" name="PIXEL302" />
            <bitfield mask="0x0F000000" name="PIXEL301" />
            <bitfield mask="0xF0000000" name="PIXEL300" />
         </register>
         <register caption="" name="GLCDCURDATA121" offset="0x9E4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3015" />
            <bitfield mask="0x000000F0" name="PIXEL3014" />
            <bitfield mask="0x00000F00" name="PIXEL3013" />
            <bitfield mask="0x0000F000" name="PIXEL3012" />
            <bitfield mask="0x000F0000" name="PIXEL3011" />
            <bitfield mask="0x00F00000" name="PIXEL3010" />
            <bitfield mask="0x0F000000" name="PIXEL309" />
            <bitfield mask="0xF0000000" name="PIXEL308" />
         </register>
         <register caption="" name="GLCDCURDATA122" offset="0x9E8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3023" />
            <bitfield mask="0x000000F0" name="PIXEL3022" />
            <bitfield mask="0x00000F00" name="PIXEL3021" />
            <bitfield mask="0x0000F000" name="PIXEL3020" />
            <bitfield mask="0x000F0000" name="PIXEL3019" />
            <bitfield mask="0x00F00000" name="PIXEL3018" />
            <bitfield mask="0x0F000000" name="PIXEL3017" />
            <bitfield mask="0xF0000000" name="PIXEL3016" />
         </register>
         <register caption="" name="GLCDCURDATA123" offset="0x9EC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3031" />
            <bitfield mask="0x000000F0" name="PIXEL3030" />
            <bitfield mask="0x00000F00" name="PIXEL3029" />
            <bitfield mask="0x0000F000" name="PIXEL3028" />
            <bitfield mask="0x000F0000" name="PIXEL3027" />
            <bitfield mask="0x00F00000" name="PIXEL3026" />
            <bitfield mask="0x0F000000" name="PIXEL3025" />
            <bitfield mask="0xF0000000" name="PIXEL3024" />
         </register>
         <register caption="" name="GLCDCURDATA124" offset="0x9F0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL317" />
            <bitfield mask="0x000000F0" name="PIXEL316" />
            <bitfield mask="0x00000F00" name="PIXEL315" />
            <bitfield mask="0x0000F000" name="PIXEL314" />
            <bitfield mask="0x000F0000" name="PIXEL313" />
            <bitfield mask="0x00F00000" name="PIXEL312" />
            <bitfield mask="0x0F000000" name="PIXEL311" />
            <bitfield mask="0xF0000000" name="PIXEL310" />
         </register>
         <register caption="" name="GLCDCURDATA125" offset="0x9F4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3115" />
            <bitfield mask="0x000000F0" name="PIXEL3114" />
            <bitfield mask="0x00000F00" name="PIXEL3113" />
            <bitfield mask="0x0000F000" name="PIXEL3112" />
            <bitfield mask="0x000F0000" name="PIXEL3111" />
            <bitfield mask="0x00F00000" name="PIXEL3110" />
            <bitfield mask="0x0F000000" name="PIXEL319" />
            <bitfield mask="0xF0000000" name="PIXEL318" />
         </register>
         <register caption="" name="GLCDCURDATA126" offset="0x9F8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3123" />
            <bitfield mask="0x000000F0" name="PIXEL3122" />
            <bitfield mask="0x00000F00" name="PIXEL3121" />
            <bitfield mask="0x0000F000" name="PIXEL3120" />
            <bitfield mask="0x000F0000" name="PIXEL3119" />
            <bitfield mask="0x00F00000" name="PIXEL3118" />
            <bitfield mask="0x0F000000" name="PIXEL3117" />
            <bitfield mask="0xF0000000" name="PIXEL3116" />
         </register>
         <register caption="" name="GLCDCURDATA127" offset="0x9FC" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="PIXEL3131" />
            <bitfield mask="0x000000F0" name="PIXEL3130" />
            <bitfield mask="0x00000F00" name="PIXEL3129" />
            <bitfield mask="0x0000F000" name="PIXEL3128" />
            <bitfield mask="0x000F0000" name="PIXEL3127" />
            <bitfield mask="0x00F00000" name="PIXEL3126" />
            <bitfield mask="0x0F000000" name="PIXEL3125" />
            <bitfield mask="0xF0000000" name="PIXEL3124" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT0" offset="0xa00" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT1" offset="0xa04" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT2" offset="0xa08" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT3" offset="0xa0c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT4" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT5" offset="0xa14" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT6" offset="0xa18" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT7" offset="0xa1c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT8" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT9" offset="0xa24" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT10" offset="0xa28" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT11" offset="0xa2c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT12" offset="0xa30" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT13" offset="0xa34" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT14" offset="0xa38" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
         <register caption="Graphics LCD Controller Cursor LUT Register x (x = 0-15)" name="GLCDCURLUT15" offset="0xa3c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="BLUE" />
            <bitfield mask="0x0000FF00" name="GREEN" />
            <bitfield mask="0x00FF0000" name="RED" />
         </register>
      </register-group>
      <value-group caption="RGB Sequential Modes bit" name="GLCDMODE__RGBSEQ">
         <value caption="BT.656" name="" value="0x7" />
         <value caption="YUYV" name="" value="0x6" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="Parallel RGB (RGB888 RGB666 RGB332)" name="" value="0x0" />
      </value-group>
      <value-group caption="Formatting Clock Divide Enable bit" name="GLCDMODE__FORMATCLK">
         <value caption="Formatting clock is not divided" name="" value="0x1" />
         <value caption="Formatting clock is divided" name="" value="0x0" />
      </value-group>
      <value-group caption="YUV Output Enable bit" name="GLCDMODE__YUVOUTPUT">
         <value caption="YUV is enabled" name="" value="0x1" />
         <value caption="RGB is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Output to Blank bit" name="GLCDMODE__FORCEBLANK">
         <value caption="Forces output to blank" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Palette Gamma Ramp Enable bit" name="GLCDMODE__PGRAMPEN">
         <value caption="Palette gamma ramp is enabled" name="" value="0x1" />
         <value caption="Palette gamma ramp is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pixel Clock Out Polarity bit" name="GLCDMODE__PCLKPOL">
         <value caption="Pixel clock out polarity is negative" name="" value="0x1" />
         <value caption="Pixel clock out polarity is positive" name="" value="0x0" />
      </value-group>
      <value-group caption="Vertical Sync for Single Cycle Per Line Enable bit" name="GLCDMODE__VSYNCCYC">
         <value caption="VSYNC for a single cycle per line is enabled" name="" value="0x1" />
         <value caption="VSYNC for a single cycle per line is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Dithering Enable bit" name="GLCDMODE__DITHER">
         <value caption="Dithering is enabled" name="" value="0x1" />
         <value caption="Dithering is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DE Polarity bit" name="GLCDMODE__DEPOL">
         <value caption="DE polarity is negative" name="" value="0x1" />
         <value caption="DE polarity is positive" name="" value="0x0" />
      </value-group>
      <value-group caption="Horizontal Sync Polarity bit" name="GLCDMODE__HSYNCPOL">
         <value caption="HSYNC polarity is negative" name="" value="0x1" />
         <value caption="HSYNC polarity is positive" name="" value="0x0" />
      </value-group>
      <value-group caption="Vertical Sync Polarity bit" name="GLCDMODE__VSYNCPOL">
         <value caption="VSYNC polarity is negative" name="" value="0x1" />
         <value caption="VSYNC polarity is positive" name="" value="0x0" />
      </value-group>
      <value-group caption="Programmable Cursor Enable bit" name="GLCDMODE__CURSOREN">
         <value caption="Programmable cursor is enabled" name="" value="0x1" />
         <value caption="Programmable cursor is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="LCD Controller Module Enable bit" name="GLCDMODE__LCDEN">
         <value caption="LCD Controller module is enabled" name="" value="0x1" />
         <value caption="LCD Controller module is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Divider bits" name="GLCDCLKCON__CLKDIV">
         <value caption="Reserved" name="" value="0x3f" />
         <value caption="Reserved" name="" value="0x3e" />
         <value caption="Divided by 31" name="" value="0x1f" />
         <value caption="Divided by 30" name="" value="0x1e" />
         <value caption="Divided by 29" name="" value="0x1d" />
         <value caption="Divided by 3" name="" value="0x3" />
         <value caption="Divided by 2" name="" value="0x2" />
         <value caption="Divided by 1" name="" value="0x1" />
         <value caption="Divided by 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Color Mode bits" name="GLCDL0MODE__COLORMODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="RGB888 color format" name="" value="0xb" />
         <value caption="YUYV color format" name="" value="0xa" />
         <value caption="L4 gray scale/palette format" name="" value="0x9" />
         <value caption="L1 gray scale/palette format" name="" value="0x8" />
         <value caption="L8 gray scale/palette format" name="" value="0x7" />
         <value caption="32-bit ARGB8888 color format" name="" value="0x6" />
         <value caption="16-bit RGB565 color format" name="" value="0x5" />
         <value caption="8-bit RGB332 color format" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="32-bit RGBA8888 color format" name="" value="0x2" />
         <value caption="16-bit RGBA5551 color format" name="" value="0x1" />
         <value caption="8-bit color palette look-up table (LUT8)" name="" value="0x0" />
      </value-group>
      <value-group caption="Source Blending Function bits" name="GLCDL0MODE__SRCBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Destinary Blending Function bits" name="GLCDL0MODE__DESTBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Premultiply Image Alpha bit" name="GLCDL0MODE__MULALPHA">
         <value caption="Premultiply image alpha is enabled" name="" value="0x1" />
         <value caption="Premultiply image alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Alpha with Global Alpha bit" name="GLCDL0MODE__FORCEALPHA">
         <value caption="Force alpha with global alpha is enabled" name="" value="0x1" />
         <value caption="Force alpha with global alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Bilinear Filtering bit" name="GLCDL0MODE__DISABIFIL">
         <value caption="Bilinear filtering is enabled" name="" value="0x1" />
         <value caption="Bilinear filtering is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Layer Enable bit" name="GLCDL0MODE__LAYEREN">
         <value caption="Layer is enabled" name="" value="0x1" />
         <value caption="Layer is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Color Mode bits" name="GLCDL1MODE__COLORMODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="RGB888 color format" name="" value="0xb" />
         <value caption="YUYV color format" name="" value="0xa" />
         <value caption="L4 gray scale/palette format" name="" value="0x9" />
         <value caption="L1 gray scale/palette format" name="" value="0x8" />
         <value caption="L8 gray scale/palette format" name="" value="0x7" />
         <value caption="32-bit ARGB8888 color format" name="" value="0x6" />
         <value caption="16-bit RGB565 color format" name="" value="0x5" />
         <value caption="8-bit RGB332 color format" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="32-bit RGBA8888 color format" name="" value="0x2" />
         <value caption="16-bit RGBA5551 color format" name="" value="0x1" />
         <value caption="8-bit color palette look-up table (LUT8)" name="" value="0x0" />
      </value-group>
      <value-group caption="Source Blending Function bits" name="GLCDL1MODE__SRCBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Destinary Blending Function bits" name="GLCDL1MODE__DESTBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Premultiply Image Alpha bit" name="GLCDL1MODE__MULALPHA">
         <value caption="Premultiply image alpha is enabled" name="" value="0x1" />
         <value caption="Premultiply image alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Alpha with Global Alpha bit" name="GLCDL1MODE__FORCEALPHA">
         <value caption="Force alpha with global alpha is enabled" name="" value="0x1" />
         <value caption="Force alpha with global alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Bilinear Filtering bit" name="GLCDL1MODE__DISABIFIL">
         <value caption="Bilinear filtering is enabled" name="" value="0x1" />
         <value caption="Bilinear filtering is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Layer Enable bit" name="GLCDL1MODE__LAYEREN">
         <value caption="Layer is enabled" name="" value="0x1" />
         <value caption="Layer is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Color Mode bits" name="GLCDL2MODE__COLORMODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="RGB888 color format" name="" value="0xb" />
         <value caption="YUYV color format" name="" value="0xa" />
         <value caption="L4 gray scale/palette format" name="" value="0x9" />
         <value caption="L1 gray scale/palette format" name="" value="0x8" />
         <value caption="L8 gray scale/palette format" name="" value="0x7" />
         <value caption="32-bit ARGB8888 color format" name="" value="0x6" />
         <value caption="16-bit RGB565 color format" name="" value="0x5" />
         <value caption="8-bit RGB332 color format" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="32-bit RGBA8888 color format" name="" value="0x2" />
         <value caption="16-bit RGBA5551 color format" name="" value="0x1" />
         <value caption="8-bit color palette look-up table (LUT8)" name="" value="0x0" />
      </value-group>
      <value-group caption="Source Blending Function bits" name="GLCDL2MODE__SRCBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Destinary Blending Function bits" name="GLCDL2MODE__DESTBLEND">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Blend inverted destination" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Blend alpha destination" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Blend inverted source and inverted global" name="" value="0x7" />
         <value caption="Blend inverted global" name="" value="0x6" />
         <value caption="Blend inverted source" name="" value="0x5" />
         <value caption="Blend alpha source and alpha global" name="" value="0x4" />
         <value caption="Blend alpha global" name="" value="0x3" />
         <value caption="Blend alpha source" name="" value="0x2" />
         <value caption="Blend white" name="" value="0x1" />
         <value caption="Blend black" name="" value="0x0" />
      </value-group>
      <value-group caption="Premultiply Image Alpha bit" name="GLCDL2MODE__MULALPHA">
         <value caption="Premultiply image alpha is enabled" name="" value="0x1" />
         <value caption="Premultiply image alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Alpha with Global Alpha bit" name="GLCDL2MODE__FORCEALPHA">
         <value caption="Force alpha with global alpha is enabled" name="" value="0x1" />
         <value caption="Force alpha with global alpha is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Bilinear Filtering bit" name="GLCDL2MODE__DISABIFIL">
         <value caption="Bilinear filtering is enabled" name="" value="0x1" />
         <value caption="Bilinear filtering is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Layer Enable bit" name="GLCDL2MODE__LAYEREN">
         <value caption="Layer is enabled" name="" value="0x1" />
         <value caption="Layer is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="VSYNC Interrupt Enable bit" name="GLCDINT__VSYNCINT">
         <value caption="VSYNC interrupt is enabled" name="" value="0x1" />
         <value caption="VSYNC interrupt is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="IRQ Triggering Control bit" name="GLCDINT__IRQCON">
         <value caption="Edge triggering is enabled" name="" value="0x1" />
         <value caption="Level triggering is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Active bit" name="GLCDSTAT__ACTIVE">
         <value caption="LCD Controller is not in active vertical blanking" name="" value="0x1" />
         <value caption="LCD Controller is in active vertical blanking" name="" value="0x0" />
      </value-group>
      <value-group caption="Last Row bit" name="GLCDSTAT__LROW">
         <value caption="Last row is currently being displayed" name="" value="0x1" />
         <value caption="Last row is not currently being displayed" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02467" name="GPIO" version="1">
      <register-group name="GPIO">
         <register caption="" name="ANSELA" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000002" name="ANSA1" />
            <bitfield mask="0x00000020" name="ANSA5" />
            <bitfield mask="0x00000200" name="ANSA9" />
            <bitfield mask="0x00000400" name="ANSA10" />
         </register>
         <register caption="" name="ANSELB" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSB0" />
            <bitfield mask="0x00000002" name="ANSB1" />
            <bitfield mask="0x00000004" name="ANSB2" />
            <bitfield mask="0x00000008" name="ANSB3" />
            <bitfield mask="0x00000010" name="ANSB4" />
            <bitfield mask="0x00000020" name="ANSB5" />
            <bitfield mask="0x00000080" name="ANSB7" />
            <bitfield mask="0x00000100" name="ANSB8" />
            <bitfield mask="0x00000200" name="ANSB9" />
            <bitfield mask="0x00000400" name="ANSB10" />
            <bitfield mask="0x00000800" name="ANSB11" />
            <bitfield mask="0x00001000" name="ANSB12" />
            <bitfield mask="0x00002000" name="ANSB13" />
            <bitfield mask="0x00004000" name="ANSB14" />
            <bitfield mask="0x00008000" name="ANSB15" />
         </register>
         <register caption="" name="ANSELC" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000002" name="ANSC1" />
            <bitfield mask="0x00000004" name="ANSC2" />
            <bitfield mask="0x00000008" name="ANSC3" />
            <bitfield mask="0x00000010" name="ANSC4" />
         </register>
         <register caption="" name="ANSELD" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00004000" name="ANSD14" />
            <bitfield mask="0x00008000" name="ANSD15" />
         </register>
         <register caption="" name="ANSELE" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000002" name="ANSE1" />
            <bitfield mask="0x00000010" name="ANSE4" />
            <bitfield mask="0x00000040" name="ANSE6" />
            <bitfield mask="0x00000080" name="ANSE7" />
            <bitfield mask="0x00000100" name="ANSE8" />
            <bitfield mask="0x00000200" name="ANSE9" />
         </register>
         <register caption="" name="ANSELF" offset="0x500" rw="RW" size="4">
            <bitfield mask="0x00001000" name="ANSF12" />
            <bitfield mask="0x00002000" name="ANSF13" />
         </register>
         <register caption="" name="ANSELG" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x00000040" name="ANSG6" />
            <bitfield mask="0x00000080" name="ANSG7" />
            <bitfield mask="0x00000100" name="ANSG8" />
            <bitfield mask="0x00000200" name="ANSG9" />
            <bitfield mask="0x00008000" name="ANSG15" />
         </register>
         <register caption="" name="ANSELH" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x00000008" name="ANSH3" />
            <bitfield mask="0x00000010" name="ANSH4" />
            <bitfield mask="0x00000080" name="ANSH7" />
            <bitfield mask="0x00000800" name="ANSH11" />
         </register>
         <register caption="" name="ANSELJ" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x00000004" name="ANSJ2" />
         </register>
         <register caption="" name="ANSELK" offset="0x900" rw="RW" size="4">
            <bitfield mask="0x00000002" name="ANSK1" />
            <bitfield mask="0x00000004" name="ANSK2" />
         </register>
         <register caption="" name="TRISA" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISA0" />
            <bitfield mask="0x00000002" name="TRISA1" />
            <bitfield mask="0x00000004" name="TRISA2" />
            <bitfield mask="0x00000008" name="TRISA3" />
            <bitfield mask="0x00000010" name="TRISA4" />
            <bitfield mask="0x00000020" name="TRISA5" />
            <bitfield mask="0x00000040" name="TRISA6" />
            <bitfield mask="0x00000080" name="TRISA7" />
            <bitfield mask="0x00000200" name="TRISA9" />
            <bitfield mask="0x00000400" name="TRISA10" />
            <bitfield mask="0x00004000" name="TRISA14" />
            <bitfield mask="0x00008000" name="TRISA15" />
         </register>
         <register caption="" name="TRISB" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISB0" />
            <bitfield mask="0x00000002" name="TRISB1" />
            <bitfield mask="0x00000004" name="TRISB2" />
            <bitfield mask="0x00000008" name="TRISB3" />
            <bitfield mask="0x00000010" name="TRISB4" />
            <bitfield mask="0x00000020" name="TRISB5" />
            <bitfield mask="0x00000040" name="TRISB6" />
            <bitfield mask="0x00000080" name="TRISB7" />
            <bitfield mask="0x00000100" name="TRISB8" />
            <bitfield mask="0x00000200" name="TRISB9" />
            <bitfield mask="0x00000400" name="TRISB10" />
            <bitfield mask="0x00000800" name="TRISB11" />
            <bitfield mask="0x00001000" name="TRISB12" />
            <bitfield mask="0x00002000" name="TRISB13" />
            <bitfield mask="0x00004000" name="TRISB14" />
            <bitfield mask="0x00008000" name="TRISB15" />
         </register>
         <register caption="" name="TRISC" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000002" name="TRISC1" />
            <bitfield mask="0x00000004" name="TRISC2" />
            <bitfield mask="0x00000008" name="TRISC3" />
            <bitfield mask="0x00000010" name="TRISC4" />
            <bitfield mask="0x00001000" name="TRISC12" />
            <bitfield mask="0x00008000" name="TRISC15" />
         </register>
         <register caption="" name="TRISD" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISD0" />
            <bitfield mask="0x00000002" name="TRISD1" />
            <bitfield mask="0x00000004" name="TRISD2" />
            <bitfield mask="0x00000008" name="TRISD3" />
            <bitfield mask="0x00000010" name="TRISD4" />
            <bitfield mask="0x00000020" name="TRISD5" />
            <bitfield mask="0x00000040" name="TRISD6" />
            <bitfield mask="0x00000080" name="TRISD7" />
            <bitfield mask="0x00000200" name="TRISD9" />
            <bitfield mask="0x00000400" name="TRISD10" />
            <bitfield mask="0x00000800" name="TRISD11" />
            <bitfield mask="0x00001000" name="TRISD12" />
            <bitfield mask="0x00002000" name="TRISD13" />
            <bitfield mask="0x00004000" name="TRISD14" />
            <bitfield mask="0x00008000" name="TRISD15" />
         </register>
         <register caption="" name="TRISE" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISE0" />
            <bitfield mask="0x00000002" name="TRISE1" />
            <bitfield mask="0x00000004" name="TRISE2" />
            <bitfield mask="0x00000008" name="TRISE3" />
            <bitfield mask="0x00000010" name="TRISE4" />
            <bitfield mask="0x00000020" name="TRISE5" />
            <bitfield mask="0x00000040" name="TRISE6" />
            <bitfield mask="0x00000080" name="TRISE7" />
            <bitfield mask="0x00000100" name="TRISE8" />
            <bitfield mask="0x00000200" name="TRISE9" />
         </register>
         <register caption="" name="TRISF" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISF0" />
            <bitfield mask="0x00000002" name="TRISF1" />
            <bitfield mask="0x00000004" name="TRISF2" />
            <bitfield mask="0x00000008" name="TRISF3" />
            <bitfield mask="0x00000010" name="TRISF4" />
            <bitfield mask="0x00000020" name="TRISF5" />
            <bitfield mask="0x00000100" name="TRISF8" />
            <bitfield mask="0x00001000" name="TRISF12" />
            <bitfield mask="0x00002000" name="TRISF13" />
         </register>
         <register caption="" name="TRISG" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISG0" />
            <bitfield mask="0x00000002" name="TRISG1" />
            <bitfield mask="0x00000040" name="TRISG6" />
            <bitfield mask="0x00000080" name="TRISG7" />
            <bitfield mask="0x00000100" name="TRISG8" />
            <bitfield mask="0x00000200" name="TRISG9" />
            <bitfield mask="0x00001000" name="TRISG12" />
            <bitfield mask="0x00002000" name="TRISG13" />
            <bitfield mask="0x00004000" name="TRISG14" />
            <bitfield mask="0x00008000" name="TRISG15" />
         </register>
         <register caption="" name="TRISH" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISH0" />
            <bitfield mask="0x00000002" name="TRISH1" />
            <bitfield mask="0x00000004" name="TRISH2" />
            <bitfield mask="0x00000008" name="TRISH3" />
            <bitfield mask="0x00000010" name="TRISH4" />
            <bitfield mask="0x00000020" name="TRISH5" />
            <bitfield mask="0x00000040" name="TRISH6" />
            <bitfield mask="0x00000080" name="TRISH7" />
            <bitfield mask="0x00000100" name="TRISH8" />
            <bitfield mask="0x00000200" name="TRISH9" />
            <bitfield mask="0x00000400" name="TRISH10" />
            <bitfield mask="0x00000800" name="TRISH11" />
            <bitfield mask="0x00001000" name="TRISH12" />
            <bitfield mask="0x00002000" name="TRISH13" />
            <bitfield mask="0x00004000" name="TRISH14" />
            <bitfield mask="0x00008000" name="TRISH15" />
         </register>
         <register caption="" name="TRISJ" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISJ0" />
            <bitfield mask="0x00000002" name="TRISJ1" />
            <bitfield mask="0x00000004" name="TRISJ2" />
            <bitfield mask="0x00000008" name="TRISJ3" />
            <bitfield mask="0x00000010" name="TRISJ4" />
            <bitfield mask="0x00000020" name="TRISJ5" />
            <bitfield mask="0x00000040" name="TRISJ6" />
            <bitfield mask="0x00000080" name="TRISJ7" />
            <bitfield mask="0x00000100" name="TRISJ8" />
            <bitfield mask="0x00000200" name="TRISJ9" />
            <bitfield mask="0x00000400" name="TRISJ10" />
            <bitfield mask="0x00000800" name="TRISJ11" />
            <bitfield mask="0x00001000" name="TRISJ12" />
            <bitfield mask="0x00002000" name="TRISJ13" />
            <bitfield mask="0x00004000" name="TRISJ14" />
            <bitfield mask="0x00008000" name="TRISJ15" />
         </register>
         <register caption="" name="TRISK" offset="0x910" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISK0" />
            <bitfield mask="0x00000002" name="TRISK1" />
            <bitfield mask="0x00000004" name="TRISK2" />
            <bitfield mask="0x00000008" name="TRISK3" />
            <bitfield mask="0x00000010" name="TRISK4" />
            <bitfield mask="0x00000020" name="TRISK5" />
            <bitfield mask="0x00000040" name="TRISK6" />
            <bitfield mask="0x00000080" name="TRISK7" />
         </register>
         <register caption="" name="PORTA" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RA0" />
            <bitfield mask="0x00000002" name="RA1" />
            <bitfield mask="0x00000004" name="RA2" />
            <bitfield mask="0x00000008" name="RA3" />
            <bitfield mask="0x00000010" name="RA4" />
            <bitfield mask="0x00000020" name="RA5" />
            <bitfield mask="0x00000040" name="RA6" />
            <bitfield mask="0x00000080" name="RA7" />
            <bitfield mask="0x00000200" name="RA9" />
            <bitfield mask="0x00000400" name="RA10" />
            <bitfield mask="0x00004000" name="RA14" />
            <bitfield mask="0x00008000" name="RA15" />
         </register>
         <register caption="" name="PORTB" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RB0" />
            <bitfield mask="0x00000002" name="RB1" />
            <bitfield mask="0x00000004" name="RB2" />
            <bitfield mask="0x00000008" name="RB3" />
            <bitfield mask="0x00000010" name="RB4" />
            <bitfield mask="0x00000020" name="RB5" />
            <bitfield mask="0x00000040" name="RB6" />
            <bitfield mask="0x00000080" name="RB7" />
            <bitfield mask="0x00000100" name="RB8" />
            <bitfield mask="0x00000200" name="RB9" />
            <bitfield mask="0x00000400" name="RB10" />
            <bitfield mask="0x00000800" name="RB11" />
            <bitfield mask="0x00001000" name="RB12" />
            <bitfield mask="0x00002000" name="RB13" />
            <bitfield mask="0x00004000" name="RB14" />
            <bitfield mask="0x00008000" name="RB15" />
         </register>
         <register caption="" name="PORTC" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000002" name="RC1" />
            <bitfield mask="0x00000004" name="RC2" />
            <bitfield mask="0x00000008" name="RC3" />
            <bitfield mask="0x00000010" name="RC4" />
            <bitfield mask="0x00001000" name="RC12" />
            <bitfield mask="0x00002000" name="RC13" />
            <bitfield mask="0x00004000" name="RC14" />
            <bitfield mask="0x00008000" name="RC15" />
         </register>
         <register caption="" name="PORTD" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RD0" />
            <bitfield mask="0x00000002" name="RD1" />
            <bitfield mask="0x00000004" name="RD2" />
            <bitfield mask="0x00000008" name="RD3" />
            <bitfield mask="0x00000010" name="RD4" />
            <bitfield mask="0x00000020" name="RD5" />
            <bitfield mask="0x00000040" name="RD6" />
            <bitfield mask="0x00000080" name="RD7" />
            <bitfield mask="0x00000200" name="RD9" />
            <bitfield mask="0x00000400" name="RD10" />
            <bitfield mask="0x00000800" name="RD11" />
            <bitfield mask="0x00001000" name="RD12" />
            <bitfield mask="0x00002000" name="RD13" />
            <bitfield mask="0x00004000" name="RD14" />
            <bitfield mask="0x00008000" name="RD15" />
         </register>
         <register caption="" name="PORTE" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RE0" />
            <bitfield mask="0x00000002" name="RE1" />
            <bitfield mask="0x00000004" name="RE2" />
            <bitfield mask="0x00000008" name="RE3" />
            <bitfield mask="0x00000010" name="RE4" />
            <bitfield mask="0x00000020" name="RE5" />
            <bitfield mask="0x00000040" name="RE6" />
            <bitfield mask="0x00000080" name="RE7" />
            <bitfield mask="0x00000100" name="RE8" />
            <bitfield mask="0x00000200" name="RE9" />
         </register>
         <register caption="" name="PORTF" offset="0x520" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RF0" />
            <bitfield mask="0x00000002" name="RF1" />
            <bitfield mask="0x00000004" name="RF2" />
            <bitfield mask="0x00000008" name="RF3" />
            <bitfield mask="0x00000010" name="RF4" />
            <bitfield mask="0x00000020" name="RF5" />
            <bitfield mask="0x00000100" name="RF8" />
            <bitfield mask="0x00001000" name="RF12" />
            <bitfield mask="0x00002000" name="RF13" />
         </register>
         <register caption="" name="PORTG" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RG0" />
            <bitfield mask="0x00000002" name="RG1" />
            <bitfield mask="0x00000040" name="RG6" />
            <bitfield mask="0x00000080" name="RG7" />
            <bitfield mask="0x00000100" name="RG8" />
            <bitfield mask="0x00000200" name="RG9" />
            <bitfield mask="0x00001000" name="RG12" />
            <bitfield mask="0x00002000" name="RG13" />
            <bitfield mask="0x00004000" name="RG14" />
            <bitfield mask="0x00008000" name="RG15" />
         </register>
         <register caption="" name="PORTH" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RH0" />
            <bitfield mask="0x00000002" name="RH1" />
            <bitfield mask="0x00000004" name="RH2" />
            <bitfield mask="0x00000008" name="RH3" />
            <bitfield mask="0x00000010" name="RH4" />
            <bitfield mask="0x00000020" name="RH5" />
            <bitfield mask="0x00000040" name="RH6" />
            <bitfield mask="0x00000080" name="RH7" />
            <bitfield mask="0x00000100" name="RH8" />
            <bitfield mask="0x00000200" name="RH9" />
            <bitfield mask="0x00000400" name="RH10" />
            <bitfield mask="0x00000800" name="RH11" />
            <bitfield mask="0x00001000" name="RH12" />
            <bitfield mask="0x00002000" name="RH13" />
            <bitfield mask="0x00004000" name="RH14" />
            <bitfield mask="0x00008000" name="RH15" />
         </register>
         <register caption="" name="PORTJ" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RJ0" />
            <bitfield mask="0x00000002" name="RJ1" />
            <bitfield mask="0x00000004" name="RJ2" />
            <bitfield mask="0x00000008" name="RJ3" />
            <bitfield mask="0x00000010" name="RJ4" />
            <bitfield mask="0x00000020" name="RJ5" />
            <bitfield mask="0x00000040" name="RJ6" />
            <bitfield mask="0x00000080" name="RJ7" />
            <bitfield mask="0x00000100" name="RJ8" />
            <bitfield mask="0x00000200" name="RJ9" />
            <bitfield mask="0x00000400" name="RJ10" />
            <bitfield mask="0x00000800" name="RJ11" />
            <bitfield mask="0x00001000" name="RJ12" />
            <bitfield mask="0x00002000" name="RJ13" />
            <bitfield mask="0x00004000" name="RJ14" />
            <bitfield mask="0x00008000" name="RJ15" />
         </register>
         <register caption="" name="PORTK" offset="0x920" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RK0" />
            <bitfield mask="0x00000002" name="RK1" />
            <bitfield mask="0x00000004" name="RK2" />
            <bitfield mask="0x00000008" name="RK3" />
            <bitfield mask="0x00000010" name="RK4" />
            <bitfield mask="0x00000020" name="RK5" />
            <bitfield mask="0x00000040" name="RK6" />
            <bitfield mask="0x00000080" name="RK7" />
         </register>
         <register caption="" name="LATA" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATA0" />
            <bitfield mask="0x00000002" name="LATA1" />
            <bitfield mask="0x00000004" name="LATA2" />
            <bitfield mask="0x00000008" name="LATA3" />
            <bitfield mask="0x00000010" name="LATA4" />
            <bitfield mask="0x00000020" name="LATA5" />
            <bitfield mask="0x00000040" name="LATA6" />
            <bitfield mask="0x00000080" name="LATA7" />
            <bitfield mask="0x00000200" name="LATA9" />
            <bitfield mask="0x00000400" name="LATA10" />
            <bitfield mask="0x00004000" name="LATA14" />
            <bitfield mask="0x00008000" name="LATA15" />
         </register>
         <register caption="" name="LATB" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATB0" />
            <bitfield mask="0x00000002" name="LATB1" />
            <bitfield mask="0x00000004" name="LATB2" />
            <bitfield mask="0x00000008" name="LATB3" />
            <bitfield mask="0x00000010" name="LATB4" />
            <bitfield mask="0x00000020" name="LATB5" />
            <bitfield mask="0x00000040" name="LATB6" />
            <bitfield mask="0x00000080" name="LATB7" />
            <bitfield mask="0x00000100" name="LATB8" />
            <bitfield mask="0x00000200" name="LATB9" />
            <bitfield mask="0x00000400" name="LATB10" />
            <bitfield mask="0x00000800" name="LATB11" />
            <bitfield mask="0x00001000" name="LATB12" />
            <bitfield mask="0x00002000" name="LATB13" />
            <bitfield mask="0x00004000" name="LATB14" />
            <bitfield mask="0x00008000" name="LATB15" />
         </register>
         <register caption="" name="LATC" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000002" name="LATC1" />
            <bitfield mask="0x00000004" name="LATC2" />
            <bitfield mask="0x00000008" name="LATC3" />
            <bitfield mask="0x00000010" name="LATC4" />
            <bitfield mask="0x00001000" name="LATC12" />
            <bitfield mask="0x00002000" name="LATC13" />
            <bitfield mask="0x00004000" name="LATC14" />
            <bitfield mask="0x00008000" name="LATC15" />
         </register>
         <register caption="" name="LATD" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATD0" />
            <bitfield mask="0x00000002" name="LATD1" />
            <bitfield mask="0x00000004" name="LATD2" />
            <bitfield mask="0x00000008" name="LATD3" />
            <bitfield mask="0x00000010" name="LATD4" />
            <bitfield mask="0x00000020" name="LATD5" />
            <bitfield mask="0x00000040" name="LATD6" />
            <bitfield mask="0x00000080" name="LATD7" />
            <bitfield mask="0x00000200" name="LATD9" />
            <bitfield mask="0x00000400" name="LATD10" />
            <bitfield mask="0x00000800" name="LATD11" />
            <bitfield mask="0x00001000" name="LATD12" />
            <bitfield mask="0x00002000" name="LATD13" />
            <bitfield mask="0x00004000" name="LATD14" />
            <bitfield mask="0x00008000" name="LATD15" />
         </register>
         <register caption="" name="LATE" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATE0" />
            <bitfield mask="0x00000002" name="LATE1" />
            <bitfield mask="0x00000004" name="LATE2" />
            <bitfield mask="0x00000008" name="LATE3" />
            <bitfield mask="0x00000010" name="LATE4" />
            <bitfield mask="0x00000020" name="LATE5" />
            <bitfield mask="0x00000040" name="LATE6" />
            <bitfield mask="0x00000080" name="LATE7" />
            <bitfield mask="0x00000100" name="LATE8" />
            <bitfield mask="0x00000200" name="LATE9" />
         </register>
         <register caption="" name="LATF" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATF0" />
            <bitfield mask="0x00000002" name="LATF1" />
            <bitfield mask="0x00000004" name="LATF2" />
            <bitfield mask="0x00000008" name="LATF3" />
            <bitfield mask="0x00000010" name="LATF4" />
            <bitfield mask="0x00000020" name="LATF5" />
            <bitfield mask="0x00000100" name="LATF8" />
            <bitfield mask="0x00001000" name="LATF12" />
            <bitfield mask="0x00002000" name="LATF13" />
         </register>
         <register caption="" name="LATG" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATG0" />
            <bitfield mask="0x00000002" name="LATG1" />
            <bitfield mask="0x00000040" name="LATG6" />
            <bitfield mask="0x00000080" name="LATG7" />
            <bitfield mask="0x00000100" name="LATG8" />
            <bitfield mask="0x00000200" name="LATG9" />
            <bitfield mask="0x00001000" name="LATG12" />
            <bitfield mask="0x00002000" name="LATG13" />
            <bitfield mask="0x00004000" name="LATG14" />
            <bitfield mask="0x00008000" name="LATG15" />
         </register>
         <register caption="" name="LATH" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATH0" />
            <bitfield mask="0x00000002" name="LATH1" />
            <bitfield mask="0x00000004" name="LATH2" />
            <bitfield mask="0x00000008" name="LATH3" />
            <bitfield mask="0x00000010" name="LATH4" />
            <bitfield mask="0x00000020" name="LATH5" />
            <bitfield mask="0x00000040" name="LATH6" />
            <bitfield mask="0x00000080" name="LATH7" />
            <bitfield mask="0x00000100" name="LATH8" />
            <bitfield mask="0x00000200" name="LATH9" />
            <bitfield mask="0x00000400" name="LATH10" />
            <bitfield mask="0x00000800" name="LATH11" />
            <bitfield mask="0x00001000" name="LATH12" />
            <bitfield mask="0x00002000" name="LATH13" />
            <bitfield mask="0x00004000" name="LATH14" />
            <bitfield mask="0x00008000" name="LATH15" />
         </register>
         <register caption="" name="LATJ" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATJ0" />
            <bitfield mask="0x00000002" name="LATJ1" />
            <bitfield mask="0x00000004" name="LATJ2" />
            <bitfield mask="0x00000008" name="LATJ3" />
            <bitfield mask="0x00000010" name="LATJ4" />
            <bitfield mask="0x00000020" name="LATJ5" />
            <bitfield mask="0x00000040" name="LATJ6" />
            <bitfield mask="0x00000080" name="LATJ7" />
            <bitfield mask="0x00000100" name="LATJ8" />
            <bitfield mask="0x00000200" name="LATJ9" />
            <bitfield mask="0x00000400" name="LATJ10" />
            <bitfield mask="0x00000800" name="LATJ11" />
            <bitfield mask="0x00001000" name="LATJ12" />
            <bitfield mask="0x00002000" name="LATJ13" />
            <bitfield mask="0x00004000" name="LATJ14" />
            <bitfield mask="0x00008000" name="LATJ15" />
         </register>
         <register caption="" name="LATK" offset="0x930" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATK0" />
            <bitfield mask="0x00000002" name="LATK1" />
            <bitfield mask="0x00000004" name="LATK2" />
            <bitfield mask="0x00000008" name="LATK3" />
            <bitfield mask="0x00000010" name="LATK4" />
            <bitfield mask="0x00000020" name="LATK5" />
            <bitfield mask="0x00000040" name="LATK6" />
            <bitfield mask="0x00000080" name="LATK7" />
         </register>
         <register caption="" name="ODCA" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCA0" />
            <bitfield mask="0x00000002" name="ODCA1" />
            <bitfield mask="0x00000004" name="ODCA2" />
            <bitfield mask="0x00000008" name="ODCA3" />
            <bitfield mask="0x00000010" name="ODCA4" />
            <bitfield mask="0x00000020" name="ODCA5" />
            <bitfield mask="0x00000040" name="ODCA6" />
            <bitfield mask="0x00000080" name="ODCA7" />
            <bitfield mask="0x00000200" name="ODCA9" />
            <bitfield mask="0x00000400" name="ODCA10" />
            <bitfield mask="0x00004000" name="ODCA14" />
            <bitfield mask="0x00008000" name="ODCA15" />
         </register>
         <register caption="" name="ODCB" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCB0" />
            <bitfield mask="0x00000002" name="ODCB1" />
            <bitfield mask="0x00000004" name="ODCB2" />
            <bitfield mask="0x00000008" name="ODCB3" />
            <bitfield mask="0x00000010" name="ODCB4" />
            <bitfield mask="0x00000020" name="ODCB5" />
            <bitfield mask="0x00000040" name="ODCB6" />
            <bitfield mask="0x00000080" name="ODCB7" />
            <bitfield mask="0x00000100" name="ODCB8" />
            <bitfield mask="0x00000200" name="ODCB9" />
            <bitfield mask="0x00000400" name="ODCB10" />
            <bitfield mask="0x00000800" name="ODCB11" />
            <bitfield mask="0x00001000" name="ODCB12" />
            <bitfield mask="0x00002000" name="ODCB13" />
            <bitfield mask="0x00004000" name="ODCB14" />
            <bitfield mask="0x00008000" name="ODCB15" />
         </register>
         <register caption="" name="ODCC" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000002" name="ODCC1" />
            <bitfield mask="0x00000004" name="ODCC2" />
            <bitfield mask="0x00000008" name="ODCC3" />
            <bitfield mask="0x00000010" name="ODCC4" />
            <bitfield mask="0x00001000" name="ODCC12" />
            <bitfield mask="0x00002000" name="ODCC13" />
            <bitfield mask="0x00004000" name="ODCC14" />
            <bitfield mask="0x00008000" name="ODCC15" />
         </register>
         <register caption="" name="ODCD" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCD0" />
            <bitfield mask="0x00000002" name="ODCD1" />
            <bitfield mask="0x00000004" name="ODCD2" />
            <bitfield mask="0x00000008" name="ODCD3" />
            <bitfield mask="0x00000010" name="ODCD4" />
            <bitfield mask="0x00000020" name="ODCD5" />
            <bitfield mask="0x00000040" name="ODCD6" />
            <bitfield mask="0x00000080" name="ODCD7" />
            <bitfield mask="0x00000200" name="ODCD9" />
            <bitfield mask="0x00000400" name="ODCD10" />
            <bitfield mask="0x00000800" name="ODCD11" />
            <bitfield mask="0x00001000" name="ODCD12" />
            <bitfield mask="0x00002000" name="ODCD13" />
            <bitfield mask="0x00004000" name="ODCD14" />
            <bitfield mask="0x00008000" name="ODCD15" />
         </register>
         <register caption="" name="ODCE" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCE0" />
            <bitfield mask="0x00000002" name="ODCE1" />
            <bitfield mask="0x00000004" name="ODCE2" />
            <bitfield mask="0x00000008" name="ODCE3" />
            <bitfield mask="0x00000010" name="ODCE4" />
            <bitfield mask="0x00000020" name="ODCE5" />
            <bitfield mask="0x00000040" name="ODCE6" />
            <bitfield mask="0x00000080" name="ODCE7" />
            <bitfield mask="0x00000100" name="ODCE8" />
            <bitfield mask="0x00000200" name="ODCE9" />
         </register>
         <register caption="" name="ODCF" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCF0" />
            <bitfield mask="0x00000002" name="ODCF1" />
            <bitfield mask="0x00000004" name="ODCF2" />
            <bitfield mask="0x00000008" name="ODCF3" />
            <bitfield mask="0x00000010" name="ODCF4" />
            <bitfield mask="0x00000020" name="ODCF5" />
            <bitfield mask="0x00000100" name="ODCF8" />
            <bitfield mask="0x00001000" name="ODCF12" />
            <bitfield mask="0x00002000" name="ODCF13" />
         </register>
         <register caption="" name="ODCG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCG0" />
            <bitfield mask="0x00000002" name="ODCG1" />
            <bitfield mask="0x00000040" name="ODCG6" />
            <bitfield mask="0x00000080" name="ODCG7" />
            <bitfield mask="0x00000100" name="ODCG8" />
            <bitfield mask="0x00000200" name="ODCG9" />
            <bitfield mask="0x00001000" name="ODCG12" />
            <bitfield mask="0x00002000" name="ODCG13" />
            <bitfield mask="0x00004000" name="ODCG14" />
            <bitfield mask="0x00008000" name="ODCG15" />
         </register>
         <register caption="" name="ODCH" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCH0" />
            <bitfield mask="0x00000002" name="ODCH1" />
            <bitfield mask="0x00000004" name="ODCH2" />
            <bitfield mask="0x00000008" name="ODCH3" />
            <bitfield mask="0x00000010" name="ODCH4" />
            <bitfield mask="0x00000020" name="ODCH5" />
            <bitfield mask="0x00000040" name="ODCH6" />
            <bitfield mask="0x00000080" name="ODCH7" />
            <bitfield mask="0x00000100" name="ODCH8" />
            <bitfield mask="0x00000200" name="ODCH9" />
            <bitfield mask="0x00000400" name="ODCH10" />
            <bitfield mask="0x00000800" name="ODCH11" />
            <bitfield mask="0x00001000" name="ODCH12" />
            <bitfield mask="0x00002000" name="ODCH13" />
            <bitfield mask="0x00004000" name="ODCH14" />
            <bitfield mask="0x00008000" name="ODCH15" />
         </register>
         <register caption="" name="ODCJ" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCJ0" />
            <bitfield mask="0x00000002" name="ODCJ1" />
            <bitfield mask="0x00000004" name="ODCJ2" />
            <bitfield mask="0x00000008" name="ODCJ3" />
            <bitfield mask="0x00000010" name="ODCJ4" />
            <bitfield mask="0x00000020" name="ODCJ5" />
            <bitfield mask="0x00000040" name="ODCJ6" />
            <bitfield mask="0x00000080" name="ODCJ7" />
            <bitfield mask="0x00000100" name="ODCJ8" />
            <bitfield mask="0x00000200" name="ODCJ9" />
            <bitfield mask="0x00000400" name="ODCJ10" />
            <bitfield mask="0x00000800" name="ODCJ11" />
            <bitfield mask="0x00001000" name="ODCJ12" />
            <bitfield mask="0x00002000" name="ODCJ13" />
            <bitfield mask="0x00004000" name="ODCJ14" />
            <bitfield mask="0x00008000" name="ODCJ15" />
         </register>
         <register caption="" name="ODCK" offset="0x940" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCK0" />
            <bitfield mask="0x00000002" name="ODCK1" />
            <bitfield mask="0x00000004" name="ODCK2" />
            <bitfield mask="0x00000008" name="ODCK3" />
            <bitfield mask="0x00000010" name="ODCK4" />
            <bitfield mask="0x00000020" name="ODCK5" />
            <bitfield mask="0x00000040" name="ODCK6" />
            <bitfield mask="0x00000080" name="ODCK7" />
         </register>
         <register caption="" name="CNPUA" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUA0" />
            <bitfield mask="0x00000002" name="CNPUA1" />
            <bitfield mask="0x00000004" name="CNPUA2" />
            <bitfield mask="0x00000008" name="CNPUA3" />
            <bitfield mask="0x00000010" name="CNPUA4" />
            <bitfield mask="0x00000020" name="CNPUA5" />
            <bitfield mask="0x00000040" name="CNPUA6" />
            <bitfield mask="0x00000080" name="CNPUA7" />
            <bitfield mask="0x00000200" name="CNPUA9" />
            <bitfield mask="0x00000400" name="CNPUA10" />
            <bitfield mask="0x00004000" name="CNPUA14" />
            <bitfield mask="0x00008000" name="CNPUA15" />
         </register>
         <register caption="" name="CNPUB" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUB0" />
            <bitfield mask="0x00000002" name="CNPUB1" />
            <bitfield mask="0x00000004" name="CNPUB2" />
            <bitfield mask="0x00000008" name="CNPUB3" />
            <bitfield mask="0x00000010" name="CNPUB4" />
            <bitfield mask="0x00000020" name="CNPUB5" />
            <bitfield mask="0x00000040" name="CNPUB6" />
            <bitfield mask="0x00000080" name="CNPUB7" />
            <bitfield mask="0x00000100" name="CNPUB8" />
            <bitfield mask="0x00000200" name="CNPUB9" />
            <bitfield mask="0x00000400" name="CNPUB10" />
            <bitfield mask="0x00000800" name="CNPUB11" />
            <bitfield mask="0x00001000" name="CNPUB12" />
            <bitfield mask="0x00002000" name="CNPUB13" />
            <bitfield mask="0x00004000" name="CNPUB14" />
            <bitfield mask="0x00008000" name="CNPUB15" />
         </register>
         <register caption="" name="CNPUC" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNPUC1" />
            <bitfield mask="0x00000004" name="CNPUC2" />
            <bitfield mask="0x00000008" name="CNPUC3" />
            <bitfield mask="0x00000010" name="CNPUC4" />
            <bitfield mask="0x00001000" name="CNPUC12" />
            <bitfield mask="0x00002000" name="CNPUC13" />
            <bitfield mask="0x00004000" name="CNPUC14" />
            <bitfield mask="0x00008000" name="CNPUC15" />
         </register>
         <register caption="" name="CNPUD" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUD0" />
            <bitfield mask="0x00000002" name="CNPUD1" />
            <bitfield mask="0x00000004" name="CNPUD2" />
            <bitfield mask="0x00000008" name="CNPUD3" />
            <bitfield mask="0x00000010" name="CNPUD4" />
            <bitfield mask="0x00000020" name="CNPUD5" />
            <bitfield mask="0x00000040" name="CNPUD6" />
            <bitfield mask="0x00000080" name="CNPUD7" />
            <bitfield mask="0x00000200" name="CNPUD9" />
            <bitfield mask="0x00000400" name="CNPUD10" />
            <bitfield mask="0x00000800" name="CNPUD11" />
            <bitfield mask="0x00001000" name="CNPUD12" />
            <bitfield mask="0x00002000" name="CNPUD13" />
            <bitfield mask="0x00004000" name="CNPUD14" />
            <bitfield mask="0x00008000" name="CNPUD15" />
         </register>
         <register caption="" name="CNPUE" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUE0" />
            <bitfield mask="0x00000002" name="CNPUE1" />
            <bitfield mask="0x00000004" name="CNPUE2" />
            <bitfield mask="0x00000008" name="CNPUE3" />
            <bitfield mask="0x00000010" name="CNPUE4" />
            <bitfield mask="0x00000020" name="CNPUE5" />
            <bitfield mask="0x00000040" name="CNPUE6" />
            <bitfield mask="0x00000080" name="CNPUE7" />
            <bitfield mask="0x00000100" name="CNPUE8" />
            <bitfield mask="0x00000200" name="CNPUE9" />
         </register>
         <register caption="" name="CNPUF" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUF0" />
            <bitfield mask="0x00000002" name="CNPUF1" />
            <bitfield mask="0x00000004" name="CNPUF2" />
            <bitfield mask="0x00000008" name="CNPUF3" />
            <bitfield mask="0x00000010" name="CNPUF4" />
            <bitfield mask="0x00000020" name="CNPUF5" />
            <bitfield mask="0x00000100" name="CNPUF8" />
            <bitfield mask="0x00001000" name="CNPUF12" />
            <bitfield mask="0x00002000" name="CNPUF13" />
         </register>
         <register caption="" name="CNPUG" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUG0" />
            <bitfield mask="0x00000002" name="CNPUG1" />
            <bitfield mask="0x00000040" name="CNPUG6" />
            <bitfield mask="0x00000080" name="CNPUG7" />
            <bitfield mask="0x00000100" name="CNPUG8" />
            <bitfield mask="0x00000200" name="CNPUG9" />
            <bitfield mask="0x00001000" name="CNPUG12" />
            <bitfield mask="0x00002000" name="CNPUG13" />
            <bitfield mask="0x00004000" name="CNPUG14" />
            <bitfield mask="0x00008000" name="CNPUG15" />
         </register>
         <register caption="" name="CNPUH" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUH0" />
            <bitfield mask="0x00000002" name="CNPUH1" />
            <bitfield mask="0x00000004" name="CNPUH2" />
            <bitfield mask="0x00000008" name="CNPUH3" />
            <bitfield mask="0x00000010" name="CNPUH4" />
            <bitfield mask="0x00000020" name="CNPUH5" />
            <bitfield mask="0x00000040" name="CNPUH6" />
            <bitfield mask="0x00000080" name="CNPUH7" />
            <bitfield mask="0x00000100" name="CNPUH8" />
            <bitfield mask="0x00000200" name="CNPUH9" />
            <bitfield mask="0x00000400" name="CNPUH10" />
            <bitfield mask="0x00000800" name="CNPUH11" />
            <bitfield mask="0x00001000" name="CNPUH12" />
            <bitfield mask="0x00002000" name="CNPUH13" />
            <bitfield mask="0x00004000" name="CNPUH14" />
            <bitfield mask="0x00008000" name="CNPUH15" />
         </register>
         <register caption="" name="CNPUJ" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUJ0" />
            <bitfield mask="0x00000002" name="CNPUJ1" />
            <bitfield mask="0x00000004" name="CNPUJ2" />
            <bitfield mask="0x00000008" name="CNPUJ3" />
            <bitfield mask="0x00000010" name="CNPUJ4" />
            <bitfield mask="0x00000020" name="CNPUJ5" />
            <bitfield mask="0x00000040" name="CNPUJ6" />
            <bitfield mask="0x00000080" name="CNPUJ7" />
            <bitfield mask="0x00000100" name="CNPUJ8" />
            <bitfield mask="0x00000200" name="CNPUJ9" />
            <bitfield mask="0x00000400" name="CNPUJ10" />
            <bitfield mask="0x00000800" name="CNPUJ11" />
            <bitfield mask="0x00001000" name="CNPUJ12" />
            <bitfield mask="0x00002000" name="CNPUJ13" />
            <bitfield mask="0x00004000" name="CNPUJ14" />
            <bitfield mask="0x00008000" name="CNPUJ15" />
         </register>
         <register caption="" name="CNPUK" offset="0x950" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUK0" />
            <bitfield mask="0x00000002" name="CNPUK1" />
            <bitfield mask="0x00000004" name="CNPUK2" />
            <bitfield mask="0x00000008" name="CNPUK3" />
            <bitfield mask="0x00000010" name="CNPUK4" />
            <bitfield mask="0x00000020" name="CNPUK5" />
            <bitfield mask="0x00000040" name="CNPUK6" />
            <bitfield mask="0x00000080" name="CNPUK7" />
         </register>
         <register caption="" name="CNPDA" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDA0" />
            <bitfield mask="0x00000002" name="CNPDA1" />
            <bitfield mask="0x00000004" name="CNPDA2" />
            <bitfield mask="0x00000008" name="CNPDA3" />
            <bitfield mask="0x00000010" name="CNPDA4" />
            <bitfield mask="0x00000020" name="CNPDA5" />
            <bitfield mask="0x00000040" name="CNPDA6" />
            <bitfield mask="0x00000080" name="CNPDA7" />
            <bitfield mask="0x00000200" name="CNPDA9" />
            <bitfield mask="0x00000400" name="CNPDA10" />
            <bitfield mask="0x00004000" name="CNPDA14" />
            <bitfield mask="0x00008000" name="CNPDA15" />
         </register>
         <register caption="" name="CNPDB" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDB0" />
            <bitfield mask="0x00000002" name="CNPDB1" />
            <bitfield mask="0x00000004" name="CNPDB2" />
            <bitfield mask="0x00000008" name="CNPDB3" />
            <bitfield mask="0x00000010" name="CNPDB4" />
            <bitfield mask="0x00000020" name="CNPDB5" />
            <bitfield mask="0x00000040" name="CNPDB6" />
            <bitfield mask="0x00000080" name="CNPDB7" />
            <bitfield mask="0x00000100" name="CNPDB8" />
            <bitfield mask="0x00000200" name="CNPDB9" />
            <bitfield mask="0x00000400" name="CNPDB10" />
            <bitfield mask="0x00000800" name="CNPDB11" />
            <bitfield mask="0x00001000" name="CNPDB12" />
            <bitfield mask="0x00002000" name="CNPDB13" />
            <bitfield mask="0x00004000" name="CNPDB14" />
            <bitfield mask="0x00008000" name="CNPDB15" />
         </register>
         <register caption="" name="CNPDC" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNPDC1" />
            <bitfield mask="0x00000004" name="CNPDC2" />
            <bitfield mask="0x00000008" name="CNPDC3" />
            <bitfield mask="0x00000010" name="CNPDC4" />
            <bitfield mask="0x00001000" name="CNPDC12" />
            <bitfield mask="0x00002000" name="CNPDC13" />
            <bitfield mask="0x00004000" name="CNPDC14" />
            <bitfield mask="0x00008000" name="CNPDC15" />
         </register>
         <register caption="" name="CNPDD" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDD0" />
            <bitfield mask="0x00000002" name="CNPDD1" />
            <bitfield mask="0x00000004" name="CNPDD2" />
            <bitfield mask="0x00000008" name="CNPDD3" />
            <bitfield mask="0x00000010" name="CNPDD4" />
            <bitfield mask="0x00000020" name="CNPDD5" />
            <bitfield mask="0x00000040" name="CNPDD6" />
            <bitfield mask="0x00000080" name="CNPDD7" />
            <bitfield mask="0x00000200" name="CNPDD9" />
            <bitfield mask="0x00000400" name="CNPDD10" />
            <bitfield mask="0x00000800" name="CNPDD11" />
            <bitfield mask="0x00001000" name="CNPDD12" />
            <bitfield mask="0x00002000" name="CNPDD13" />
            <bitfield mask="0x00004000" name="CNPDD14" />
            <bitfield mask="0x00008000" name="CNPDD15" />
         </register>
         <register caption="" name="CNPDE" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDE0" />
            <bitfield mask="0x00000002" name="CNPDE1" />
            <bitfield mask="0x00000004" name="CNPDE2" />
            <bitfield mask="0x00000008" name="CNPDE3" />
            <bitfield mask="0x00000010" name="CNPDE4" />
            <bitfield mask="0x00000020" name="CNPDE5" />
            <bitfield mask="0x00000040" name="CNPDE6" />
            <bitfield mask="0x00000080" name="CNPDE7" />
            <bitfield mask="0x00000100" name="CNPDE8" />
            <bitfield mask="0x00000200" name="CNPDE9" />
         </register>
         <register caption="" name="CNPDF" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDF0" />
            <bitfield mask="0x00000002" name="CNPDF1" />
            <bitfield mask="0x00000004" name="CNPDF2" />
            <bitfield mask="0x00000008" name="CNPDF3" />
            <bitfield mask="0x00000010" name="CNPDF4" />
            <bitfield mask="0x00000020" name="CNPDF5" />
            <bitfield mask="0x00000100" name="CNPDF8" />
            <bitfield mask="0x00001000" name="CNPDF12" />
            <bitfield mask="0x00002000" name="CNPDF13" />
         </register>
         <register caption="" name="CNPDG" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDG0" />
            <bitfield mask="0x00000002" name="CNPDG1" />
            <bitfield mask="0x00000040" name="CNPDG6" />
            <bitfield mask="0x00000080" name="CNPDG7" />
            <bitfield mask="0x00000100" name="CNPDG8" />
            <bitfield mask="0x00000200" name="CNPDG9" />
            <bitfield mask="0x00001000" name="CNPDG12" />
            <bitfield mask="0x00002000" name="CNPDG13" />
            <bitfield mask="0x00004000" name="CNPDG14" />
            <bitfield mask="0x00008000" name="CNPDG15" />
         </register>
         <register caption="" name="CNPDH" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDH0" />
            <bitfield mask="0x00000002" name="CNPDH1" />
            <bitfield mask="0x00000004" name="CNPDH2" />
            <bitfield mask="0x00000008" name="CNPDH3" />
            <bitfield mask="0x00000010" name="CNPDH4" />
            <bitfield mask="0x00000020" name="CNPDH5" />
            <bitfield mask="0x00000040" name="CNPDH6" />
            <bitfield mask="0x00000080" name="CNPDH7" />
            <bitfield mask="0x00000100" name="CNPDH8" />
            <bitfield mask="0x00000200" name="CNPDH9" />
            <bitfield mask="0x00000400" name="CNPDH10" />
            <bitfield mask="0x00000800" name="CNPDH11" />
            <bitfield mask="0x00001000" name="CNPDH12" />
            <bitfield mask="0x00002000" name="CNPDH13" />
            <bitfield mask="0x00004000" name="CNPDH14" />
            <bitfield mask="0x00008000" name="CNPDH15" />
         </register>
         <register caption="" name="CNPDJ" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDJ0" />
            <bitfield mask="0x00000002" name="CNPDJ1" />
            <bitfield mask="0x00000004" name="CNPDJ2" />
            <bitfield mask="0x00000008" name="CNPDJ3" />
            <bitfield mask="0x00000010" name="CNPDJ4" />
            <bitfield mask="0x00000020" name="CNPDJ5" />
            <bitfield mask="0x00000040" name="CNPDJ6" />
            <bitfield mask="0x00000080" name="CNPDJ7" />
            <bitfield mask="0x00000100" name="CNPDJ8" />
            <bitfield mask="0x00000200" name="CNPDJ9" />
            <bitfield mask="0x00000400" name="CNPDJ10" />
            <bitfield mask="0x00000800" name="CNPDJ11" />
            <bitfield mask="0x00001000" name="CNPDJ12" />
            <bitfield mask="0x00002000" name="CNPDJ13" />
            <bitfield mask="0x00004000" name="CNPDJ14" />
            <bitfield mask="0x00008000" name="CNPDJ15" />
         </register>
         <register caption="" name="CNPDK" offset="0x960" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDK0" />
            <bitfield mask="0x00000002" name="CNPDK1" />
            <bitfield mask="0x00000004" name="CNPDK2" />
            <bitfield mask="0x00000008" name="CNPDK3" />
            <bitfield mask="0x00000010" name="CNPDK4" />
            <bitfield mask="0x00000020" name="CNPDK5" />
            <bitfield mask="0x00000040" name="CNPDK6" />
            <bitfield mask="0x00000080" name="CNPDK7" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONA" offset="0x70" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONA__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONA__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONB" offset="0x170" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONB__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONB__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONC" offset="0x270" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONC__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONC__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCOND" offset="0x370" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCOND__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCOND__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONE" offset="0x470" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONE__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONE__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONF" offset="0x570" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONF__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONF__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONG" offset="0x670" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONG__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONG__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONH" offset="0x770" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONH__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONH__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONJ" offset="0x870" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONJ__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONJ__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONK" offset="0x970" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONK__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONK__ON" />
         </register>
         <register caption="" name="CNENA" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEA0" />
            <bitfield mask="0x00000002" name="CNIEA1" />
            <bitfield mask="0x00000004" name="CNIEA2" />
            <bitfield mask="0x00000008" name="CNIEA3" />
            <bitfield mask="0x00000010" name="CNIEA4" />
            <bitfield mask="0x00000020" name="CNIEA5" />
            <bitfield mask="0x00000040" name="CNIEA6" />
            <bitfield mask="0x00000080" name="CNIEA7" />
            <bitfield mask="0x00000200" name="CNIEA9" />
            <bitfield mask="0x00000400" name="CNIEA10" />
            <bitfield mask="0x00004000" name="CNIEA14" />
            <bitfield mask="0x00008000" name="CNIEA15" />
         </register>
         <register caption="" name="CNENB" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEB0" />
            <bitfield mask="0x00000002" name="CNIEB1" />
            <bitfield mask="0x00000004" name="CNIEB2" />
            <bitfield mask="0x00000008" name="CNIEB3" />
            <bitfield mask="0x00000010" name="CNIEB4" />
            <bitfield mask="0x00000020" name="CNIEB5" />
            <bitfield mask="0x00000040" name="CNIEB6" />
            <bitfield mask="0x00000080" name="CNIEB7" />
            <bitfield mask="0x00000100" name="CNIEB8" />
            <bitfield mask="0x00000200" name="CNIEB9" />
            <bitfield mask="0x00000400" name="CNIEB10" />
            <bitfield mask="0x00000800" name="CNIEB11" />
            <bitfield mask="0x00001000" name="CNIEB12" />
            <bitfield mask="0x00002000" name="CNIEB13" />
            <bitfield mask="0x00004000" name="CNIEB14" />
            <bitfield mask="0x00008000" name="CNIEB15" />
         </register>
         <register caption="" name="CNENC" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNIEC1" />
            <bitfield mask="0x00000004" name="CNIEC2" />
            <bitfield mask="0x00000008" name="CNIEC3" />
            <bitfield mask="0x00000010" name="CNIEC4" />
            <bitfield mask="0x00001000" name="CNIEC12" />
            <bitfield mask="0x00002000" name="CNIEC13" />
            <bitfield mask="0x00004000" name="CNIEC14" />
            <bitfield mask="0x00008000" name="CNIEC15" />
         </register>
         <register caption="" name="CNEND" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIED0" />
            <bitfield mask="0x00000002" name="CNIED1" />
            <bitfield mask="0x00000004" name="CNIED2" />
            <bitfield mask="0x00000008" name="CNIED3" />
            <bitfield mask="0x00000010" name="CNIED4" />
            <bitfield mask="0x00000020" name="CNIED5" />
            <bitfield mask="0x00000040" name="CNIED6" />
            <bitfield mask="0x00000080" name="CNIED7" />
            <bitfield mask="0x00000200" name="CNIED9" />
            <bitfield mask="0x00000400" name="CNIED10" />
            <bitfield mask="0x00000800" name="CNIED11" />
            <bitfield mask="0x00001000" name="CNIED12" />
            <bitfield mask="0x00002000" name="CNIED13" />
            <bitfield mask="0x00004000" name="CNIED14" />
            <bitfield mask="0x00008000" name="CNIED15" />
         </register>
         <register caption="" name="CNENE" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEE0" />
            <bitfield mask="0x00000002" name="CNIEE1" />
            <bitfield mask="0x00000004" name="CNIEE2" />
            <bitfield mask="0x00000008" name="CNIEE3" />
            <bitfield mask="0x00000010" name="CNIEE4" />
            <bitfield mask="0x00000020" name="CNIEE5" />
            <bitfield mask="0x00000040" name="CNIEE6" />
            <bitfield mask="0x00000080" name="CNIEE7" />
            <bitfield mask="0x00000100" name="CNIEE8" />
            <bitfield mask="0x00000200" name="CNIEE9" />
         </register>
         <register caption="" name="CNENF" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEF0" />
            <bitfield mask="0x00000002" name="CNIEF1" />
            <bitfield mask="0x00000004" name="CNIEF2" />
            <bitfield mask="0x00000008" name="CNIEF3" />
            <bitfield mask="0x00000010" name="CNIEF4" />
            <bitfield mask="0x00000020" name="CNIEF5" />
            <bitfield mask="0x00000100" name="CNIEF8" />
            <bitfield mask="0x00001000" name="CNIEF12" />
            <bitfield mask="0x00002000" name="CNIEF13" />
         </register>
         <register caption="" name="CNENG" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEG0" />
            <bitfield mask="0x00000002" name="CNIEG1" />
            <bitfield mask="0x00000040" name="CNIEG6" />
            <bitfield mask="0x00000080" name="CNIEG7" />
            <bitfield mask="0x00000100" name="CNIEG8" />
            <bitfield mask="0x00000200" name="CNIEG9" />
            <bitfield mask="0x00001000" name="CNIEG12" />
            <bitfield mask="0x00002000" name="CNIEG13" />
            <bitfield mask="0x00004000" name="CNIEG14" />
            <bitfield mask="0x00008000" name="CNIEG15" />
         </register>
         <register caption="" name="CNENH" offset="0x780" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEH0" />
            <bitfield mask="0x00000002" name="CNIEH1" />
            <bitfield mask="0x00000004" name="CNIEH2" />
            <bitfield mask="0x00000008" name="CNIEH3" />
            <bitfield mask="0x00000010" name="CNIEH4" />
            <bitfield mask="0x00000020" name="CNIEH5" />
            <bitfield mask="0x00000040" name="CNIEH6" />
            <bitfield mask="0x00000080" name="CNIEH7" />
            <bitfield mask="0x00000100" name="CNIEH8" />
            <bitfield mask="0x00000200" name="CNIEH9" />
            <bitfield mask="0x00000400" name="CNIEH10" />
            <bitfield mask="0x00000800" name="CNIEH11" />
            <bitfield mask="0x00001000" name="CNIEH12" />
            <bitfield mask="0x00002000" name="CNIEH13" />
            <bitfield mask="0x00004000" name="CNIEH14" />
            <bitfield mask="0x00008000" name="CNIEH15" />
         </register>
         <register caption="" name="CNENJ" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEJ0" />
            <bitfield mask="0x00000002" name="CNIEJ1" />
            <bitfield mask="0x00000004" name="CNIEJ2" />
            <bitfield mask="0x00000008" name="CNIEJ3" />
            <bitfield mask="0x00000010" name="CNIEJ4" />
            <bitfield mask="0x00000020" name="CNIEJ5" />
            <bitfield mask="0x00000040" name="CNIEJ6" />
            <bitfield mask="0x00000080" name="CNIEJ7" />
            <bitfield mask="0x00000100" name="CNIEJ8" />
            <bitfield mask="0x00000200" name="CNIEJ9" />
            <bitfield mask="0x00000400" name="CNIEJ10" />
            <bitfield mask="0x00000800" name="CNIEJ11" />
            <bitfield mask="0x00001000" name="CNIEJ12" />
            <bitfield mask="0x00002000" name="CNIEJ13" />
            <bitfield mask="0x00004000" name="CNIEJ14" />
            <bitfield mask="0x00008000" name="CNIEJ15" />
         </register>
         <register caption="" name="CNENK" offset="0x980" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNIEK0" />
            <bitfield mask="0x00000002" name="CNIEK1" />
            <bitfield mask="0x00000004" name="CNIEK2" />
            <bitfield mask="0x00000008" name="CNIEK3" />
            <bitfield mask="0x00000010" name="CNIEK4" />
            <bitfield mask="0x00000020" name="CNIEK5" />
            <bitfield mask="0x00000040" name="CNIEK6" />
            <bitfield mask="0x00000080" name="CNIEK7" />
         </register>
         <register caption="" name="CNSTATA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATA0" />
            <bitfield mask="0x00000002" name="CNSTATA1" />
            <bitfield mask="0x00000004" name="CNSTATA2" />
            <bitfield mask="0x00000008" name="CNSTATA3" />
            <bitfield mask="0x00000010" name="CNSTATA4" />
            <bitfield mask="0x00000020" name="CNSTATA5" />
            <bitfield mask="0x00000040" name="CNSTATA6" />
            <bitfield mask="0x00000080" name="CNSTATA7" />
            <bitfield mask="0x00000200" name="CNSTATA9" />
            <bitfield mask="0x00000400" name="CNSTATA10" />
            <bitfield mask="0x00004000" name="CNSTATA14" />
            <bitfield mask="0x00008000" name="CNSTATA15" />
         </register>
         <register caption="" name="CNSTATB" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATB0" />
            <bitfield mask="0x00000002" name="CNSTATB1" />
            <bitfield mask="0x00000004" name="CNSTATB2" />
            <bitfield mask="0x00000008" name="CNSTATB3" />
            <bitfield mask="0x00000010" name="CNSTATB4" />
            <bitfield mask="0x00000020" name="CNSTATB5" />
            <bitfield mask="0x00000040" name="CNSTATB6" />
            <bitfield mask="0x00000080" name="CNSTATB7" />
            <bitfield mask="0x00000100" name="CNSTATB8" />
            <bitfield mask="0x00000200" name="CNSTATB9" />
            <bitfield mask="0x00000400" name="CNSTATB10" />
            <bitfield mask="0x00000800" name="CNSTATB11" />
            <bitfield mask="0x00001000" name="CNSTATB12" />
            <bitfield mask="0x00002000" name="CNSTATB13" />
            <bitfield mask="0x00004000" name="CNSTATB14" />
            <bitfield mask="0x00008000" name="CNSTATB15" />
         </register>
         <register caption="" name="CNSTATC" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNSTATC1" />
            <bitfield mask="0x00000004" name="CNSTATC2" />
            <bitfield mask="0x00000008" name="CNSTATC3" />
            <bitfield mask="0x00000010" name="CNSTATC4" />
            <bitfield mask="0x00001000" name="CNSTATC12" />
            <bitfield mask="0x00002000" name="CNSTATC13" />
            <bitfield mask="0x00004000" name="CNSTATC14" />
            <bitfield mask="0x00008000" name="CNSTATC15" />
         </register>
         <register caption="" name="CNSTATD" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATD0" />
            <bitfield mask="0x00000002" name="CNSTATD1" />
            <bitfield mask="0x00000004" name="CNSTATD2" />
            <bitfield mask="0x00000008" name="CNSTATD3" />
            <bitfield mask="0x00000010" name="CNSTATD4" />
            <bitfield mask="0x00000020" name="CNSTATD5" />
            <bitfield mask="0x00000040" name="CNSTATD6" />
            <bitfield mask="0x00000080" name="CNSTATD7" />
            <bitfield mask="0x00000200" name="CNSTATD9" />
            <bitfield mask="0x00000400" name="CNSTATD10" />
            <bitfield mask="0x00000800" name="CNSTATD11" />
            <bitfield mask="0x00001000" name="CNSTATD12" />
            <bitfield mask="0x00002000" name="CNSTATD13" />
            <bitfield mask="0x00004000" name="CNSTATD14" />
            <bitfield mask="0x00008000" name="CNSTATD15" />
         </register>
         <register caption="" name="CNSTATE" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATE0" />
            <bitfield mask="0x00000002" name="CNSTATE1" />
            <bitfield mask="0x00000004" name="CNSTATE2" />
            <bitfield mask="0x00000008" name="CNSTATE3" />
            <bitfield mask="0x00000010" name="CNSTATE4" />
            <bitfield mask="0x00000020" name="CNSTATE5" />
            <bitfield mask="0x00000040" name="CNSTATE6" />
            <bitfield mask="0x00000080" name="CNSTATE7" />
            <bitfield mask="0x00000100" name="CNSTATE8" />
            <bitfield mask="0x00000200" name="CNSTATE9" />
         </register>
         <register caption="" name="CNSTATF" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATF0" />
            <bitfield mask="0x00000002" name="CNSTATF1" />
            <bitfield mask="0x00000004" name="CNSTATF2" />
            <bitfield mask="0x00000008" name="CNSTATF3" />
            <bitfield mask="0x00000010" name="CNSTATF4" />
            <bitfield mask="0x00000020" name="CNSTATF5" />
            <bitfield mask="0x00000100" name="CNSTATF8" />
            <bitfield mask="0x00001000" name="CNSTATF12" />
            <bitfield mask="0x00002000" name="CNSTATF13" />
         </register>
         <register caption="" name="CNSTATG" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATG0" />
            <bitfield mask="0x00000002" name="CNSTATG1" />
            <bitfield mask="0x00000040" name="CNSTATG6" />
            <bitfield mask="0x00000080" name="CNSTATG7" />
            <bitfield mask="0x00000100" name="CNSTATG8" />
            <bitfield mask="0x00000200" name="CNSTATG9" />
            <bitfield mask="0x00001000" name="CNSTATG12" />
            <bitfield mask="0x00002000" name="CNSTATG13" />
            <bitfield mask="0x00004000" name="CNSTATG14" />
            <bitfield mask="0x00008000" name="CNSTATG15" />
         </register>
         <register caption="" name="CNSTATH" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATH0" />
            <bitfield mask="0x00000002" name="CNSTATH1" />
            <bitfield mask="0x00000004" name="CNSTATH2" />
            <bitfield mask="0x00000008" name="CNSTATH3" />
            <bitfield mask="0x00000010" name="CNSTATH4" />
            <bitfield mask="0x00000020" name="CNSTATH5" />
            <bitfield mask="0x00000040" name="CNSTATH6" />
            <bitfield mask="0x00000080" name="CNSTATH7" />
            <bitfield mask="0x00000100" name="CNSTATH8" />
            <bitfield mask="0x00000200" name="CNSTATH9" />
            <bitfield mask="0x00000400" name="CNSTATH10" />
            <bitfield mask="0x00000800" name="CNSTATH11" />
            <bitfield mask="0x00001000" name="CNSTATH12" />
            <bitfield mask="0x00002000" name="CNSTATH13" />
            <bitfield mask="0x00004000" name="CNSTATH14" />
            <bitfield mask="0x00008000" name="CNSTATH15" />
         </register>
         <register caption="" name="CNSTATJ" offset="0x890" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATJ0" />
            <bitfield mask="0x00000002" name="CNSTATJ1" />
            <bitfield mask="0x00000004" name="CNSTATJ2" />
            <bitfield mask="0x00000008" name="CNSTATJ3" />
            <bitfield mask="0x00000010" name="CNSTATJ4" />
            <bitfield mask="0x00000020" name="CNSTATJ5" />
            <bitfield mask="0x00000040" name="CNSTATJ6" />
            <bitfield mask="0x00000080" name="CNSTATJ7" />
            <bitfield mask="0x00000100" name="CNSTATJ8" />
            <bitfield mask="0x00000200" name="CNSTATJ9" />
            <bitfield mask="0x00000400" name="CNSTATJ10" />
            <bitfield mask="0x00000800" name="CNSTATJ11" />
            <bitfield mask="0x00001000" name="CNSTATJ12" />
            <bitfield mask="0x00002000" name="CNSTATJ13" />
            <bitfield mask="0x00004000" name="CNSTATJ14" />
            <bitfield mask="0x00008000" name="CNSTATJ15" />
         </register>
         <register caption="" name="CNSTATK" offset="0x990" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATK0" />
            <bitfield mask="0x00000002" name="CNSTATK1" />
            <bitfield mask="0x00000004" name="CNSTATK2" />
            <bitfield mask="0x00000008" name="CNSTATK3" />
            <bitfield mask="0x00000010" name="CNSTATK4" />
            <bitfield mask="0x00000020" name="CNSTATK5" />
            <bitfield mask="0x00000040" name="CNSTATK6" />
            <bitfield mask="0x00000080" name="CNSTATK7" />
         </register>
         <register caption="" name="CNNEA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEA0" />
            <bitfield mask="0x00000002" name="CNNEA1" />
            <bitfield mask="0x00000004" name="CNNEA2" />
            <bitfield mask="0x00000008" name="CNNEA3" />
            <bitfield mask="0x00000010" name="CNNEA4" />
            <bitfield mask="0x00000020" name="CNNEA5" />
            <bitfield mask="0x00000040" name="CNNEA6" />
            <bitfield mask="0x00000080" name="CNNEA7" />
            <bitfield mask="0x00000200" name="CNNEA9" />
            <bitfield mask="0x00000400" name="CNNEA10" />
            <bitfield mask="0x00004000" name="CNNEA14" />
            <bitfield mask="0x00008000" name="CNNEA15" />
         </register>
         <register caption="" name="CNNEB" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEB0" />
            <bitfield mask="0x00000002" name="CNNEB1" />
            <bitfield mask="0x00000004" name="CNNEB2" />
            <bitfield mask="0x00000008" name="CNNEB3" />
            <bitfield mask="0x00000010" name="CNNEB4" />
            <bitfield mask="0x00000020" name="CNNEB5" />
            <bitfield mask="0x00000040" name="CNNEB6" />
            <bitfield mask="0x00000080" name="CNNEB7" />
            <bitfield mask="0x00000100" name="CNNEB8" />
            <bitfield mask="0x00000200" name="CNNEB9" />
            <bitfield mask="0x00000400" name="CNNEB10" />
            <bitfield mask="0x00000800" name="CNNEB11" />
            <bitfield mask="0x00001000" name="CNNEB12" />
            <bitfield mask="0x00002000" name="CNNEB13" />
            <bitfield mask="0x00004000" name="CNNEB14" />
            <bitfield mask="0x00008000" name="CNNEB15" />
         </register>
         <register caption="" name="CNNEC" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNNEC1" />
            <bitfield mask="0x00000004" name="CNNEC2" />
            <bitfield mask="0x00000008" name="CNNEC3" />
            <bitfield mask="0x00000010" name="CNNEC4" />
            <bitfield mask="0x00001000" name="CNNEC12" />
            <bitfield mask="0x00002000" name="CNNEC13" />
            <bitfield mask="0x00004000" name="CNNEC14" />
            <bitfield mask="0x00008000" name="CNNEC15" />
         </register>
         <register caption="" name="CNNED" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNED0" />
            <bitfield mask="0x00000002" name="CNNED1" />
            <bitfield mask="0x00000004" name="CNNED2" />
            <bitfield mask="0x00000008" name="CNNED3" />
            <bitfield mask="0x00000010" name="CNNED4" />
            <bitfield mask="0x00000020" name="CNNED5" />
            <bitfield mask="0x00000040" name="CNNED6" />
            <bitfield mask="0x00000080" name="CNNED7" />
            <bitfield mask="0x00000200" name="CNNED9" />
            <bitfield mask="0x00000400" name="CNNED10" />
            <bitfield mask="0x00000800" name="CNNED11" />
            <bitfield mask="0x00001000" name="CNNED12" />
            <bitfield mask="0x00002000" name="CNNED13" />
            <bitfield mask="0x00004000" name="CNNED14" />
            <bitfield mask="0x00008000" name="CNNED15" />
         </register>
         <register caption="" name="CNNEE" offset="0x4a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEE0" />
            <bitfield mask="0x00000002" name="CNNEE1" />
            <bitfield mask="0x00000004" name="CNNEE2" />
            <bitfield mask="0x00000008" name="CNNEE3" />
            <bitfield mask="0x00000010" name="CNNEE4" />
            <bitfield mask="0x00000020" name="CNNEE5" />
            <bitfield mask="0x00000040" name="CNNEE6" />
            <bitfield mask="0x00000080" name="CNNEE7" />
            <bitfield mask="0x00000100" name="CNNEE8" />
            <bitfield mask="0x00000200" name="CNNEE9" />
         </register>
         <register caption="" name="CNNEF" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEF0" />
            <bitfield mask="0x00000002" name="CNNEF1" />
            <bitfield mask="0x00000004" name="CNNEF2" />
            <bitfield mask="0x00000008" name="CNNEF3" />
            <bitfield mask="0x00000010" name="CNNEF4" />
            <bitfield mask="0x00000020" name="CNNEF5" />
            <bitfield mask="0x00000100" name="CNNEF8" />
            <bitfield mask="0x00001000" name="CNNEF12" />
            <bitfield mask="0x00002000" name="CNNEF13" />
         </register>
         <register caption="" name="CNNEG" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEG0" />
            <bitfield mask="0x00000002" name="CNNEG1" />
            <bitfield mask="0x00000040" name="CNNEG6" />
            <bitfield mask="0x00000080" name="CNNEG7" />
            <bitfield mask="0x00000100" name="CNNEG8" />
            <bitfield mask="0x00000200" name="CNNEG9" />
            <bitfield mask="0x00001000" name="CNNEG12" />
            <bitfield mask="0x00002000" name="CNNEG13" />
            <bitfield mask="0x00004000" name="CNNEG14" />
            <bitfield mask="0x00008000" name="CNNEG15" />
         </register>
         <register caption="" name="CNNEH" offset="0x7a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEH0" />
            <bitfield mask="0x00000002" name="CNNEH1" />
            <bitfield mask="0x00000004" name="CNNEH2" />
            <bitfield mask="0x00000008" name="CNNEH3" />
            <bitfield mask="0x00000010" name="CNNEH4" />
            <bitfield mask="0x00000020" name="CNNEH5" />
            <bitfield mask="0x00000040" name="CNNEH6" />
            <bitfield mask="0x00000080" name="CNNEH7" />
            <bitfield mask="0x00000100" name="CNNEH8" />
            <bitfield mask="0x00000200" name="CNNEH9" />
            <bitfield mask="0x00000400" name="CNNEH10" />
            <bitfield mask="0x00000800" name="CNNEH11" />
            <bitfield mask="0x00001000" name="CNNEH12" />
            <bitfield mask="0x00002000" name="CNNEH13" />
            <bitfield mask="0x00004000" name="CNNEH14" />
            <bitfield mask="0x00008000" name="CNNEH15" />
         </register>
         <register caption="" name="CNNEJ" offset="0x8a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEJ0" />
            <bitfield mask="0x00000002" name="CNNEJ1" />
            <bitfield mask="0x00000004" name="CNNEJ2" />
            <bitfield mask="0x00000008" name="CNNEJ3" />
            <bitfield mask="0x00000010" name="CNNEJ4" />
            <bitfield mask="0x00000020" name="CNNEJ5" />
            <bitfield mask="0x00000040" name="CNNEJ6" />
            <bitfield mask="0x00000080" name="CNNEJ7" />
            <bitfield mask="0x00000100" name="CNNEJ8" />
            <bitfield mask="0x00000200" name="CNNEJ9" />
            <bitfield mask="0x00000400" name="CNNEJ10" />
            <bitfield mask="0x00000800" name="CNNEJ11" />
            <bitfield mask="0x00001000" name="CNNEJ12" />
            <bitfield mask="0x00002000" name="CNNEJ13" />
            <bitfield mask="0x00004000" name="CNNEJ14" />
            <bitfield mask="0x00008000" name="CNNEJ15" />
         </register>
         <register caption="" name="CNNEK" offset="0x9a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEK0" />
            <bitfield mask="0x00000002" name="CNNEK1" />
            <bitfield mask="0x00000004" name="CNNEK2" />
            <bitfield mask="0x00000008" name="CNNEK3" />
            <bitfield mask="0x00000010" name="CNNEK4" />
            <bitfield mask="0x00000020" name="CNNEK5" />
            <bitfield mask="0x00000040" name="CNNEK6" />
            <bitfield mask="0x00000080" name="CNNEK7" />
         </register>
         <register caption="" name="CNFA" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFA0" />
            <bitfield mask="0x00000002" name="CNFA1" />
            <bitfield mask="0x00000004" name="CNFA2" />
            <bitfield mask="0x00000008" name="CNFA3" />
            <bitfield mask="0x00000010" name="CNFA4" />
            <bitfield mask="0x00000020" name="CNFA5" />
            <bitfield mask="0x00000040" name="CNFA6" />
            <bitfield mask="0x00000080" name="CNFA7" />
            <bitfield mask="0x00000200" name="CNFA9" />
            <bitfield mask="0x00000400" name="CNFA10" />
            <bitfield mask="0x00004000" name="CNFA14" />
            <bitfield mask="0x00008000" name="CNFA15" />
         </register>
         <register caption="" name="CNFB" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFB0" />
            <bitfield mask="0x00000002" name="CNFB1" />
            <bitfield mask="0x00000004" name="CNFB2" />
            <bitfield mask="0x00000008" name="CNFB3" />
            <bitfield mask="0x00000010" name="CNFB4" />
            <bitfield mask="0x00000020" name="CNFB5" />
            <bitfield mask="0x00000040" name="CNFB6" />
            <bitfield mask="0x00000080" name="CNFB7" />
            <bitfield mask="0x00000100" name="CNFB8" />
            <bitfield mask="0x00000200" name="CNFB9" />
            <bitfield mask="0x00000400" name="CNFB10" />
            <bitfield mask="0x00000800" name="CNFB11" />
            <bitfield mask="0x00001000" name="CNFB12" />
            <bitfield mask="0x00002000" name="CNFB13" />
            <bitfield mask="0x00004000" name="CNFB14" />
            <bitfield mask="0x00008000" name="CNFB15" />
         </register>
         <register caption="" name="CNFC" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x00000002" name="CNFC1" />
            <bitfield mask="0x00000004" name="CNFC2" />
            <bitfield mask="0x00000008" name="CNFC3" />
            <bitfield mask="0x00000010" name="CNFC4" />
            <bitfield mask="0x00001000" name="CNFC12" />
            <bitfield mask="0x00002000" name="CNFC13" />
            <bitfield mask="0x00004000" name="CNFC14" />
            <bitfield mask="0x00008000" name="CNFC15" />
         </register>
         <register caption="" name="CNFD" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFD0" />
            <bitfield mask="0x00000002" name="CNFD1" />
            <bitfield mask="0x00000004" name="CNFD2" />
            <bitfield mask="0x00000008" name="CNFD3" />
            <bitfield mask="0x00000010" name="CNFD4" />
            <bitfield mask="0x00000020" name="CNFD5" />
            <bitfield mask="0x00000040" name="CNFD6" />
            <bitfield mask="0x00000080" name="CNFD7" />
            <bitfield mask="0x00000200" name="CNFD9" />
            <bitfield mask="0x00000400" name="CNFD10" />
            <bitfield mask="0x00000800" name="CNFD11" />
            <bitfield mask="0x00001000" name="CNFD12" />
            <bitfield mask="0x00002000" name="CNFD13" />
            <bitfield mask="0x00004000" name="CNFD14" />
            <bitfield mask="0x00008000" name="CNFD15" />
         </register>
         <register caption="" name="CNFE" offset="0x4b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFE0" />
            <bitfield mask="0x00000002" name="CNFE1" />
            <bitfield mask="0x00000004" name="CNFE2" />
            <bitfield mask="0x00000008" name="CNFE3" />
            <bitfield mask="0x00000010" name="CNFE4" />
            <bitfield mask="0x00000020" name="CNFE5" />
            <bitfield mask="0x00000040" name="CNFE6" />
            <bitfield mask="0x00000080" name="CNFE7" />
            <bitfield mask="0x00000100" name="CNFE8" />
            <bitfield mask="0x00000200" name="CNFE9" />
         </register>
         <register caption="" name="CNFF" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFF0" />
            <bitfield mask="0x00000002" name="CNFF1" />
            <bitfield mask="0x00000004" name="CNFF2" />
            <bitfield mask="0x00000008" name="CNFF3" />
            <bitfield mask="0x00000010" name="CNFF4" />
            <bitfield mask="0x00000020" name="CNFF5" />
            <bitfield mask="0x00000100" name="CNFF8" />
            <bitfield mask="0x00001000" name="CNFF12" />
            <bitfield mask="0x00002000" name="CNFF13" />
         </register>
         <register caption="" name="CNFG" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFG0" />
            <bitfield mask="0x00000002" name="CNFG1" />
            <bitfield mask="0x00000040" name="CNFG6" />
            <bitfield mask="0x00000080" name="CNFG7" />
            <bitfield mask="0x00000100" name="CNFG8" />
            <bitfield mask="0x00000200" name="CNFG9" />
            <bitfield mask="0x00001000" name="CNFG12" />
            <bitfield mask="0x00002000" name="CNFG13" />
            <bitfield mask="0x00004000" name="CNFG14" />
            <bitfield mask="0x00008000" name="CNFG15" />
         </register>
         <register caption="" name="CNFH" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFH0" />
            <bitfield mask="0x00000002" name="CNFH1" />
            <bitfield mask="0x00000004" name="CNFH2" />
            <bitfield mask="0x00000008" name="CNFH3" />
            <bitfield mask="0x00000010" name="CNFH4" />
            <bitfield mask="0x00000020" name="CNFH5" />
            <bitfield mask="0x00000040" name="CNFH6" />
            <bitfield mask="0x00000080" name="CNFH7" />
            <bitfield mask="0x00000100" name="CNFH8" />
            <bitfield mask="0x00000200" name="CNFH9" />
            <bitfield mask="0x00000400" name="CNFH10" />
            <bitfield mask="0x00000800" name="CNFH11" />
            <bitfield mask="0x00001000" name="CNFH12" />
            <bitfield mask="0x00002000" name="CNFH13" />
            <bitfield mask="0x00004000" name="CNFH14" />
            <bitfield mask="0x00008000" name="CNFH15" />
         </register>
         <register caption="" name="CNFJ" offset="0x8b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFJ0" />
            <bitfield mask="0x00000002" name="CNFJ1" />
            <bitfield mask="0x00000004" name="CNFJ2" />
            <bitfield mask="0x00000008" name="CNFJ3" />
            <bitfield mask="0x00000010" name="CNFJ4" />
            <bitfield mask="0x00000020" name="CNFJ5" />
            <bitfield mask="0x00000040" name="CNFJ6" />
            <bitfield mask="0x00000080" name="CNFJ7" />
            <bitfield mask="0x00000100" name="CNFJ8" />
            <bitfield mask="0x00000200" name="CNFJ9" />
            <bitfield mask="0x00000400" name="CNFJ10" />
            <bitfield mask="0x00000800" name="CNFJ11" />
            <bitfield mask="0x00001000" name="CNFJ12" />
            <bitfield mask="0x00002000" name="CNFJ13" />
            <bitfield mask="0x00004000" name="CNFJ14" />
            <bitfield mask="0x00008000" name="CNFJ15" />
         </register>
         <register caption="" name="CNFK" offset="0x9b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFK0" />
            <bitfield mask="0x00000002" name="CNFK1" />
            <bitfield mask="0x00000004" name="CNFK2" />
            <bitfield mask="0x00000008" name="CNFK3" />
            <bitfield mask="0x00000010" name="CNFK4" />
            <bitfield mask="0x00000020" name="CNFK5" />
            <bitfield mask="0x00000040" name="CNFK6" />
            <bitfield mask="0x00000080" name="CNFK7" />
         </register>
         <register caption="" name="SRCON0A" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0A0" />
            <bitfield mask="0x00000002" name="SR0A1" />
            <bitfield mask="0x00000004" name="SR0A2" />
            <bitfield mask="0x00000008" name="SR0A3" />
            <bitfield mask="0x00000010" name="SR0A4" />
            <bitfield mask="0x00000020" name="SR0A5" />
            <bitfield mask="0x00000040" name="SR0A6" />
            <bitfield mask="0x00000080" name="SR0A7" />
            <bitfield mask="0x00000200" name="SR0A9" />
            <bitfield mask="0x00000400" name="SR0A10" />
            <bitfield mask="0x00004000" name="SR0A14" />
            <bitfield mask="0x00008000" name="SR0A15" />
         </register>
         <register caption="" name="SRCON0B" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0B0" />
            <bitfield mask="0x00000002" name="SR0B1" />
            <bitfield mask="0x00000004" name="SR0B2" />
            <bitfield mask="0x00000008" name="SR0B3" />
            <bitfield mask="0x00000010" name="SR0B4" />
            <bitfield mask="0x00000020" name="SR0B5" />
            <bitfield mask="0x00000040" name="SR0B6" />
            <bitfield mask="0x00000080" name="SR0B7" />
            <bitfield mask="0x00000100" name="SR0B8" />
            <bitfield mask="0x00000200" name="SR0B9" />
            <bitfield mask="0x00000400" name="SR0B10" />
            <bitfield mask="0x00000800" name="SR0B11" />
            <bitfield mask="0x00001000" name="SR0B12" />
            <bitfield mask="0x00002000" name="SR0B13" />
            <bitfield mask="0x00004000" name="SR0B14" />
            <bitfield mask="0x00008000" name="SR0B15" />
         </register>
         <register caption="" name="SRCON0C" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x00000002" name="SR0C1" />
            <bitfield mask="0x00000004" name="SR0C2" />
            <bitfield mask="0x00000008" name="SR0C3" />
            <bitfield mask="0x00000010" name="SR0C4" />
            <bitfield mask="0x00001000" name="SR0C12" />
            <bitfield mask="0x00002000" name="SR0C13" />
            <bitfield mask="0x00004000" name="SR0C14" />
            <bitfield mask="0x00008000" name="SR0C15" />
         </register>
         <register caption="" name="SRCON0D" offset="0x3c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0D0" />
            <bitfield mask="0x00000002" name="SR0D1" />
            <bitfield mask="0x00000004" name="SR0D2" />
            <bitfield mask="0x00000008" name="SR0D3" />
            <bitfield mask="0x00000010" name="SR0D4" />
            <bitfield mask="0x00000020" name="SR0D5" />
            <bitfield mask="0x00000040" name="SR0D6" />
            <bitfield mask="0x00000080" name="SR0D7" />
            <bitfield mask="0x00000200" name="SR0D9" />
            <bitfield mask="0x00000400" name="SR0D10" />
            <bitfield mask="0x00000800" name="SR0D11" />
            <bitfield mask="0x00001000" name="SR0D12" />
            <bitfield mask="0x00002000" name="SR0D13" />
            <bitfield mask="0x00004000" name="SR0D14" />
            <bitfield mask="0x00008000" name="SR0D15" />
         </register>
         <register caption="" name="SRCON0E" offset="0x4c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0E0" />
            <bitfield mask="0x00000002" name="SR0E1" />
            <bitfield mask="0x00000004" name="SR0E2" />
            <bitfield mask="0x00000008" name="SR0E3" />
            <bitfield mask="0x00000010" name="SR0E4" />
            <bitfield mask="0x00000020" name="SR0E5" />
            <bitfield mask="0x00000040" name="SR0E6" />
            <bitfield mask="0x00000080" name="SR0E7" />
            <bitfield mask="0x00000100" name="SR0E8" />
            <bitfield mask="0x00000200" name="SR0E9" />
         </register>
         <register caption="" name="SRCON0F" offset="0x5c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0F0" />
            <bitfield mask="0x00000002" name="SR0F1" />
            <bitfield mask="0x00000004" name="SR0F2" />
            <bitfield mask="0x00000008" name="SR0F3" />
            <bitfield mask="0x00000010" name="SR0F4" />
            <bitfield mask="0x00000020" name="SR0F5" />
            <bitfield mask="0x00000100" name="SR0F8" />
            <bitfield mask="0x00001000" name="SR0F12" />
            <bitfield mask="0x00002000" name="SR0F13" />
         </register>
         <register caption="" name="SRCON0G" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0G0" />
            <bitfield mask="0x00000002" name="SR0G1" />
            <bitfield mask="0x00000040" name="SR0G6" />
            <bitfield mask="0x00000080" name="SR0G7" />
            <bitfield mask="0x00000100" name="SR0G8" />
            <bitfield mask="0x00000200" name="SR0G9" />
            <bitfield mask="0x00001000" name="SR0G12" />
            <bitfield mask="0x00002000" name="SR0G13" />
            <bitfield mask="0x00004000" name="SR0G14" />
            <bitfield mask="0x00008000" name="SR0G15" />
         </register>
         <register caption="" name="SRCON0H" offset="0x7c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0H0" />
            <bitfield mask="0x00000002" name="SR0H1" />
            <bitfield mask="0x00000004" name="SR0H2" />
            <bitfield mask="0x00000008" name="SR0H3" />
            <bitfield mask="0x00000010" name="SR0H4" />
            <bitfield mask="0x00000020" name="SR0H5" />
            <bitfield mask="0x00000040" name="SR0H6" />
            <bitfield mask="0x00000080" name="SR0H7" />
            <bitfield mask="0x00000100" name="SR0H8" />
            <bitfield mask="0x00000200" name="SR0H9" />
            <bitfield mask="0x00000400" name="SR0H10" />
            <bitfield mask="0x00000800" name="SR0H11" />
            <bitfield mask="0x00001000" name="SR0H12" />
            <bitfield mask="0x00002000" name="SR0H13" />
            <bitfield mask="0x00004000" name="SR0H14" />
            <bitfield mask="0x00008000" name="SR0H15" />
         </register>
         <register caption="" name="SRCON0J" offset="0x8c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0J0" />
            <bitfield mask="0x00000002" name="SR0J1" />
            <bitfield mask="0x00000004" name="SR0J2" />
            <bitfield mask="0x00000008" name="SR0J3" />
            <bitfield mask="0x00000010" name="SR0J4" />
            <bitfield mask="0x00000020" name="SR0J5" />
            <bitfield mask="0x00000040" name="SR0J6" />
            <bitfield mask="0x00000080" name="SR0J7" />
            <bitfield mask="0x00000100" name="SR0J8" />
            <bitfield mask="0x00000200" name="SR0J9" />
            <bitfield mask="0x00000400" name="SR0J10" />
            <bitfield mask="0x00000800" name="SR0J11" />
            <bitfield mask="0x00001000" name="SR0J12" />
            <bitfield mask="0x00002000" name="SR0J13" />
            <bitfield mask="0x00004000" name="SR0J14" />
            <bitfield mask="0x00008000" name="SR0J15" />
         </register>
         <register caption="" name="SRCON0K" offset="0x9c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0K0" />
            <bitfield mask="0x00000002" name="SR0K1" />
            <bitfield mask="0x00000004" name="SR0K2" />
            <bitfield mask="0x00000008" name="SR0K3" />
            <bitfield mask="0x00000010" name="SR0K4" />
            <bitfield mask="0x00000020" name="SR0K5" />
            <bitfield mask="0x00000040" name="SR0K6" />
            <bitfield mask="0x00000080" name="SR0K7" />
         </register>
         <register caption="" name="SRCON1A" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1A0" />
            <bitfield mask="0x00000002" name="SR1A1" />
            <bitfield mask="0x00000004" name="SR1A2" />
            <bitfield mask="0x00000008" name="SR1A3" />
            <bitfield mask="0x00000010" name="SR1A4" />
            <bitfield mask="0x00000020" name="SR1A5" />
            <bitfield mask="0x00000040" name="SR1A6" />
            <bitfield mask="0x00000080" name="SR1A7" />
            <bitfield mask="0x00000200" name="SR1A9" />
            <bitfield mask="0x00000400" name="SR1A10" />
            <bitfield mask="0x00004000" name="SR1A14" />
            <bitfield mask="0x00008000" name="SR1A15" />
         </register>
         <register caption="" name="SRCON1B" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1B0" />
            <bitfield mask="0x00000002" name="SR1B1" />
            <bitfield mask="0x00000004" name="SR1B2" />
            <bitfield mask="0x00000008" name="SR1B3" />
            <bitfield mask="0x00000010" name="SR1B4" />
            <bitfield mask="0x00000020" name="SR1B5" />
            <bitfield mask="0x00000040" name="SR1B6" />
            <bitfield mask="0x00000080" name="SR1B7" />
            <bitfield mask="0x00000100" name="SR1B8" />
            <bitfield mask="0x00000200" name="SR1B9" />
            <bitfield mask="0x00000400" name="SR1B10" />
            <bitfield mask="0x00000800" name="SR1B11" />
            <bitfield mask="0x00001000" name="SR1B12" />
            <bitfield mask="0x00002000" name="SR1B13" />
            <bitfield mask="0x00004000" name="SR1B14" />
            <bitfield mask="0x00008000" name="SR1B15" />
         </register>
         <register caption="" name="SRCON1C" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000002" name="SR1C1" />
            <bitfield mask="0x00000004" name="SR1C2" />
            <bitfield mask="0x00000008" name="SR1C3" />
            <bitfield mask="0x00000010" name="SR1C4" />
            <bitfield mask="0x00001000" name="SR1C12" />
            <bitfield mask="0x00002000" name="SR1C13" />
            <bitfield mask="0x00004000" name="SR1C14" />
            <bitfield mask="0x00008000" name="SR1C15" />
         </register>
         <register caption="" name="SRCON1D" offset="0x3d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1D0" />
            <bitfield mask="0x00000002" name="SR1D1" />
            <bitfield mask="0x00000004" name="SR1D2" />
            <bitfield mask="0x00000008" name="SR1D3" />
            <bitfield mask="0x00000010" name="SR1D4" />
            <bitfield mask="0x00000020" name="SR1D5" />
            <bitfield mask="0x00000040" name="SR1D6" />
            <bitfield mask="0x00000080" name="SR1D7" />
            <bitfield mask="0x00000200" name="SR1D9" />
            <bitfield mask="0x00000400" name="SR1D10" />
            <bitfield mask="0x00000800" name="SR1D11" />
            <bitfield mask="0x00001000" name="SR1D12" />
            <bitfield mask="0x00002000" name="SR1D13" />
            <bitfield mask="0x00004000" name="SR1D14" />
            <bitfield mask="0x00008000" name="SR1D15" />
         </register>
         <register caption="" name="SRCON1E" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1E0" />
            <bitfield mask="0x00000002" name="SR1E1" />
            <bitfield mask="0x00000004" name="SR1E2" />
            <bitfield mask="0x00000008" name="SR1E3" />
            <bitfield mask="0x00000010" name="SR1E4" />
            <bitfield mask="0x00000020" name="SR1E5" />
            <bitfield mask="0x00000040" name="SR1E6" />
            <bitfield mask="0x00000080" name="SR1E7" />
            <bitfield mask="0x00000100" name="SR1E8" />
            <bitfield mask="0x00000200" name="SR1E9" />
         </register>
         <register caption="" name="SRCON1F" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1F0" />
            <bitfield mask="0x00000002" name="SR1F1" />
            <bitfield mask="0x00000004" name="SR1F2" />
            <bitfield mask="0x00000008" name="SR1F3" />
            <bitfield mask="0x00000010" name="SR1F4" />
            <bitfield mask="0x00000020" name="SR1F5" />
            <bitfield mask="0x00000100" name="SR1F8" />
            <bitfield mask="0x00001000" name="SR1F12" />
            <bitfield mask="0x00002000" name="SR1F13" />
         </register>
         <register caption="" name="SRCON1G" offset="0x6d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1G0" />
            <bitfield mask="0x00000002" name="SR1G1" />
            <bitfield mask="0x00000040" name="SR1G6" />
            <bitfield mask="0x00000080" name="SR1G7" />
            <bitfield mask="0x00000100" name="SR1G8" />
            <bitfield mask="0x00000200" name="SR1G9" />
            <bitfield mask="0x00001000" name="SR1G12" />
            <bitfield mask="0x00002000" name="SR1G13" />
            <bitfield mask="0x00004000" name="SR1G14" />
            <bitfield mask="0x00008000" name="SR1G15" />
         </register>
         <register caption="" name="SRCON1H" offset="0x7d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1H0" />
            <bitfield mask="0x00000002" name="SR1H1" />
            <bitfield mask="0x00000004" name="SR1H2" />
            <bitfield mask="0x00000008" name="SR1H3" />
            <bitfield mask="0x00000010" name="SR1H4" />
            <bitfield mask="0x00000020" name="SR1H5" />
            <bitfield mask="0x00000040" name="SR1H6" />
            <bitfield mask="0x00000080" name="SR1H7" />
            <bitfield mask="0x00000100" name="SR1H8" />
            <bitfield mask="0x00000200" name="SR1H9" />
            <bitfield mask="0x00000400" name="SR1H10" />
            <bitfield mask="0x00000800" name="SR1H11" />
            <bitfield mask="0x00001000" name="SR1H12" />
            <bitfield mask="0x00002000" name="SR1H13" />
            <bitfield mask="0x00004000" name="SR1H14" />
            <bitfield mask="0x00008000" name="SR1H15" />
         </register>
         <register caption="" name="SRCON1J" offset="0x8d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1J0" />
            <bitfield mask="0x00000002" name="SR1J1" />
            <bitfield mask="0x00000004" name="SR1J2" />
            <bitfield mask="0x00000008" name="SR1J3" />
            <bitfield mask="0x00000010" name="SR1J4" />
            <bitfield mask="0x00000020" name="SR1J5" />
            <bitfield mask="0x00000040" name="SR1J6" />
            <bitfield mask="0x00000080" name="SR1J7" />
            <bitfield mask="0x00000100" name="SR1J8" />
            <bitfield mask="0x00000200" name="SR1J9" />
            <bitfield mask="0x00000400" name="SR1J10" />
            <bitfield mask="0x00000800" name="SR1J11" />
            <bitfield mask="0x00001000" name="SR1J12" />
            <bitfield mask="0x00002000" name="SR1J13" />
            <bitfield mask="0x00004000" name="SR1J14" />
            <bitfield mask="0x00008000" name="SR1J15" />
         </register>
         <register caption="" name="SRCON1K" offset="0x9d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1K0" />
            <bitfield mask="0x00000002" name="SR1K1" />
            <bitfield mask="0x00000004" name="SR1K2" />
            <bitfield mask="0x00000008" name="SR1K3" />
            <bitfield mask="0x00000010" name="SR1K4" />
            <bitfield mask="0x00000020" name="SR1K5" />
            <bitfield mask="0x00000040" name="SR1K6" />
            <bitfield mask="0x00000080" name="SR1K7" />
         </register>
      </register-group>
      <value-group caption="Change Notification Style bit" name="CNCONA__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONA__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONB__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONB__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONC__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONC__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCOND__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCOND__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONE__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONE__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONF__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONF__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONG__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONG__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONH__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONH__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONJ__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONJ__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONK__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONK__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00183" name="GPU" version="1">
      <register-group name="GPU">
         <register caption="" name="GPUBASEADDR" offset="0x0" rw="RW" size="4" />
      </register-group>
   </module>
   <module caption="" id="02511" name="HLVD" version="">
      <register-group name="HLVD">
         <register caption="High/Low-Voltage Detect Control Register" name="HLVDCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="High/Low-Voltage Detection Limit Select bits(1)" mask="0x0000000F" name="HLVDL" values="HLVDCON__HLVDL" />
            <bitfield caption="High/Low-Voltage Detection Event Status bit" mask="0x00000100" name="HLEVT" values="HLVDCON__HLEVT" />
            <bitfield mask="0x00000200" name="IRVST" />
            <bitfield caption="Band Gap Reference Voltages Stable Status bit" mask="0x00000400" name="BGVST" values="HLVDCON__BGVST" />
            <bitfield caption="Voltage Change Direction Select bit" mask="0x00000800" name="VDIR" values="HLVDCON__VDIR" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="HLVD Module Enable bit" mask="0x00008000" name="ON" values="HLVDCON__ON" />
         </register>
      </register-group>
      <value-group caption="High/Low-Voltage Detection Limit Select bits(1)" name="HLVDCON__HLVDL">
         <value caption="Selects analog input on HLVDIN" name="" value="0xf" />
         <value caption="Selects trip point 14" name="" value="0xe" />
         <value caption="Selects trip point 13" name="" value="0xd" />
         <value caption="Selects trip point 12" name="" value="0xc" />
         <value caption="Selects trip point 11" name="" value="0xb" />
         <value caption="Selects trip point 10" name="" value="0xa" />
         <value caption="Selects trip point 9" name="" value="0x9" />
         <value caption="Selects trip point 8" name="" value="0x8" />
         <value caption="Selects trip point 7" name="" value="0x7" />
         <value caption="Selects trip point 6" name="" value="0x6" />
         <value caption="Selects trip point 5" name="" value="0x5" />
         <value caption="Selects trip point 4" name="" value="0x4" />
         <value caption="Reserved; do not use" name="" value="0x3" />
         <value caption="Reserved; do not use" name="" value="0x2" />
         <value caption="Reserved; do not use" name="" value="0x1" />
         <value caption="Reserved; do not use" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low-Voltage Detection Event Status bit" name="HLVDCON__HLEVT">
         <value caption="Indicates HLVD Event is active" name="" value="0x1" />
         <value caption="Indicates HLVD Event is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap Reference Voltages Stable Status bit" name="HLVDCON__BGVST">
         <value caption="Indicates internal band gap voltage references is stable" name="" value="0x1" />
         <value caption="Indicates internal band gap voltage reference is not stable" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Change Direction Select bit" name="HLVDCON__VDIR">
         <value caption="Event occurs when voltage equals or exceeds the trip point (HLVDL)" name="" value="0x1" />
         <value caption="Event occurs when voltage equals or falls below the trip point (HLVDL)" name="" value="0x0" />
      </value-group>
      <value-group caption="HLVD Module Enable bit" name="HLVDCON__ON">
         <value caption="HLVD module is enabled" name="" value="0x1" />
         <value caption="HLVD module is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01441" name="I2C" version="">
      <register-group name="I2C">
         <register caption="I2C Control Register" name="I2C1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C1CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C1CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C1CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C1CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C1CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C1CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C1CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C1CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C1CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C1CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C1CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C1CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C1CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C1CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C1CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C1CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C1CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C1CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C1CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C1CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C1CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C1CON__PCIE" />
         </register>
         <register caption="I2C Control Register" name="I2C2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C2CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C2CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C2CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C2CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C2CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C2CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C2CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C2CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C2CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C2CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C2CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C2CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C2CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C2CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C2CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C2CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C2CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C2CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C2CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C2CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C2CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C2CON__PCIE" />
         </register>
         <register caption="I2C Control Register" name="I2C3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C3CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C3CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C3CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C3CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C3CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C3CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C3CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C3CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C3CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C3CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C3CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C3CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C3CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C3CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C3CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C3CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C3CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C3CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C3CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C3CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C3CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C3CON__PCIE" />
         </register>
         <register caption="I2C Control Register" name="I2C4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C4CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C4CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C4CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C4CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C4CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C4CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C4CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C4CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C4CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C4CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C4CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C4CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C4CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C4CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C4CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C4CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C4CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C4CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C4CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C4CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C4CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C4CON__PCIE" />
         </register>
         <register caption="I2C Control Register" name="I2C5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C5CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C5CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C5CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C5CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C5CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C5CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C5CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C5CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C5CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C5CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C5CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C5CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C5CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C5CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C5CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C5CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C5CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C5CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C5CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C5CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C5CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C5CON__PCIE" />
         </register>
         <register caption="I2C Status Register" name="I2C1STAT" offset="0x10" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C1STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C1STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C1STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C1STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C1STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C1STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C1STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C1STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C1STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C1STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C1STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C1STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C1STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C1STAT__ACKSTAT" />
         </register>
         <register caption="I2C Status Register" name="I2C2STAT" offset="0x210" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C2STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C2STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C2STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C2STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C2STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C2STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C2STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C2STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C2STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C2STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C2STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C2STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C2STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C2STAT__ACKSTAT" />
         </register>
         <register caption="I2C Status Register" name="I2C3STAT" offset="0x410" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C3STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C3STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C3STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C3STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C3STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C3STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C3STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C3STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C3STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C3STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C3STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C3STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C3STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C3STAT__ACKSTAT" />
         </register>
         <register caption="I2C Status Register" name="I2C4STAT" offset="0x610" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C4STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C4STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C4STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C4STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C4STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C4STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C4STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C4STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C4STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C4STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C4STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C4STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C4STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C4STAT__ACKSTAT" />
         </register>
         <register caption="I2C Status Register" name="I2C5STAT" offset="0x810" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C5STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C5STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C5STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C5STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C5STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C5STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C5STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C5STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C5STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C5STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C5STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C5STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C5STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C5STAT__ACKSTAT" />
         </register>
         <register caption="" name="I2C1ADD" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C2ADD" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C3ADD" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C4ADD" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C5ADD" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C1MSK" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C2MSK" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C3MSK" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C4MSK" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C5MSK" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C1BRG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C2BRG" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C3BRG" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C4BRG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C5BRG" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C1TRN" offset="0x50" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C2TRN" offset="0x250" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C3TRN" offset="0x450" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C4TRN" offset="0x650" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C5TRN" offset="0x850" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C1RCV" offset="0x60" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C2RCV" offset="0x260" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C3RCV" offset="0x460" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C4RCV" offset="0x660" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C5RCV" offset="0x860" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
      </register-group>
      <value-group caption="Start Condition Enable bit" name="I2C1CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C1CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C1CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C1CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C1CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C1CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C1CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C1CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C1CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C1CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C1CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C1CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C1CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C1CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C1CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C1CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C1CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C1CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C1CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C1CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C1CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C2CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C2CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C2CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C2CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C2CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C2CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C2CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C2CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C2CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C2CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C2CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C2CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C2CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C2CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C2CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C2CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C2CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C2CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C2CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C2CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C2CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C3CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C3CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C3CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C3CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C3CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C3CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C3CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C3CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C3CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C3CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C3CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C3CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C3CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C3CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C3CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C3CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C3CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C3CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C3CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C3CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C3CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C3CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C4CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C4CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C4CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C4CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C4CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C4CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C4CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C4CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C4CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C4CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C4CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C4CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C4CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C4CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C4CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C4CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C4CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C4CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C4CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C4CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C4CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C4CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C5CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C5CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C5CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C5CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C5CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C5CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C5CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C5CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C5CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C5CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C5CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C5CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C5CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C5CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C5CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C5CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C5CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C5CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C5CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C5CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C5CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C5CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C1STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C1STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C1STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C1STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C1STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C1STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C1STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C1STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C1STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C1STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C1STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C1STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C1STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C1STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C2STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C2STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C2STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C2STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C2STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C2STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C2STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C2STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C2STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C2STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C2STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C2STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C2STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C2STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C3STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C3STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C3STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C3STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C3STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C3STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C3STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C3STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C3STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C3STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C3STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C3STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C3STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C3STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C4STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C4STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C4STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C4STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C4STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C4STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C4STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C4STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C4STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C4STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C4STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C4STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C4STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C4STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C5STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C5STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C5STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C5STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C5STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C5STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C5STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C5STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C5STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C5STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C5STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C5STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C5STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C5STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00740" name="ICAP" version="1">
      <register-group name="ICAP">
         <register caption="Input Capture x Control Register" name="IC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC1CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC1CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC1CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC1CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC1CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC1CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC1CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC1CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC1CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC2CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC2CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC2CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC2CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC2CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC2CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC2CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC2CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC2CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC3CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC3CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC3CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC3CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC3CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC3CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC3CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC3CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC3CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC4CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC4CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC4CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC4CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC4CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC4CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC4CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC4CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC4CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC5CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC5CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC5CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC5CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC5CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC5CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC5CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC5CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC5CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC6CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC6CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC6CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC6CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC6CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC6CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC6CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC6CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC6CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC7CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC7CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC7CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC7CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC7CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC7CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC7CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC7CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC7CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC8CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC8CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC8CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC8CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC8CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC8CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC8CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC8CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC8CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC9CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC9CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC9CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC9CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC9CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC9CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC9CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC9CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC9CON__ON" />
         </register>
         <register caption="" name="IC1BUF" offset="0x10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC1BUF" />
         </register>
         <register caption="" name="IC2BUF" offset="0x210" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC2BUF" />
         </register>
         <register caption="" name="IC3BUF" offset="0x410" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC3BUF" />
         </register>
         <register caption="" name="IC4BUF" offset="0x610" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC4BUF" />
         </register>
         <register caption="" name="IC5BUF" offset="0x810" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC5BUF" />
         </register>
         <register caption="" name="IC6BUF" offset="0xa10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC6BUF" />
         </register>
         <register caption="" name="IC7BUF" offset="0xc10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC7BUF" />
         </register>
         <register caption="" name="IC8BUF" offset="0xe10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC8BUF" />
         </register>
         <register caption="" name="IC9BUF" offset="0x1010" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC9BUF" />
         </register>
      </register-group>
      <value-group caption="Input Capture Mode Select bits" name="IC1CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC1CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC1CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC1CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC1CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC1CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC1CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC1CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC1CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC2CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC2CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC2CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC2CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC2CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC2CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC2CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC2CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC2CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC3CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC3CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC3CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC3CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC3CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC3CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC3CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC3CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC3CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC4CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC4CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC4CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC4CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC4CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC4CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC4CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC4CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC4CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC5CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC5CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC5CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>      <value-group caption="Interrupt Control bits" name="IC5CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC5CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC5CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC5CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC5CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC5CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC6CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC6CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC6CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC6CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC6CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC6CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC6CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC6CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC6CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC7CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC7CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC7CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC7CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC7CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC7CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC7CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC7CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC7CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC8CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC8CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC8CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC8CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC8CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC8CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC8CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC8CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC8CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC9CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC9CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC9CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC9CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC9CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC9CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC9CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC9CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC9CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02907" name="INT" version="3">
      <register-group name="INT">
         <register caption="Interrupt Control Register" name="INTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="External Interrupt 0 Edge" mask="0x00000001" name="INT0EP" values="INTCON__INT0EP" />
            <bitfield caption="External Interrupt 1 Edge" mask="0x00000002" name="INT1EP" values="INTCON__INT1EP" />
            <bitfield caption="External Interrupt 2 Edge" mask="0x00000004" name="INT2EP" values="INTCON__INT2EP" />
            <bitfield caption="External Interrupt 3 Edge" mask="0x00000008" name="INT3EP" values="INTCON__INT3EP" />
            <bitfield caption="External Interrupt 4 Edge" mask="0x00000010" name="INT4EP" values="INTCON__INT4EP" />
            <bitfield caption="Interrupt Proximity Timer Control bits" mask="0x00000700" name="TPC" values="INTCON__TPC" />
            <bitfield caption="Multi Vector Configuration bit" mask="0x00001000" name="MVEC" values="INTCON__MVEC" />
            <bitfield mask="0x007F0000" name="VS" />
            <bitfield mask="0xFF000000" name="NMIKEY" />
         </register>
         <register caption="Priority Shadow Select Register" name="PRISS" offset="0x10" rw="RW" size="4">
            <bitfield caption="Single Vector Shadow Register Set bit" mask="0x00000001" name="SS0" values="PRISS__SS0" />
            <bitfield caption="Interrupt with Priority Level 1 Shadow Set bits (1)" mask="0x000000F0" name="PRI1SS" values="PRISS__PRI1SS" />
            <bitfield caption="Interrupt with Priority Level 2 Shadow Set bits (1)" mask="0x00000F00" name="PRI2SS" values="PRISS__PRI2SS" />
            <bitfield caption="Interrupt with Priority Level 3 Shadow Set bits (1)" mask="0x0000F000" name="PRI3SS" values="PRISS__PRI3SS" />
            <bitfield caption="Interrupt with Priority Level 4 Shadow Set bits (1)" mask="0x000F0000" name="PRI4SS" values="PRISS__PRI4SS" />
            <bitfield caption="Interrupt with Priority Level 5 Shadow Set bits (1)" mask="0x00F00000" name="PRI5SS" values="PRISS__PRI5SS" />
            <bitfield caption="Interrupt with Priority Level 6 Shadow Set bits (1)" mask="0x0F000000" name="PRI6SS" values="PRISS__PRI6SS" />
            <bitfield caption="Interrupt with Priority Level 7 Shadow Set bits (1)" mask="0xF0000000" name="PRI7SS" values="PRISS__PRI7SS" />
         </register>
         <register caption="Interrupt Status Register" name="INTSTAT" offset="0x20" rw="R" size="4">
            <bitfield mask="0x000000FF" name="SIRQ" />
            <bitfield mask="0x00000700" name="SRIPL" />
         </register>
         <register caption="Interrupt Proximity Timer Register" name="IPTMR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="IPTMR" />
         </register>
         <register caption="" name="IFS0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIF" />
            <bitfield mask="0x00000002" name="CS0IF" />
            <bitfield mask="0x00000004" name="CS1IF" />
            <bitfield mask="0x00000008" name="INT0IF" />
            <bitfield mask="0x00000010" name="T1IF" />
            <bitfield mask="0x00000020" name="IC1EIF" />
            <bitfield mask="0x00000040" name="IC1IF" />
            <bitfield mask="0x00000080" name="OC1IF" />
            <bitfield mask="0x00000100" name="INT1IF" />
            <bitfield mask="0x00000200" name="T2IF" />
            <bitfield mask="0x00000400" name="IC2EIF" />
            <bitfield mask="0x00000800" name="IC2IF" />
            <bitfield mask="0x00001000" name="OC2IF" />
            <bitfield mask="0x00002000" name="INT2IF" />
            <bitfield mask="0x00004000" name="T3IF" />
            <bitfield mask="0x00008000" name="IC3EIF" />
            <bitfield mask="0x00010000" name="IC3IF" />
            <bitfield mask="0x00020000" name="OC3IF" />
            <bitfield mask="0x00040000" name="INT3IF" />
            <bitfield mask="0x00080000" name="T4IF" />
            <bitfield mask="0x00100000" name="IC4EIF" />
            <bitfield mask="0x00200000" name="IC4IF" />
            <bitfield mask="0x00400000" name="OC4IF" />
            <bitfield mask="0x00800000" name="INT4IF" />
            <bitfield mask="0x01000000" name="T5IF" />
            <bitfield mask="0x02000000" name="IC5EIF" />
            <bitfield mask="0x04000000" name="IC5IF" />
            <bitfield mask="0x08000000" name="OC5IF" />
            <bitfield mask="0x10000000" name="T6IF" />
            <bitfield mask="0x20000000" name="IC6EIF" />
            <bitfield mask="0x40000000" name="IC6IF" />
            <bitfield mask="0x80000000" name="OC6IF" />
         </register>
         <register caption="" name="IFS1" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T7IF" />
            <bitfield mask="0x00000002" name="IC7EIF" />
            <bitfield mask="0x00000004" name="IC7IF" />
            <bitfield mask="0x00000008" name="OC7IF" />
            <bitfield mask="0x00000010" name="T8IF" />
            <bitfield mask="0x00000020" name="IC8EIF" />
            <bitfield mask="0x00000040" name="IC8IF" />
            <bitfield mask="0x00000080" name="OC8IF" />
            <bitfield mask="0x00000100" name="T9IF" />
            <bitfield mask="0x00000200" name="IC9EIF" />
            <bitfield mask="0x00000400" name="IC9IF" />
            <bitfield mask="0x00000800" name="OC9IF" />
            <bitfield mask="0x00001000" name="ADCIF" />
            <bitfield mask="0x00002000" name="ADCFIFOIF" />
            <bitfield mask="0x00004000" name="ADCDC1IF" />
            <bitfield mask="0x00008000" name="ADCDC2IF" />
            <bitfield mask="0x00010000" name="ADCDC3IF" />
            <bitfield mask="0x00020000" name="ADCDC4IF" />
            <bitfield mask="0x00040000" name="ADCDC5IF" />
            <bitfield mask="0x00080000" name="ADCDC6IF" />
            <bitfield mask="0x00100000" name="ADCDF1IF" />
            <bitfield mask="0x00200000" name="ADCDF2IF" />
            <bitfield mask="0x00400000" name="ADCDF3IF" />
            <bitfield mask="0x00800000" name="ADCDF4IF" />
            <bitfield mask="0x01000000" name="ADCDF5IF" />
            <bitfield mask="0x02000000" name="ADCDF6IF" />
            <bitfield mask="0x04000000" name="ADCFLTIF" />
            <bitfield mask="0x08000000" name="ADCD0IF" />
            <bitfield mask="0x10000000" name="ADCD1IF" />
            <bitfield mask="0x20000000" name="ADCD2IF" />
            <bitfield mask="0x40000000" name="ADCD3IF" />
            <bitfield mask="0x80000000" name="ADCD4IF" />
         </register>
         <register caption="" name="IFS2" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD5IF" />
            <bitfield mask="0x00000002" name="ADCD6IF" />
            <bitfield mask="0x00000004" name="ADCD7IF" />
            <bitfield mask="0x00000008" name="ADCD8IF" />
            <bitfield mask="0x00000010" name="ADCD9IF" />
            <bitfield mask="0x00000020" name="ADCD10IF" />
            <bitfield mask="0x00000040" name="ADCD11IF" />
            <bitfield mask="0x00000080" name="ADCD12IF" />
            <bitfield mask="0x00000100" name="ADCD13IF" />
            <bitfield mask="0x00000200" name="ADCD14IF" />
            <bitfield mask="0x00000400" name="ADCD15IF" />
            <bitfield mask="0x00000800" name="ADCD16IF" />
            <bitfield mask="0x00001000" name="ADCD17IF" />
            <bitfield mask="0x00002000" name="ADCD18IF" />
            <bitfield mask="0x00004000" name="ADCD19IF" />
            <bitfield mask="0x00008000" name="ADCD20IF" />
            <bitfield mask="0x00010000" name="ADCD21IF" />
            <bitfield mask="0x00020000" name="ADCD22IF" />
            <bitfield mask="0x00040000" name="ADCD23IF" />
            <bitfield mask="0x00080000" name="ADCD24IF" />
            <bitfield mask="0x00100000" name="ADCD25IF" />
            <bitfield mask="0x00200000" name="ADCD26IF" />
            <bitfield mask="0x00400000" name="ADCD27IF" />
            <bitfield mask="0x00800000" name="ADCD28IF" />
            <bitfield mask="0x01000000" name="ADCD29IF" />
            <bitfield mask="0x02000000" name="ADCD30IF" />
            <bitfield mask="0x04000000" name="ADCD31IF" />
            <bitfield mask="0x08000000" name="ADCD32IF" />
            <bitfield mask="0x10000000" name="ADCD33IF" />
            <bitfield mask="0x20000000" name="ADCD34IF" />
            <bitfield mask="0x40000000" name="ADCD35IF" />
            <bitfield mask="0x80000000" name="ADCD36IF" />
         </register>
         <register caption="" name="IFS3" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD37IF" />
            <bitfield mask="0x00000002" name="ADCD38IF" />
            <bitfield mask="0x00000004" name="ADCD39IF" />
            <bitfield mask="0x00000008" name="ADCD40IF" />
            <bitfield mask="0x00000010" name="ADCD41IF" />
            <bitfield mask="0x00000020" name="ADCD42IF" />
            <bitfield mask="0x00000040" name="ADCD43IF" />
            <bitfield mask="0x00000100" name="CPCIF" />
            <bitfield mask="0x00000200" name="CFDCIF" />
            <bitfield mask="0x00000400" name="SBIF" />
            <bitfield mask="0x00000800" name="CRPTIF" />
            <bitfield mask="0x00002000" name="SPI1EIF" />
            <bitfield mask="0x00004000" name="SPI1RXIF" />
            <bitfield mask="0x00008000" name="SPI1TXIF" />
            <bitfield mask="0x00010000" name="U1EIF" />
            <bitfield mask="0x00020000" name="U1RXIF" />
            <bitfield mask="0x00040000" name="U1TXIF" />
            <bitfield mask="0x00080000" name="I2C1BIF" />
            <bitfield mask="0x00100000" name="I2C1SIF" />
            <bitfield mask="0x00200000" name="I2C1MIF" />
            <bitfield mask="0x00400000" name="CNAIF" />
            <bitfield mask="0x00800000" name="CNBIF" />
            <bitfield mask="0x01000000" name="CNCIF" />
            <bitfield mask="0x02000000" name="CNDIF" />
            <bitfield mask="0x04000000" name="CNEIF" />
            <bitfield mask="0x08000000" name="CNFIF" />
            <bitfield mask="0x10000000" name="CNGIF" />
            <bitfield mask="0x20000000" name="CNHIF" />
            <bitfield mask="0x40000000" name="CNJIF" />
            <bitfield mask="0x80000000" name="CNKIF" />
         </register>
         <register caption="" name="IFS4" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PMPIF" />
            <bitfield mask="0x00000002" name="PMPEIF" />
            <bitfield mask="0x00000004" name="CMP1IF" />
            <bitfield mask="0x00000008" name="CMP2IF" />
            <bitfield mask="0x00000010" name="USBIF" />
            <bitfield mask="0x00000020" name="USBDMAIF" />
            <bitfield mask="0x00000040" name="DMA0IF" />
            <bitfield mask="0x00000080" name="DMA1IF" />
            <bitfield mask="0x00000100" name="DMA2IF" />
            <bitfield mask="0x00000200" name="DMA3IF" />
            <bitfield mask="0x00000400" name="DMA4IF" />
            <bitfield mask="0x00000800" name="DMA5IF" />
            <bitfield mask="0x00001000" name="DMA6IF" />
            <bitfield mask="0x00002000" name="DMA7IF" />
            <bitfield mask="0x00004000" name="SPI2EIF" />
            <bitfield mask="0x00008000" name="SPI2RXIF" />
            <bitfield mask="0x00010000" name="SPI2TXIF" />
            <bitfield mask="0x00020000" name="U2EIF" />
            <bitfield mask="0x00040000" name="U2RXIF" />
            <bitfield mask="0x00080000" name="U2TXIF" />
            <bitfield mask="0x00100000" name="I2C2BIF" />
            <bitfield mask="0x00200000" name="I2C2SIF" />
            <bitfield mask="0x00400000" name="I2C2MIF" />
            <bitfield mask="0x00800000" name="CAN1IF" />
            <bitfield mask="0x01000000" name="CAN2IF" />
            <bitfield mask="0x02000000" name="ETHIF" />
            <bitfield mask="0x04000000" name="SPI3EIF" />
            <bitfield mask="0x08000000" name="SPI3RXIF" />
            <bitfield mask="0x10000000" name="SPI3TXIF" />
            <bitfield mask="0x20000000" name="U3EIF" />
            <bitfield mask="0x40000000" name="U3RXIF" />
            <bitfield mask="0x80000000" name="U3TXIF" />
         </register>
         <register caption="" name="IFS5" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="I2C3BIF" />
            <bitfield mask="0x00000002" name="I2C3SIF" />
            <bitfield mask="0x00000004" name="I2C3MIF" />
            <bitfield mask="0x00000008" name="SPI4EIF" />
            <bitfield mask="0x00000010" name="SPI4RXIF" />
            <bitfield mask="0x00000020" name="SPI4TXIF" />
            <bitfield mask="0x00000040" name="RTCCIF" />
            <bitfield mask="0x00000080" name="FCEIF" />
            <bitfield mask="0x00000100" name="PREIF" />
            <bitfield mask="0x00000200" name="SQI1IF" />
            <bitfield mask="0x00000400" name="U4EIF" />
            <bitfield mask="0x00000800" name="U4RXIF" />
            <bitfield mask="0x00001000" name="U4TXIF" />
            <bitfield mask="0x00002000" name="I2C4BIF" />
            <bitfield mask="0x00004000" name="I2C4SIF" />
            <bitfield mask="0x00008000" name="I2C4MIF" />
            <bitfield mask="0x00010000" name="SPI5EIF" />
            <bitfield mask="0x00020000" name="SPI5RXIF" />
            <bitfield mask="0x00040000" name="SPI5TXIF" />
            <bitfield mask="0x00080000" name="U5EIF" />
            <bitfield mask="0x00100000" name="U5RXIF" />
            <bitfield mask="0x00200000" name="U5TXIF" />
            <bitfield mask="0x00400000" name="I2C5BIF" />
            <bitfield mask="0x00800000" name="I2C5SIF" />
            <bitfield mask="0x01000000" name="I2C5MIF" />
            <bitfield mask="0x02000000" name="SPI6IF" />
            <bitfield mask="0x04000000" name="SPI6RXIF" />
            <bitfield mask="0x08000000" name="SPI6TX" />
            <bitfield mask="0x10000000" name="U6EIF" />
            <bitfield mask="0x20000000" name="U6RXIF" />
            <bitfield mask="0x40000000" name="U6TXIF" />
            <bitfield mask="0x80000000" name="SDHCIF" />
         </register>
         <register caption="" name="IFS6" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="GLCDIF" />
            <bitfield mask="0x00000002" name="GPUIF" />
            <bitfield mask="0x00000008" name="CTMUIF" />
            <bitfield mask="0x00000010" name="ADCEOSIF" />
            <bitfield mask="0x00000020" name="ADCARDYIF" />
            <bitfield mask="0x00000040" name="ADCURDYIF" />
            <bitfield mask="0x00000080" name="ADC0EIF" />
            <bitfield mask="0x00000100" name="ADC1EIF" />
            <bitfield mask="0x00000200" name="ADC2EIF" />
            <bitfield mask="0x00000400" name="ADC3EIF" />
            <bitfield mask="0x00000800" name="ADC4EIF" />
            <bitfield mask="0x00002000" name="ADCGRPIF" />
            <bitfield mask="0x00004000" name="ADC7EIF" />
            <bitfield mask="0x00008000" name="ADC0WIF" />
            <bitfield mask="0x00010000" name="ADC1WIF" />
            <bitfield mask="0x00020000" name="ADC2WIF" />
            <bitfield mask="0x00040000" name="ADC3WIF" />
            <bitfield mask="0x00080000" name="ADC4WIF" />
            <bitfield mask="0x00400000" name="ADC7WIF" />
            <bitfield mask="0x00800000" name="MPLLFLTIF" />
         </register>
         <register caption="" name="IEC0" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIE" />
            <bitfield mask="0x00000002" name="CS0IE" />
            <bitfield mask="0x00000004" name="CS1IE" />
            <bitfield mask="0x00000008" name="INT0IE" />
            <bitfield mask="0x00000010" name="T1IE" />
            <bitfield mask="0x00000020" name="IC1EIE" />
            <bitfield mask="0x00000040" name="IC1IE" />
            <bitfield mask="0x00000080" name="OC1IE" />
            <bitfield mask="0x00000100" name="INT1IE" />
            <bitfield mask="0x00000200" name="T2IE" />
            <bitfield mask="0x00000400" name="IC2EIE" />
            <bitfield mask="0x00000800" name="IC2IE" />
            <bitfield mask="0x00001000" name="OC2IE" />
            <bitfield mask="0x00002000" name="INT2IE" />
            <bitfield mask="0x00004000" name="T3IE" />
            <bitfield mask="0x00008000" name="IC3EIE" />
            <bitfield mask="0x00010000" name="IC3IE" />
            <bitfield mask="0x00020000" name="OC3IE" />
            <bitfield mask="0x00040000" name="INT3IE" />
            <bitfield mask="0x00080000" name="T4IE" />
            <bitfield mask="0x00100000" name="IC4EIE" />
            <bitfield mask="0x00200000" name="IC4IE" />
            <bitfield mask="0x00400000" name="OC4IE" />
            <bitfield mask="0x00800000" name="INT4IE" />
            <bitfield mask="0x01000000" name="T5IE" />
            <bitfield mask="0x02000000" name="IC5EIE" />
            <bitfield mask="0x04000000" name="IC5IE" />
            <bitfield mask="0x08000000" name="OC5IE" />
            <bitfield mask="0x10000000" name="T6IE" />
            <bitfield mask="0x20000000" name="IC6EIE" />
            <bitfield mask="0x40000000" name="IC6IE" />
            <bitfield mask="0x80000000" name="OC6IE" />
         </register>
         <register caption="" name="IEC1" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T7IE" />
            <bitfield mask="0x00000002" name="IC7EIE" />
            <bitfield mask="0x00000004" name="IC7IE" />
            <bitfield mask="0x00000008" name="OC7IE" />
            <bitfield mask="0x00000010" name="T8IE" />
            <bitfield mask="0x00000020" name="IC8EIE" />
            <bitfield mask="0x00000040" name="IC8IE" />
            <bitfield mask="0x00000080" name="OC8IE" />
            <bitfield mask="0x00000100" name="T9IE" />
            <bitfield mask="0x00000200" name="IC9EIE" />
            <bitfield mask="0x00000400" name="IC9IE" />
            <bitfield mask="0x00000800" name="OC9IE" />
            <bitfield mask="0x00001000" name="ADCIE" />
            <bitfield mask="0x00002000" name="ADCFIFOIE" />
            <bitfield mask="0x00004000" name="ADCDC1IE" />
            <bitfield mask="0x00008000" name="ADCDC2IE" />
            <bitfield mask="0x00010000" name="ADCDC3IE" />
            <bitfield mask="0x00020000" name="ADCDC4IE" />
            <bitfield mask="0x00040000" name="ADCDC5IE" />
            <bitfield mask="0x00080000" name="ADCDC6IE" />
            <bitfield mask="0x00100000" name="ADCDF1IE" />
            <bitfield mask="0x00200000" name="ADCDF2IE" />
            <bitfield mask="0x00400000" name="ADCDF3IE" />
            <bitfield mask="0x00800000" name="ADCDF4IE" />
            <bitfield mask="0x01000000" name="ADCDF5IE" />
            <bitfield mask="0x02000000" name="ADCDF6IE" />
            <bitfield mask="0x04000000" name="ADCFLTIE" />
            <bitfield mask="0x08000000" name="ADCD0IE" />
            <bitfield mask="0x10000000" name="ADCD1IE" />
            <bitfield mask="0x20000000" name="ADCD2IE" />
            <bitfield mask="0x40000000" name="ADCD3IE" />
            <bitfield mask="0x80000000" name="ADCD4IE" />
         </register>
         <register caption="" name="IEC2" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD5IE" />
            <bitfield mask="0x00000002" name="ADCD6IE" />
            <bitfield mask="0x00000004" name="ADCD7IE" />
            <bitfield mask="0x00000008" name="ADCD8IE" />
            <bitfield mask="0x00000010" name="ADCD9IE" />
            <bitfield mask="0x00000020" name="ADCD10IE" />
            <bitfield mask="0x00000040" name="ADCD11IE" />
            <bitfield mask="0x00000080" name="ADCD12IE" />
            <bitfield mask="0x00000100" name="ADCD13IE" />
            <bitfield mask="0x00000200" name="ADCD14IE" />
            <bitfield mask="0x00000400" name="ADCD15IE" />
            <bitfield mask="0x00000800" name="ADCD16IE" />
            <bitfield mask="0x00001000" name="ADCD17IE" />
            <bitfield mask="0x00002000" name="ADCD18IE" />
            <bitfield mask="0x00004000" name="ADCD19IE" />
            <bitfield mask="0x00008000" name="ADCD20IE" />
            <bitfield mask="0x00010000" name="ADCD21IE" />
            <bitfield mask="0x00020000" name="ADCD22IE" />
            <bitfield mask="0x00040000" name="ADCD23IE" />
            <bitfield mask="0x00080000" name="ADCD24IE" />
            <bitfield mask="0x00100000" name="ADCD25IE" />
            <bitfield mask="0x00200000" name="ADCD26IE" />
            <bitfield mask="0x00400000" name="ADCD27IE" />
            <bitfield mask="0x00800000" name="ADCD28IE" />
            <bitfield mask="0x01000000" name="ADCD29IE" />
            <bitfield mask="0x02000000" name="ADCD30IE" />
            <bitfield mask="0x04000000" name="ADCD31IE" />
            <bitfield mask="0x08000000" name="ADCD32IE" />
            <bitfield mask="0x10000000" name="ADCD33IE" />
            <bitfield mask="0x20000000" name="ADCD34IE" />
            <bitfield mask="0x40000000" name="ADCD35IE" />
            <bitfield mask="0x80000000" name="ADCD36IE" />
         </register>
         <register caption="" name="IEC3" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD37IE" />
            <bitfield mask="0x00000002" name="ADCD38IE" />
            <bitfield mask="0x00000004" name="ADCD39IE" />
            <bitfield mask="0x00000008" name="ADCD40IE" />
            <bitfield mask="0x00000010" name="ADCD41IE" />
            <bitfield mask="0x00000020" name="ADCD42IE" />
            <bitfield mask="0x00000040" name="ADCD43IE" />
            <bitfield mask="0x00000100" name="CPCIE" />
            <bitfield mask="0x00000200" name="CFDCIE" />
            <bitfield mask="0x00000400" name="SBIE" />
            <bitfield mask="0x00000800" name="CRPTIE" />
            <bitfield mask="0x00002000" name="SPI1EIE" />
            <bitfield mask="0x00004000" name="SPI1RXIE" />
            <bitfield mask="0x00008000" name="SPI1TXIE" />
            <bitfield mask="0x00010000" name="U1EIE" />
            <bitfield mask="0x00020000" name="U1RXIE" />
            <bitfield mask="0x00040000" name="U1TXIE" />
            <bitfield mask="0x00080000" name="I2C1BIE" />
            <bitfield mask="0x00100000" name="I2C1SIE" />
            <bitfield mask="0x00200000" name="I2C1MIE" />
            <bitfield mask="0x00400000" name="CNAIE" />
            <bitfield mask="0x00800000" name="CNBIE" />
            <bitfield mask="0x01000000" name="CNCIE" />
            <bitfield mask="0x02000000" name="CNDIE" />
            <bitfield mask="0x04000000" name="CNEIE" />
            <bitfield mask="0x08000000" name="CNFIE" />
            <bitfield mask="0x10000000" name="CNGIE" />
            <bitfield mask="0x20000000" name="CNHIE" />
            <bitfield mask="0x40000000" name="CNJIE" />
            <bitfield mask="0x80000000" name="CNKIE" />
         </register>
         <register caption="" name="IEC4" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PMPIE" />
            <bitfield mask="0x00000002" name="PMPEIE" />
            <bitfield mask="0x00000004" name="CMP1IE" />
            <bitfield mask="0x00000008" name="CMP2IE" />
            <bitfield mask="0x00000010" name="USBIE" />
            <bitfield mask="0x00000020" name="USBDMAIE" />
            <bitfield mask="0x00000040" name="DMA0IE" />
            <bitfield mask="0x00000080" name="DMA1IE" />
            <bitfield mask="0x00000100" name="DMA2IE" />
            <bitfield mask="0x00000200" name="DMA3IE" />
            <bitfield mask="0x00000400" name="DMA4IE" />
            <bitfield mask="0x00000800" name="DMA5IE" />
            <bitfield mask="0x00001000" name="DMA6IE" />
            <bitfield mask="0x00002000" name="DMA7IE" />
            <bitfield mask="0x00004000" name="SPI2EIE" />
            <bitfield mask="0x00008000" name="SPI2RXIE" />
            <bitfield mask="0x00010000" name="SPI2TXIE" />
            <bitfield mask="0x00020000" name="U2EIE" />
            <bitfield mask="0x00040000" name="U2RXIE" />
            <bitfield mask="0x00080000" name="U2TXIE" />
            <bitfield mask="0x00100000" name="I2C2BIE" />
            <bitfield mask="0x00200000" name="I2C2SIE" />
            <bitfield mask="0x00400000" name="I2C2MIE" />
            <bitfield mask="0x00800000" name="CAN1IE" />
            <bitfield mask="0x01000000" name="CAN2IE" />
            <bitfield mask="0x02000000" name="ETHIE" />
            <bitfield mask="0x04000000" name="SPI3EIE" />
            <bitfield mask="0x08000000" name="SPI3RXIE" />
            <bitfield mask="0x10000000" name="SPI3TXIE" />
            <bitfield mask="0x20000000" name="U3EIE" />
            <bitfield mask="0x40000000" name="U3RXIE" />
            <bitfield mask="0x80000000" name="U3TXIE" />
         </register>
         <register caption="" name="IEC5" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="I2C3BIE" />
            <bitfield mask="0x00000002" name="I2C3SIE" />
            <bitfield mask="0x00000004" name="I2C3MIE" />
            <bitfield mask="0x00000008" name="SPI4EIE" />
            <bitfield mask="0x00000010" name="SPI4RXIE" />
            <bitfield mask="0x00000020" name="SPI4TXIE" />
            <bitfield mask="0x00000040" name="RTCCIE" />
            <bitfield mask="0x00000080" name="FCEIE" />
            <bitfield mask="0x00000100" name="PREIE" />
            <bitfield mask="0x00000200" name="SQI1IE" />
            <bitfield mask="0x00000400" name="U4EIE" />
            <bitfield mask="0x00000800" name="U4RXIE" />
            <bitfield mask="0x00001000" name="U4TXIE" />
            <bitfield mask="0x00002000" name="I2C4BIE" />
            <bitfield mask="0x00004000" name="I2C4SIE" />
            <bitfield mask="0x00008000" name="I2C4MIE" />
            <bitfield mask="0x00010000" name="SPI5EIE" />
            <bitfield mask="0x00020000" name="SPI5RXIE" />
            <bitfield mask="0x00040000" name="SPI5TXIE" />
            <bitfield mask="0x00080000" name="U5EIE" />
            <bitfield mask="0x00100000" name="U5RXIE" />
            <bitfield mask="0x00200000" name="U5TXIE" />
            <bitfield mask="0x00400000" name="I2C5BIE" />
            <bitfield mask="0x00800000" name="I2C5SIE" />
            <bitfield mask="0x01000000" name="I2C5MIE" />
            <bitfield mask="0x02000000" name="SPI6IE" />
            <bitfield mask="0x04000000" name="SPI6RXIE" />
            <bitfield mask="0x08000000" name="SPI6TXIE" />
            <bitfield mask="0x10000000" name="U6EIE" />
            <bitfield mask="0x20000000" name="U6RXIE" />
            <bitfield mask="0x40000000" name="U6TXIE" />
            <bitfield mask="0x80000000" name="SDHCIE" />
         </register>
         <register caption="" name="IEC6" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="GLCDIE" />
            <bitfield mask="0x00000002" name="GPUIE" />
            <bitfield mask="0x00000008" name="CTMUIE" />
            <bitfield mask="0x00000010" name="ADCEOSIE" />
            <bitfield mask="0x00000020" name="ADCARDYIE" />
            <bitfield mask="0x00000040" name="ADCURDYIE" />
            <bitfield mask="0x00000080" name="ADC0EIE" />
            <bitfield mask="0x00000100" name="ADC1EIE" />
            <bitfield mask="0x00000200" name="ADC2EIE" />
            <bitfield mask="0x00000400" name="ADC3EIE" />
            <bitfield mask="0x00000800" name="ADC4EIE" />
            <bitfield mask="0x00002000" name="ADCGRPIE" />
            <bitfield mask="0x00004000" name="ADC7EIE" />
            <bitfield mask="0x00008000" name="ADC0WIE" />
            <bitfield mask="0x00010000" name="ADC1WIE" />
            <bitfield mask="0x00020000" name="ADC2WIE" />
            <bitfield mask="0x00040000" name="ADC3WIE" />
            <bitfield mask="0x00080000" name="ADC4WIE" />
            <bitfield mask="0x00400000" name="ADC7WIE" />
            <bitfield mask="0x00800000" name="MPLLFLTIE" />
         </register>
         <register caption="" name="IPC0" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CTIS" />
            <bitfield mask="0x0000001C" name="CTIP" />
            <bitfield mask="0x00000300" name="CS0IS" />
            <bitfield mask="0x00001C00" name="CS0IP" />
            <bitfield mask="0x00030000" name="CS1IS" />
            <bitfield mask="0x001C0000" name="CS1IP" />
            <bitfield mask="0x03000000" name="INT0IS" />
            <bitfield mask="0x1C000000" name="INT0IP" />
         </register>
         <register caption="" name="IPC1" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T1IS" />
            <bitfield mask="0x0000001C" name="T1IP" />
            <bitfield mask="0x00000300" name="IC1EIS" />
            <bitfield mask="0x00001C00" name="IC1EIP" />
            <bitfield mask="0x00030000" name="IC1IS" />
            <bitfield mask="0x001C0000" name="IC1IP" />
            <bitfield mask="0x03000000" name="OC1IS" />
            <bitfield mask="0x1C000000" name="OC1IP" />
         </register>
         <register caption="" name="IPC2" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000003" name="INT1IS" />
            <bitfield mask="0x0000001C" name="INT1IP" />
            <bitfield mask="0x00000300" name="T2IS" />
            <bitfield mask="0x00001C00" name="T2IP" />
            <bitfield mask="0x00030000" name="IC2EIS" />
            <bitfield mask="0x001C0000" name="IC2EIP" />
            <bitfield mask="0x03000000" name="IC2IS" />
            <bitfield mask="0x1C000000" name="IC2IP" />
         </register>
         <register caption="" name="IPC3" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x00000003" name="OC2IS" />
            <bitfield mask="0x0000001C" name="OC2IP" />
            <bitfield mask="0x00000300" name="INT2IS" />
            <bitfield mask="0x00001C00" name="INT2IP" />
            <bitfield mask="0x00030000" name="T3IS" />
            <bitfield mask="0x001C0000" name="T3IP" />
            <bitfield mask="0x03000000" name="IC3EIS" />
            <bitfield mask="0x1C000000" name="IC3EIP" />
         </register>
         <register caption="" name="IPC4" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC3IS" />
            <bitfield mask="0x0000001C" name="IC3IP" />
            <bitfield mask="0x00000300" name="OC3IS" />
            <bitfield mask="0x00001C00" name="OC3IP" />
            <bitfield mask="0x00030000" name="INT3IS" />
            <bitfield mask="0x001C0000" name="INT3IP" />
            <bitfield mask="0x03000000" name="T4IS" />
            <bitfield mask="0x1C000000" name="T4IP" />
         </register>
         <register caption="" name="IPC5" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC4EIS" />
            <bitfield mask="0x0000001C" name="IC4EIP" />
            <bitfield mask="0x00000300" name="IC4IS" />
            <bitfield mask="0x00001C00" name="IC4IP" />
            <bitfield mask="0x00030000" name="OC4IS" />
            <bitfield mask="0x001C0000" name="OC4IP" />
            <bitfield mask="0x03000000" name="INT4IS" />
            <bitfield mask="0x1C000000" name="INT4IP" />
         </register>
         <register caption="" name="IPC6" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T5IS" />
            <bitfield mask="0x0000001C" name="T5IP" />
            <bitfield mask="0x00000300" name="IC5EIS" />
            <bitfield mask="0x00001C00" name="IC5EIP" />
            <bitfield mask="0x00030000" name="IC5IS" />
            <bitfield mask="0x001C0000" name="IC5IP" />
            <bitfield mask="0x03000000" name="OC5IS" />
            <bitfield mask="0x1C000000" name="OC5IP" />
         </register>
         <register caption="" name="IPC7" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T6IS" />
            <bitfield mask="0x0000001C" name="T6IP" />
            <bitfield mask="0x00000300" name="IC6EIS" />
            <bitfield mask="0x00001C00" name="IC6EIP" />
            <bitfield mask="0x00030000" name="IC6IS" />
            <bitfield mask="0x001C0000" name="IC6IP" />
            <bitfield mask="0x03000000" name="OC6IS" />
            <bitfield mask="0x1C000000" name="OC6IP" />
         </register>
         <register caption="" name="IPC8" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T7IS" />
            <bitfield mask="0x0000001C" name="T7IP" />
            <bitfield mask="0x00000300" name="IC7EIS" />
            <bitfield mask="0x00001C00" name="IC7EIP" />
            <bitfield mask="0x00030000" name="IC7IS" />
            <bitfield mask="0x001C0000" name="IC7IP" />
            <bitfield mask="0x03000000" name="OC7IS" />
            <bitfield mask="0x1C000000" name="OC7IP" />
         </register>
         <register caption="" name="IPC9" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T8IS" />
            <bitfield mask="0x0000001C" name="T8IP" />
            <bitfield mask="0x00000300" name="IC8EIS" />
            <bitfield mask="0x00001C00" name="IC8EIP" />
            <bitfield mask="0x00030000" name="IC8IS" />
            <bitfield mask="0x001C0000" name="IC8IP" />
            <bitfield mask="0x03000000" name="OC8IS" />
            <bitfield mask="0x1C000000" name="OC8IP" />
         </register>
         <register caption="" name="IPC10" offset="0x1e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T9IS" />
            <bitfield mask="0x0000001C" name="T9IP" />
            <bitfield mask="0x00000300" name="IC9EIS" />
            <bitfield mask="0x00001C00" name="IC9EIP" />
            <bitfield mask="0x00030000" name="IC9IS" />
            <bitfield mask="0x001C0000" name="IC9IP" />
            <bitfield mask="0x03000000" name="OC9IS" />
            <bitfield mask="0x1C000000" name="OC9IP" />
         </register>
         <register caption="" name="IPC11" offset="0x1f0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCIS" />
            <bitfield mask="0x0000001C" name="ADCIP" />
            <bitfield mask="0x00000300" name="ADCFIFOIS" />
            <bitfield mask="0x00001C00" name="ADCFIFOIP" />
            <bitfield mask="0x00030000" name="ADCDC1IS" />
            <bitfield mask="0x001C0000" name="ADCDC1IP" />
            <bitfield mask="0x03000000" name="ADCDC2IS" />
            <bitfield mask="0x1C000000" name="ADCDC2IP" />
         </register>
         <register caption="" name="IPC12" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDC3IS" />
            <bitfield mask="0x0000001C" name="ADCDC3IP" />
            <bitfield mask="0x00000300" name="ADCDC4IS" />
            <bitfield mask="0x00001C00" name="ADCDC4IP" />
            <bitfield mask="0x00030000" name="ADCDC5IS" />
            <bitfield mask="0x001C0000" name="ADCDC5IP" />
            <bitfield mask="0x03000000" name="ADCDC6IS" />
            <bitfield mask="0x1C000000" name="ADCDC6IP" />
         </register>
         <register caption="" name="IPC13" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDF1IS" />
            <bitfield mask="0x0000001C" name="ADCDF1IP" />
            <bitfield mask="0x00000300" name="ADCDF2IS" />
            <bitfield mask="0x00001C00" name="ADCDF2IP" />
            <bitfield mask="0x00030000" name="ADCDF3IS" />
            <bitfield mask="0x001C0000" name="ADCDF3IP" />
            <bitfield mask="0x03000000" name="ADCDF4IS" />
            <bitfield mask="0x1C000000" name="ADCDF4IP" />
         </register>
         <register caption="" name="IPC14" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDF5IS" />
            <bitfield mask="0x0000001C" name="ADCDF5IP" />
            <bitfield mask="0x00000300" name="ADCDF6IS" />
            <bitfield mask="0x00001C00" name="ADCDF6IP" />
            <bitfield mask="0x00030000" name="ADCFLTIS" />
            <bitfield mask="0x001C0000" name="ADCFLTIP" />
            <bitfield mask="0x03000000" name="ADCD0IS" />
            <bitfield mask="0x1C000000" name="ADCD0IP" />
         </register>
         <register caption="" name="IPC15" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD1IS" />
            <bitfield mask="0x0000001C" name="ADCD1IP" />
            <bitfield mask="0x00000300" name="ADCD2IS" />
            <bitfield mask="0x00001C00" name="ADCD2IP" />
            <bitfield mask="0x00030000" name="ADCD3IS" />
            <bitfield mask="0x001C0000" name="ADCD3IP" />
            <bitfield mask="0x03000000" name="ADCD4IS" />
            <bitfield mask="0x1C000000" name="ADCD4IP" />
         </register>
         <register caption="" name="IPC16" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD5IS" />
            <bitfield mask="0x0000001C" name="ADCD5IP" />
            <bitfield mask="0x00000300" name="ADCD6IS" />
            <bitfield mask="0x00001C00" name="ADCD6IP" />
            <bitfield mask="0x00030000" name="ADCD7IS" />
            <bitfield mask="0x001C0000" name="ADCD7IP" />
            <bitfield mask="0x03000000" name="ADCD8IS" />
            <bitfield mask="0x1C000000" name="ADCD8IP" />
         </register>
         <register caption="" name="IPC17" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD9IS" />
            <bitfield mask="0x0000001C" name="ADCD9IP" />
            <bitfield mask="0x00000300" name="ADCD10IS" />
            <bitfield mask="0x00001C00" name="ADCD10IP" />
            <bitfield mask="0x00030000" name="ADCD11IS" />
            <bitfield mask="0x001C0000" name="ADCD11IP" />
            <bitfield mask="0x03000000" name="ADCD12IS" />
            <bitfield mask="0x1C000000" name="ADCD12IP" />
         </register>
         <register caption="" name="IPC18" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD13IS" />
            <bitfield mask="0x0000001C" name="ADCD13IP" />
            <bitfield mask="0x00000300" name="ADCD14IS" />
            <bitfield mask="0x00001C00" name="ADCD14IP" />
            <bitfield mask="0x00030000" name="ADCD15IS" />
            <bitfield mask="0x001C0000" name="ADCD15IP" />
            <bitfield mask="0x03000000" name="ADCD16IS" />
            <bitfield mask="0x1C000000" name="ADCD16IP" />
         </register>
         <register caption="" name="IPC19" offset="0x270" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD17IS" />
            <bitfield mask="0x0000001C" name="ADCD17IP" />
            <bitfield mask="0x00000300" name="ADCD18IS" />
            <bitfield mask="0x00001C00" name="ADCD18IP" />
            <bitfield mask="0x00030000" name="ADCD19IS" />
            <bitfield mask="0x001C0000" name="ADCD19IP" />
            <bitfield mask="0x03000000" name="ADCD20IS" />
            <bitfield mask="0x1C000000" name="ADCD20IP" />
         </register>
         <register caption="" name="IPC20" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD21IS" />
            <bitfield mask="0x0000001C" name="ADCD21IP" />
            <bitfield mask="0x00000300" name="ADCD22IS" />
            <bitfield mask="0x00001C00" name="ADCD22IP" />
            <bitfield mask="0x00030000" name="ADCD23IS" />
            <bitfield mask="0x001C0000" name="ADCD23IP" />
            <bitfield mask="0x03000000" name="ADCD24IS" />
            <bitfield mask="0x1C000000" name="ADCD24IP" />
         </register>
         <register caption="" name="IPC21" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD25IS" />
            <bitfield mask="0x0000001C" name="ADCD25IP" />
            <bitfield mask="0x00000300" name="ADCD26IS" />
            <bitfield mask="0x00001C00" name="ADCD26IP" />
            <bitfield mask="0x00030000" name="ADCD27IS" />
            <bitfield mask="0x001C0000" name="ADCD27IP" />
            <bitfield mask="0x03000000" name="ADCD28IS" />
            <bitfield mask="0x1C000000" name="ADCD28IP" />
         </register>
         <register caption="" name="IPC22" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD29IS" />
            <bitfield mask="0x0000001C" name="ADCD29IP" />
            <bitfield mask="0x00000300" name="ADCD30IS" />
            <bitfield mask="0x00001C00" name="ADCD30IP" />
            <bitfield mask="0x00030000" name="ADCD31IS" />
            <bitfield mask="0x001C0000" name="ADCD31IP" />
            <bitfield mask="0x03000000" name="ADCD32IS" />
            <bitfield mask="0x1C000000" name="ADCD32IP" />
         </register>
         <register caption="" name="IPC23" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD33IS" />
            <bitfield mask="0x0000001C" name="ADCD33IP" />
            <bitfield mask="0x00000300" name="ADCD34IS" />
            <bitfield mask="0x00001C00" name="ADCD34IP" />
            <bitfield mask="0x00030000" name="ADCD35IS" />
            <bitfield mask="0x001C0000" name="ADCD35IP" />
            <bitfield mask="0x03000000" name="ADCD36IS" />
            <bitfield mask="0x1C000000" name="ADCD36IP" />
         </register>
         <register caption="" name="IPC24" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD37IS" />
            <bitfield mask="0x0000001C" name="ADCD37IP" />
            <bitfield mask="0x00000300" name="ADCD38IS" />
            <bitfield mask="0x00001C00" name="ADCD38IP" />
            <bitfield mask="0x00030000" name="ADCD39IS" />
            <bitfield mask="0x001C0000" name="ADCD39IP" />
            <bitfield mask="0x03000000" name="ADCD40IS" />
            <bitfield mask="0x1C000000" name="ADCD40IP" />
         </register>
         <register caption="" name="IPC25" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD41IS" />
            <bitfield mask="0x0000001C" name="ADCD41IP" />
            <bitfield mask="0x00000300" name="ADCD42IS" />
            <bitfield mask="0x00001C00" name="ADCD42IP" />
            <bitfield mask="0x00030000" name="ADCD43IS" />
            <bitfield mask="0x001C0000" name="ADCD43IP" />
         </register>
         <register caption="" name="IPC26" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CPCIS" />
            <bitfield mask="0x0000001C" name="CPCIP" />
            <bitfield mask="0x00000300" name="CFDCIS" />
            <bitfield mask="0x00001C00" name="CFDCIP" />
            <bitfield mask="0x00030000" name="SBIS" />
            <bitfield mask="0x001C0000" name="SBIP" />
            <bitfield mask="0x03000000" name="CRPTIS" />
            <bitfield mask="0x1C000000" name="CRPTIP" />
         </register>
         <register caption="" name="IPC27" offset="0x2f0" rw="RW" size="4">
            <bitfield mask="0x00000300" name="SPI1EIS" />
            <bitfield mask="0x00001C00" name="SPI1EIP" />
            <bitfield mask="0x00030000" name="SPI1RXIS" />
            <bitfield mask="0x001C0000" name="SPI1RXIP" />
            <bitfield mask="0x03000000" name="SPI1TXIS" />
            <bitfield mask="0x1C000000" name="SPI1TXIP" />
         </register>
         <register caption="" name="IPC28" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U1EIS" />
            <bitfield mask="0x0000001C" name="U1EIP" />
            <bitfield mask="0x00000300" name="U1RXIS" />
            <bitfield mask="0x00001C00" name="U1RXIP" />
            <bitfield mask="0x00030000" name="U1TXIS" />
            <bitfield mask="0x001C0000" name="U1TXIP" />
            <bitfield mask="0x03000000" name="I2C1BIS" />
            <bitfield mask="0x1C000000" name="I2C1BIP" />
         </register>
         <register caption="" name="IPC29" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C1SIS" />
            <bitfield mask="0x0000001C" name="I2C1SIP" />
            <bitfield mask="0x00000300" name="I2C1MIS" />
            <bitfield mask="0x00001C00" name="I2C1MIP" />
            <bitfield mask="0x00030000" name="CNAIS" />
            <bitfield mask="0x001C0000" name="CNAIP" />
            <bitfield mask="0x03000000" name="CNBIS" />
            <bitfield mask="0x1C000000" name="CNBIP" />
         </register>
         <register caption="" name="IPC30" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNCIS" />
            <bitfield mask="0x0000001C" name="CNCIP" />
            <bitfield mask="0x00000300" name="CNDIS" />
            <bitfield mask="0x00001C00" name="CNDIP" />
            <bitfield mask="0x00030000" name="CNEIS" />
            <bitfield mask="0x001C0000" name="CNEIP" />
            <bitfield mask="0x03000000" name="CNFIS" />
            <bitfield mask="0x1C000000" name="CNFIP" />
         </register>
         <register caption="" name="IPC31" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNGIS" />
            <bitfield mask="0x0000001C" name="CNGIP" />
            <bitfield mask="0x00000300" name="CNHIS" />
            <bitfield mask="0x00001C00" name="CNHIP" />
            <bitfield mask="0x00030000" name="CNJIS" />
            <bitfield mask="0x001C0000" name="CNJIP" />
            <bitfield mask="0x03000000" name="CNKIS" />
            <bitfield mask="0x1C000000" name="CNKIP" />
         </register>
         <register caption="" name="IPC32" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PMPIS" />
            <bitfield mask="0x0000001C" name="PMPIP" />
            <bitfield mask="0x00000300" name="PMPEIS" />
            <bitfield mask="0x00001C00" name="PMPEIP" />
            <bitfield mask="0x00030000" name="CMP1IS" />
            <bitfield mask="0x001C0000" name="CMP1IP" />
            <bitfield mask="0x03000000" name="CMP2IS" />
            <bitfield mask="0x1C000000" name="CMP2IP" />
         </register>
         <register caption="" name="IPC33" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000003" name="USBIS" />
            <bitfield mask="0x0000001C" name="USBIP" />
            <bitfield mask="0x00000300" name="USBDMAIS" />
            <bitfield mask="0x00001C00" name="USBDMAIP" />
            <bitfield mask="0x00030000" name="DMA0IS" />
            <bitfield mask="0x001C0000" name="DMA0IP" />
            <bitfield mask="0x03000000" name="DMA1IS" />
            <bitfield mask="0x1C000000" name="DMA1IP" />
         </register>
         <register caption="" name="IPC34" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA2IS" />
            <bitfield mask="0x0000001C" name="DMA2IP" />
            <bitfield mask="0x00000300" name="DMA3IS" />
            <bitfield mask="0x00001C00" name="DMA3IP" />
            <bitfield mask="0x00030000" name="DMA4IS" />
            <bitfield mask="0x001C0000" name="DMA4IP" />
            <bitfield mask="0x03000000" name="DMA5IS" />
            <bitfield mask="0x1C000000" name="DMA5IP" />
         </register>
         <register caption="" name="IPC35" offset="0x370" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA6IS" />
            <bitfield mask="0x0000001C" name="DMA6IP" />
            <bitfield mask="0x00000300" name="DMA7IS" />
            <bitfield mask="0x00001C00" name="DMA7IP" />
            <bitfield mask="0x00030000" name="SPI2EIS" />
            <bitfield mask="0x001C0000" name="SPI2EIP" />
            <bitfield mask="0x03000000" name="SPI2RXIS" />
            <bitfield mask="0x1C000000" name="SPI2RXIP" />
         </register>
         <register caption="" name="IPC36" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI2TXIS" />
            <bitfield mask="0x0000001C" name="SPI2TXIP" />
            <bitfield mask="0x00000300" name="U2EIS" />
            <bitfield mask="0x00001C00" name="U2EIP" />
            <bitfield mask="0x00030000" name="U2RXIS" />
            <bitfield mask="0x001C0000" name="U2RXIP" />
            <bitfield mask="0x03000000" name="U2TXIS" />
            <bitfield mask="0x1C000000" name="U2TXIP" />
         </register>
         <register caption="" name="IPC37" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C2BIS" />
            <bitfield mask="0x0000001C" name="I2C2BIP" />
            <bitfield mask="0x00000300" name="I2C2SIS" />
            <bitfield mask="0x00001C00" name="I2C2SIP" />
            <bitfield mask="0x00030000" name="I2C2MIS" />
            <bitfield mask="0x001C0000" name="I2C2MIP" />
            <bitfield mask="0x03000000" name="CAN1IS" />
            <bitfield mask="0x1C000000" name="CAN1IP" />
         </register>
         <register caption="" name="IPC38" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CAN2IS" />
            <bitfield mask="0x0000001C" name="CAN2IP" />
            <bitfield mask="0x00000300" name="ETHIS" />
            <bitfield mask="0x00001C00" name="ETHIP" />
            <bitfield mask="0x00030000" name="SPI3EIS" />
            <bitfield mask="0x001C0000" name="SPI3EIP" />
            <bitfield mask="0x03000000" name="SPI3RXIS" />
            <bitfield mask="0x1C000000" name="SPI3RXIP" />
         </register>
         <register caption="" name="IPC39" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI3TXIS" />
            <bitfield mask="0x0000001C" name="SPI3TXIP" />
            <bitfield mask="0x00000300" name="U3EIS" />
            <bitfield mask="0x00001C00" name="U3EIP" />
            <bitfield mask="0x00030000" name="U3RXIS" />
            <bitfield mask="0x001C0000" name="U3RXIP" />
            <bitfield mask="0x03000000" name="U3TXIS" />
            <bitfield mask="0x1C000000" name="U3TXIP" />
         </register>
         <register caption="" name="IPC40" offset="0x3c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C3BIS" />
            <bitfield mask="0x0000001C" name="I2C3BIP" />
            <bitfield mask="0x00000300" name="I2C3SIS" />
            <bitfield mask="0x00001C00" name="I2C3SIP" />
            <bitfield mask="0x00030000" name="I2C3MIS" />
            <bitfield mask="0x001C0000" name="I2C3MIP" />
            <bitfield mask="0x03000000" name="SPI4EIS" />
            <bitfield mask="0x1C000000" name="SPI4EIP" />
         </register>
         <register caption="" name="IPC41" offset="0x3d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI4RXIS" />
            <bitfield mask="0x0000001C" name="SPI4RXIP" />
            <bitfield mask="0x00000300" name="SPI4TXIS" />
            <bitfield mask="0x00001C00" name="SPI4TXIP" />
            <bitfield mask="0x00030000" name="RTCCIS" />
            <bitfield mask="0x001C0000" name="RTCCIP" />
            <bitfield mask="0x03000000" name="FCEIS" />
            <bitfield mask="0x1C000000" name="FCEIP" />
         </register>
         <register caption="" name="IPC42" offset="0x3e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PREIS" />
            <bitfield mask="0x0000001C" name="PREIP" />
            <bitfield mask="0x00000300" name="SQI1IS" />
            <bitfield mask="0x00001C00" name="SQI1IP" />
            <bitfield mask="0x00030000" name="U4EIS" />
            <bitfield mask="0x001C0000" name="U4EIP" />
            <bitfield mask="0x03000000" name="U4RXIS" />
            <bitfield mask="0x1C000000" name="U4RXIP" />
         </register>
         <register caption="" name="IPC43" offset="0x3f0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U4TXIS" />
            <bitfield mask="0x0000001C" name="U4TXIP" />
            <bitfield mask="0x00000300" name="I2C4BIS" />
            <bitfield mask="0x00001C00" name="I2C4BIP" />
            <bitfield mask="0x00030000" name="I2C4SIS" />
            <bitfield mask="0x001C0000" name="I2C4SIP" />
            <bitfield mask="0x03000000" name="I2C4MIS" />
            <bitfield mask="0x1C000000" name="I2C4MIP" />
         </register>
         <register caption="" name="IPC44" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI5EIS" />
            <bitfield mask="0x0000001C" name="SPI5EIP" />
            <bitfield mask="0x00000300" name="SPI5RXIS" />
            <bitfield mask="0x00001C00" name="SPI5RXIP" />
            <bitfield mask="0x00030000" name="SPI5TXIS" />
            <bitfield mask="0x001C0000" name="SPI5TXIP" />
            <bitfield mask="0x03000000" name="U5EIS" />
            <bitfield mask="0x1C000000" name="U5EIP" />
         </register>
         <register caption="" name="IPC45" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U5RXIS" />
            <bitfield mask="0x0000001C" name="U5RXIP" />
            <bitfield mask="0x00000300" name="U5TXIS" />
            <bitfield mask="0x00001C00" name="U5TXIP" />
            <bitfield mask="0x00030000" name="I2C5BIS" />
            <bitfield mask="0x001C0000" name="I2C5BIP" />
            <bitfield mask="0x03000000" name="I2C5SIS" />
            <bitfield mask="0x1C000000" name="I2C5SIP" />
         </register>
         <register caption="" name="IPC46" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C5MIS" />
            <bitfield mask="0x0000001C" name="I2C5MIP" />
            <bitfield mask="0x00000300" name="SPI6EIS" />
            <bitfield mask="0x00001C00" name="SPI6EIP" />
            <bitfield mask="0x00030000" name="SPI6RXIS" />
            <bitfield mask="0x001C0000" name="SPI6RXIP" />
            <bitfield mask="0x03000000" name="SPI6TXIS" />
            <bitfield mask="0x1C000000" name="SPI6TXIP" />
         </register>
         <register caption="" name="IPC47" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U6EIS" />
            <bitfield mask="0x0000001C" name="U6EIP" />
            <bitfield mask="0x00000300" name="U6RXIS" />
            <bitfield mask="0x00001C00" name="U6RXIP" />
            <bitfield mask="0x00030000" name="U6TXIS" />
            <bitfield mask="0x001C0000" name="U6TXIP" />
            <bitfield mask="0x03000000" name="SDHCIS" />
            <bitfield mask="0x1C000000" name="SDHCIP" />
         </register>
         <register caption="" name="IPC48" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x00000003" name="GLCDIS" />
            <bitfield mask="0x0000001C" name="GLCDIP" />
            <bitfield mask="0x00000300" name="GPUIS" />
            <bitfield mask="0x00001C00" name="GPUIP" />
            <bitfield mask="0x03000000" name="CTMUIS" />
            <bitfield mask="0x1C000000" name="CTMUIP" />
         </register>
         <register caption="" name="IPC49" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCEOSIS" />
            <bitfield mask="0x0000001C" name="ADCEOSIP" />
            <bitfield mask="0x00000300" name="ADCARDYIS" />
            <bitfield mask="0x00001C00" name="ADCARDYIP" />
            <bitfield mask="0x00030000" name="ADCURDYIS" />
            <bitfield mask="0x001C0000" name="ADCURDYIP" />
            <bitfield mask="0x03000000" name="ADC0EIS" />
            <bitfield mask="0x1C000000" name="ADC0EIP" />
         </register>
         <register caption="" name="IPC50" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADC1EIS" />
            <bitfield mask="0x0000001C" name="ADC1EIP" />
            <bitfield mask="0x00000300" name="ADC2EIS" />
            <bitfield mask="0x00001C00" name="ADC2EIP" />
            <bitfield mask="0x00030000" name="ADC3EIS" />
            <bitfield mask="0x001C0000" name="ADC3EIP" />
            <bitfield mask="0x03000000" name="ADC4EIS" />
            <bitfield mask="0x1C000000" name="ADC4EIP" />
         </register>
         <register caption="" name="IPC51" offset="0x470" rw="RW" size="4">
            <bitfield mask="0x00000300" name="ADCGRPEIS" />
            <bitfield mask="0x00001C00" name="ADCGRPEIP" />
            <bitfield mask="0x00030000" name="ADC7EIS" />
            <bitfield mask="0x001C0000" name="ADC7EIP" />
            <bitfield mask="0x03000000" name="ADC0WIS" />
            <bitfield mask="0x1C000000" name="ADC0WIP" />
         </register>
         <register caption="" name="IPC52" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADC1WIS" />
            <bitfield mask="0x0000001C" name="ADC1WIP" />
            <bitfield mask="0x00000300" name="ADC2WIS" />
            <bitfield mask="0x00001C00" name="ADC2WIP" />
            <bitfield mask="0x00030000" name="ADC3WIS" />
            <bitfield mask="0x001C0000" name="ADC3WIP" />
            <bitfield mask="0x03000000" name="ADC4WIS" />
            <bitfield mask="0x1C000000" name="ADC4WIP" />
         </register>
         <register caption="" name="IPC53" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00030000" name="ADC7WIS" />
            <bitfield mask="0x001C0000" name="ADC7WIP" />
            <bitfield mask="0x03000000" name="MPLLFLTIS" />
            <bitfield mask="0x1C000000" name="MPLLFLTIP" />
         </register>
         <register caption="" name="OFF000" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF001" offset="0x544" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF002" offset="0x548" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF003" offset="0x54c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF004" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF005" offset="0x554" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF006" offset="0x558" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF007" offset="0x55c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF008" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF009" offset="0x564" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF010" offset="0x568" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF011" offset="0x56c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF012" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF013" offset="0x574" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF014" offset="0x578" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF015" offset="0x57c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF016" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF017" offset="0x584" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF018" offset="0x588" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF019" offset="0x58c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF020" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF021" offset="0x594" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF022" offset="0x598" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF023" offset="0x59c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF024" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF025" offset="0x5a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF026" offset="0x5a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF027" offset="0x5ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF028" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF029" offset="0x5b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF030" offset="0x5b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF031" offset="0x5bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF032" offset="0x5c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF033" offset="0x5c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF034" offset="0x5c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF035" offset="0x5cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF036" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF037" offset="0x5d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF038" offset="0x5d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF039" offset="0x5dc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF040" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF041" offset="0x5e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF042" offset="0x5e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF043" offset="0x5ec" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF044" offset="0x5f0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF045" offset="0x5f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF046" offset="0x5f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF047" offset="0x5fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF048" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF049" offset="0x604" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF050" offset="0x608" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF051" offset="0x60c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF052" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF053" offset="0x614" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF054" offset="0x618" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF055" offset="0x61c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF056" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF057" offset="0x624" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF058" offset="0x628" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF059" offset="0x62c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF060" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF061" offset="0x634" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF062" offset="0x638" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF063" offset="0x63c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF064" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF065" offset="0x644" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF066" offset="0x648" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF067" offset="0x64c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF068" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF069" offset="0x654" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF070" offset="0x658" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF071" offset="0x65c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF072" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF073" offset="0x664" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF074" offset="0x668" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF075" offset="0x66c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF076" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF077" offset="0x674" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF078" offset="0x678" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF079" offset="0x67c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF080" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF081" offset="0x684" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF082" offset="0x688" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF083" offset="0x68c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF084" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF085" offset="0x694" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF086" offset="0x698" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF087" offset="0x69c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF088" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF089" offset="0x6a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF090" offset="0x6a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF091" offset="0x6ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF092" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF093" offset="0x6b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF094" offset="0x6b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF095" offset="0x6bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF096" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF097" offset="0x6c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF098" offset="0x6c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF099" offset="0x6cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF100" offset="0x6d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF101" offset="0x6d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF102" offset="0x6d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF103" offset="0x6dc" rw="RW" size="4"> <bitfield mask="0x0003FFFE" name="VOFF" /> </register> <register caption="" name="OFF104" offset="0x6e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF105" offset="0x6e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF106" offset="0x6e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF109" offset="0x6f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF110" offset="0x6f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF111" offset="0x6fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF112" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF113" offset="0x704" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF114" offset="0x708" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF115" offset="0x70c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF116" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF117" offset="0x714" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF118" offset="0x718" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF119" offset="0x71c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF120" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF121" offset="0x724" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF122" offset="0x728" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF123" offset="0x72c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF124" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF125" offset="0x734" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF126" offset="0x738" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF127" offset="0x73c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF128" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF129" offset="0x744" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF130" offset="0x748" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF131" offset="0x74c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF132" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF133" offset="0x754" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF134" offset="0x758" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF135" offset="0x75c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF136" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF137" offset="0x764" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF138" offset="0x768" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF139" offset="0x76c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF140" offset="0x770" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF141" offset="0x774" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF142" offset="0x778" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF143" offset="0x77c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF144" offset="0x780" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF145" offset="0x784" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF146" offset="0x788" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF147" offset="0x78c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF148" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF149" offset="0x794" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF150" offset="0x798" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF151" offset="0x79c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF152" offset="0x7a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF153" offset="0x7a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF154" offset="0x7a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF155" offset="0x7ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF156" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF157" offset="0x7b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF158" offset="0x7b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF159" offset="0x7bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF160" offset="0x7c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF161" offset="0x7c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF162" offset="0x7c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF163" offset="0x7cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF164" offset="0x7d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF165" offset="0x7d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF166" offset="0x7d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF167" offset="0x7dc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF168" offset="0x7e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF169" offset="0x7e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF170" offset="0x7e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF171" offset="0x7ec" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF172" offset="0x7f0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF173" offset="0x7f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF174" offset="0x7f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF175" offset="0x7fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF176" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF177" offset="0x804" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF178" offset="0x808" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF179" offset="0x80c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF180" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF181" offset="0x814" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF182" offset="0x818" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF183" offset="0x81c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF184" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF185" offset="0x824" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF186" offset="0x828" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF187" offset="0x82c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF188" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF189" offset="0x834" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF190" offset="0x838" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF191" offset="0x83c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF192" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF193" offset="0x844" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF195" offset="0x84c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF196" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF197" offset="0x854" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF198" offset="0x858" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF199" offset="0x85c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF200" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF201" offset="0x864" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF202" offset="0x868" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF203" offset="0x86c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF205" offset="0x874" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF206" offset="0x878" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF207" offset="0x87c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF208" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF209" offset="0x884" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF210" offset="0x888" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF211" offset="0x8a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF214" offset="0x898" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF215" offset="0x89c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
      </register-group>
      <value-group caption="External Interrupt 0 Edge" name="INTCON__INT0EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 1 Edge" name="INTCON__INT1EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 2 Edge" name="INTCON__INT2EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 3 Edge" name="INTCON__INT3EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 4 Edge" name="INTCON__INT4EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Proximity Timer Control bits" name="INTCON__TPC">
         <value caption="Interrupts of group priority 7 or lower start the Interrupt Proximity timer" name="" value="0x7" />
         <value caption="Interrupts of group priority 6 or lower start the Interrupt Proximity timer" name="" value="0x6" />
         <value caption="Interrupts of group priority 5 or lower start the Interrupt Proximity timer" name="" value="0x5" />
         <value caption="Interrupts of group priority 4 or lower start the Interrupt Proximity timer" name="" value="0x4" />
         <value caption="Interrupts of group priority 3 or lower start the Interrupt Proximity timer" name="" value="0x3" />
         <value caption="Interrupts of group priority 2 or lower start the Interrupt Proximity timer" name="" value="0x2" />
         <value caption="Interrupts of group priority 1 start the Interrupt Proximity timer" name="" value="0x1" />
         <value caption="Disables Interrupt Proximity timer" name="" value="0x0" />
      </value-group>
      <value-group caption="Multi Vector Configuration bit" name="INTCON__MVEC">
         <value caption="Interrupt controller configured for multi-vectored mode" name="" value="0x1" />
         <value caption="Interrupt controller configured for single vectored mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Single Vector Shadow Register Set bit" name="PRISS__SS0">
         <value caption="Single vector is presented with a shadow set" name="" value="0x1" />
         <value caption="Single vector is not presented with a shadow set" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 1 Shadow Set bits (1)" name="PRISS__PRI1SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 2 Shadow Set bits (1)" name="PRISS__PRI2SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 3 Shadow Set bits (1)" name="PRISS__PRI3SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 4 Shadow Set bits (1)" name="PRISS__PRI4SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 5 Shadow Set bits (1)" name="PRISS__PRI5SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 6 Shadow Set bits (1)" name="PRISS__PRI6SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 7 Shadow Set bits (1)" name="PRISS__PRI7SS">
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xf" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xe" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xd" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xc" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xb" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0xa" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0x9" />
         <value caption="Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)" name="" value="0x8" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 0" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02869" name="JTAG" version="2">
      <register-group name="JTAG">
         <register caption="" name="_ICDCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBKEN" />
            <bitfield mask="0x00000002" name="SLPBKEN" />
            <bitfield mask="0x00000004" name="WDTBKEN" />
            <bitfield mask="0x00000008" name="WDTEN" />
            <bitfield mask="0x00000010" name="RSTBUG" />
            <bitfield mask="0x00000020" name="DMTBKEN" />
            <bitfield mask="0x00000040" name="DMTEN" />
            <bitfield mask="0x00004000" name="FRZ" />
         </register>
         <register caption="" name="_ICDSTAT" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBF" />
            <bitfield mask="0x00000002" name="SLPBF" />
            <bitfield mask="0x00000004" name="WDTBF" />
            <bitfield mask="0x00000008" name="DMTBF" />
            <bitfield mask="0x00000010" name="WDTRUNBF" />
            <bitfield mask="0x00000020" name="WDTSLPBF" />
         </register>
      </register-group>
   </module>
   <module caption="" id="02819" name="NVM" version="2">
      <register-group name="NVM">
         <register caption="Flash Programming Control Register" name="NVMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="NVM Operation bits" mask="0x0000000F" name="NVMOP" values="NVMCON__NVMOP" />
            <bitfield caption="Boot Flash Bank Alias Swap Control bit" mask="0x00000040" name="BFSWAP" values="NVMCON__BFSWAP" />
            <bitfield caption="Program Flash Bank Swap Control bit" mask="0x00000080" name="PFSWAP" values="NVMCON__PFSWAP" />
            <bitfield caption="Low-Voltage Detect Error bit" mask="0x00001000" name="LVDERR" values="NVMCON__LVDERR" />
            <bitfield caption="Write Error bit" mask="0x00002000" name="WRERR" values="NVMCON__WRERR" />
            <bitfield caption="Write Enable bit" mask="0x00004000" name="WREN" values="NVMCON__WREN" />
            <bitfield caption="Write Control bit" mask="0x00008000" name="WR" values="NVMCON__WR" />
         </register>
         <register caption="Programming Unlock Register" name="NVMKEY" offset="0x10" rw="W" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMKEY" />
         </register>
         <register caption="Flash Address Register" name="NVMADDR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMADDR" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA0" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA0" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA1" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA2" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA3" />
         </register>
         <register caption="Source Data Address Register" name="NVMSRCADDR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMSRCADDR" />
         </register>
         <register caption="Program Flash Write-Protect Register" name="NVMPWP" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00FFFFFF" name="PWP" />
            <bitfield caption="Program Flash Memory Page Write-protect Unlock bit" mask="0x80000000" name="PWPULOCK" values="NVMPWP__PWPULOCK" />
         </register>
         <register caption="Flash Boot (Page) Write-Protect Register" name="NVMBWP" offset="0x90" rw="RW" size="4">
            <bitfield caption="Upper Boot Alias Page 0 Write-protect bit" mask="0x00000001" name="UBWP0" values="NVMBWP__UBWP0" />
            <bitfield caption="Upper Boot Alias Page 1 Write-protect bit" mask="0x00000002" name="UBWP1" values="NVMBWP__UBWP1" />
            <bitfield caption="Upper Boot Alias Page 2 Write-protect bit" mask="0x00000004" name="UBWP2" values="NVMBWP__UBWP2" />
            <bitfield caption="Upper Boot Alias Page 3 Write-protect bit" mask="0x00000008" name="UBWP3" values="NVMBWP__UBWP3" />
            <bitfield caption="Upper Boot Alias Page 4 Write-protect bit" mask="0x00000010" name="UBWP4" values="NVMBWP__UBWP4" />
            <bitfield caption="Upper Boot Alias Write-protect Unlock bit" mask="0x00000100" name="UBWPULOCK" values="NVMBWP__UBWPULOCK" />
            <bitfield caption="Lower Boot Alias Page 0 Write-protect bit" mask="0x00000200" name="LBWP0" values="NVMBWP__LBWP0" />
            <bitfield caption="Lower Boot Alias Page 1 Write-protect bit" mask="0x00000400" name="LBWP1" values="NVMBWP__LBWP1" />
            <bitfield caption="Lower Boot Alias Page 2 Write-protect bit" mask="0x00000800" name="LBWP2" values="NVMBWP__LBWP2" />
            <bitfield caption="Lower Boot Alias Page 3 Write-protect bit" mask="0x00001000" name="LBWP3" values="NVMBWP__LBWP3" />
            <bitfield caption="Lower Boot Alias Page 4 Write-protect bit" mask="0x00002000" name="LBWP4" values="NVMBWP__LBWP4" />
            <bitfield caption="Lower Boot Alias Write-protect Unlock bit" mask="0x00004000" name="LBWPULOCK" values="NVMBWP__LBWPULOCK" />
         </register>
         <register caption="Flash Programming Control Register 2" name="NVMCON2" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Flash Memory Swap Lock Control bits" mask="0x000000C0" name="SWAPLOCK" values="NVMCON2__SWAPLOCK" />
         </register>
      </register-group>
      <value-group caption="NVM Operation bits" name="NVMCON__NVMOP">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Program erase operation: erase all of program Flash memory (all pages must be unprotected" name="" value="0x3" />
         <value caption="Upper program Flash memory erase operation: erases only the upper mapped region of program Flash (all pages in that region must be unprotected)" name="" value="0x6" />
         <value caption="Lower program Flash memory erase operation: erases only the lower mapped region of program Flash (all pages in that region must be unprotected)" name="" value="0x5" />
         <value caption="Page erase operation: erases page selected by NVMADDR" name="" value="0x4" />
         <value caption="Row program operation: programs row selected by NVMADDR" name="" value="0x3" />
         <value caption="Quad Word (128-bit) program operation: programs the 128-bit Flash word selected by NVMADDR" name="" value="0x2" />
         <value caption="Word program operation: programs word selected by NVMADDR" name="" value="0x1" />
         <value caption="No operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Boot Flash Bank Alias Swap Control bit" name="NVMCON__BFSWAP">
         <value caption="Boot Flash Bank 2 is mapped to the lower boot alias and boot Flash Bank 1 is mapped to the upper boot alias" name="" value="0x1" />
         <value caption="Boot Flash Bank 1 is mapped to the lower boot alias and boot Flash Bank 2 is mapped to the upper boot alias" name="" value="0x0" />
      </value-group>
      <value-group caption="Program Flash Bank Swap Control bit" name="NVMCON__PFSWAP">
         <value caption="Program Flash Bank 2 is mapped to the lower mapped region and program Flash Bank 1 is mapped to the upper mapped region" name="" value="0x1" />
         <value caption="Program Flash Bank 1 is mapped to the lower mapped region and program Flash Bank 2 is mapped to the upper mapped region" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Voltage Detect Error bit" name="NVMCON__LVDERR">
         <value caption="Low-voltage detected (possible data corruption" name="" value="0x1" />
         <value caption="Voltage level is acceptable for programming" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Error bit" name="NVMCON__WRERR">
         <value caption="Program or erase sequence did not complete successfully" name="" value="0x1" />
         <value caption="Program or erase sequence completed normally" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Enable bit" name="NVMCON__WREN">
         <value caption="Enable writes to the WR bit and disables writes to the NVMOP bits" name="" value="0x1" />
         <value caption="Disable writes to WR bit and enables writes to the NVMOP bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Control bit" name="NVMCON__WR">
         <value caption="Initiate a Flash operation" name="" value="0x1" />
         <value caption="Flash operation is complete or inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Program Flash Memory Page Write-protect Unlock bit" name="NVMPWP__PWPULOCK">
         <value caption="Register is not locked and can be modified" name="" value="0x1" />
         <value caption="Register is locked and cannot be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Page 0 Write-protect bit" name="NVMBWP__UBWP0">
         <value caption="Write protection for physical address 0x01FC20000 through 0x1FC23FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC20000 through 0x1FC23FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Page 1 Write-protect bit" name="NVMBWP__UBWP1">
         <value caption="Write protection for physical address 0x01FC24000 through 0x1FC27FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC24000 through 0x1FC27FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Page 2 Write-protect bit" name="NVMBWP__UBWP2">
         <value caption="Write protection for physical address 0x01FC28000 through 0x1FC2BFFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC28000 through 0x1FC2BFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Page 3 Write-protect bit" name="NVMBWP__UBWP3">
         <value caption="Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Page 4 Write-protect bit" name="NVMBWP__UBWP4">
         <value caption="Write protection for physical address 0x01FC30000 through 0x1FC33FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC30000 through 0x1FC33FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Upper Boot Alias Write-protect Unlock bit" name="NVMBWP__UBWPULOCK">
         <value caption="UBWPx bits are not locked and can be modified" name="" value="0x0" />
         <value caption="UBWPx bits are locked and cannot be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Page 0 Write-protect bit" name="NVMBWP__LBWP0">
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled" name="" value="0x0" />
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Page 1 Write-protect bit" name="NVMBWP__LBWP1">
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled" name="" value="0x0" />
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Page 2 Write-protect bit" name="NVMBWP__LBWP2">
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF enabled" name="" value="0x0" />
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Page 3 Write-protect bit" name="NVMBWP__LBWP3">
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF enabled" name="" value="0x0" />
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Page 4 Write-protect bit" name="NVMBWP__LBWP4">
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled" name="" value="0x0" />
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Write-protect Unlock bit" name="NVMBWP__LBWPULOCK">
         <value caption="LBWPx bits are not locked and can be modified" name="" value="0x2" />
         <value caption="LBWPx bits are locked and cannot be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Memory Swap Lock Control bits" name="NVMCON2__SWAPLOCK">
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable" name="" value="0x3" />
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is writable" name="" value="0x2" />
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is writable" name="" value="0x1" />
         <value caption="PFSWAP and BFSWAP are writable and SWAPLOCK is writable" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00749" name="OCMP" version="1">
      <register-group name="OCMP">
         <register caption="Output Compare 'x' Control Register" name="OC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC1CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC1CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC1CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC1CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC1CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC1CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC2CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC2CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC2CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC2CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC2CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC2CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC3CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC3CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC3CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC3CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC3CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC3CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC4CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC4CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC4CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC4CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC4CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC4CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC5CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC5CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC5CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC5CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC5CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC5CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC6CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC6CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC6CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC6CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC6CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC6CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC7CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC7CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC7CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC7CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC7CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC7CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC8CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC8CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC8CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC8CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC8CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC8CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC9CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC9CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC9CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC9CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC9CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC9CON__ON" />
         </register>
         <register caption="" name="OC1R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1R" />
         </register>
         <register caption="" name="OC2R" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2R" />
         </register>
         <register caption="" name="OC3R" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3R" />
         </register>
         <register caption="" name="OC4R" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4R" />
         </register>
         <register caption="" name="OC5R" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5R" />
         </register>
         <register caption="" name="OC6R" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6R" />
         </register>
         <register caption="" name="OC7R" offset="0xc10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7R" />
         </register>
         <register caption="" name="OC8R" offset="0xe10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8R" />
         </register>
         <register caption="" name="OC9R" offset="0x1010" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9R" />
         </register>
         <register caption="" name="OC1RS" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1RS" />
         </register>
         <register caption="" name="OC2RS" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2RS" />
         </register>
         <register caption="" name="OC3RS" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3RS" />
         </register>
         <register caption="" name="OC4RS" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4RS" />
         </register>
         <register caption="" name="OC5RS" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5RS" />
         </register>
         <register caption="" name="OC6RS" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6RS" />
         </register>
         <register caption="" name="OC7RS" offset="0xc20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7RS" />
         </register>
         <register caption="" name="OC8RS" offset="0xe20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8RS" />
         </register>
         <register caption="" name="OC9RS" offset="0x1020" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9RS" />
         </register>
      </register-group>
      <value-group caption="Output Compare Mode Select bits" name="OC1CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC1CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC1CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC1CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC1CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC1CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC2CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC2CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC2CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC2CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC2CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC2CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC3CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC3CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC3CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC3CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC3CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC3CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC4CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC4CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC4CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC4CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC4CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC4CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC5CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC5CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC5CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC5CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC5CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC5CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC6CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC6CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC6CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC6CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC6CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC6CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC7CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC7CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC7CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC7CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC7CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC7CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC8CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC8CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC8CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC8CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC8CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC8CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC9CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC9CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC9CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC9CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC9CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC9CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01643" name="PCACHE" version="2">
      <register-group name="PCACHE">
         <register caption="Prefetch Module Control Register" name="PRECON" offset="0x0" rw="RW" size="4">
            <bitfield caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" mask="0x00000007" name="PFMWS" values="PRECON__PFMWS" />
            <bitfield caption="Predictive Prefetch Enable bits" mask="0x00000030" name="PREFEN" values="PRECON__PREFEN" />
            <bitfield caption="Flash SEC Interrupt Enable bit" mask="0x04000000" name="PFMSECEN" values="PRECON__PFMSECEN" />
         </register>
         <register caption="Prefetch Module Status Register" name="PRESTAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="Flash SEC Count bits" mask="0x000000FF" name="PFMSECCNT" values="PRESTAT__PFMSECCNT" />
            <bitfield caption="Flash Single-bit Error Corrected Status bit" mask="0x04000000" name="PFMSEC" values="PRESTAT__PFMSEC" />
            <bitfield caption="Flash Double-bit Error Detected Status bit" mask="0x08000000" name="PFMDED" values="PRESTAT__PFMDED" />
         </register>
      </register-group>
      <value-group caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" name="PRECON__PFMWS">
         <value caption="Seven Wait states" name="" value="0x7" />
         <value caption="Six Wait states" name="" value="0x6" />
         <value caption="Five Wait states" name="" value="0x5" />
         <value caption="Four Wait states" name="" value="0x4" />
         <value caption="Three Wait states" name="" value="0x3" />
         <value caption="Two Wait states" name="" value="0x2" />
         <value caption="One Wait state" name="" value="0x1" />
         <value caption="Zero Wait states" name="" value="0x0" />
      </value-group>
      <value-group caption="Predictive Prefetch Enable bits" name="PRECON__PREFEN">
         <value caption="Enable predictive prefetch for any address" name="" value="0x3" />
         <value caption="Enable predictive prefetch for CPU instructions and CPU data" name="" value="0x2" />
         <value caption="Enable predictive prefetch for CPU instructions only" name="" value="0x1" />
         <value caption="Disable predictive prefetch" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash SEC Interrupt Enable bit" name="PRECON__PFMSECEN">
         <value caption="Generate an interrupt when the PFMSEC bit (PRESTAT) is set" name="" value="0x1" />
         <value caption="Do not generate an interrupt when the PFMSEC bit is set" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash SEC Count bits" name="PRESTAT__PFMSECCNT">
         <value caption="SEC count of 255" name="" value="0xff" />
         <value caption="SEC count of 254" name="" value="0xfe" />
         <value caption="SEC count of 1" name="" value="0x1" />
         <value caption="SEC count of 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Single-bit Error Corrected Status bit" name="PRESTAT__PFMSEC">
         <value caption="A SEC error occurred when PFMSECCNT was equal to zero" name="" value="0x1" />
         <value caption="A SEC error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Double-bit Error Detected Status bit" name="PRESTAT__PFMDED">
         <value caption="A DED error has occurred" name="" value="0x1" />
         <value caption="A DED error has not occurred" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00751" name="PMP" version="1">
      <register-group name="PMP">
         <register caption="Parallel Port Control Register" name="PMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Read Strobe Polarity bit" mask="0x00000001" name="RDSP" values="PMCON__RDSP" />
            <bitfield caption="Write Strobe Polarity bit" mask="0x00000002" name="WRSP" values="PMCON__WRSP" />
            <bitfield caption="Chip Select 1 Polarity bit" mask="0x00000008" name="CS1P" values="PMCON__CS1P" />
            <bitfield caption="Chip Select 2 Polarity bit" mask="0x00000010" name="CS2P" values="PMCON__CS2P" />
            <bitfield caption="Address Latch Polarity bit" mask="0x00000020" name="ALP" values="PMCON__ALP" />
            <bitfield caption="Chip Select Function bits" mask="0x000000C0" name="CSF" values="PMCON__CSF" />
            <bitfield caption="Read/Write Strobe Port Enable bit" mask="0x00000100" name="PTRDEN" values="PMCON__PTRDEN" />
            <bitfield caption="Write Enable Strobe Port Enable bit" mask="0x00000200" name="PTWREN" values="PMCON__PTWREN" />
            <bitfield caption="PMP Module TTL Input Buffer Select bit" mask="0x00000400" name="PMPTTL" values="PMCON__PMPTTL" />
            <bitfield caption="Address/Data Multiplexing Selection bits" mask="0x00001800" name="ADRMUX" values="PMCON__ADRMUX" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="PMCON__SIDL" />
            <bitfield caption="Parallel Master Port Enable bit" mask="0x00008000" name="ON" values="PMCON__ON" />
            <bitfield mask="0x00010000" name="EXADR" />
            <bitfield caption="Dual Read/Write Buffers enable bit" mask="0x00020000" name="DUALBUF" values="PMCON__DUALBUF" />
            <bitfield caption="Start Read on PMP Bus bit" mask="0x00040000" name="RDSTART" values="PMCON__RDSTART" />
         </register>
         <register caption="Parallel Port Mode Register" name="PMMODE" offset="0x10" rw="RW" size="4">
            <bitfield caption="Data Hold After Read/Write Strobe Wait States bits" mask="0x00000003" name="WAITE" values="PMMODE__WAITE" />
            <bitfield caption="Data Read/Write Strobe Wait States bits" mask="0x0000003C" name="WAITM" values="PMMODE__WAITM" />
            <bitfield caption="Data Setup to Read/Write Strobe Wait States bits" mask="0x000000C0" name="WAITB" values="PMMODE__WAITB" />
            <bitfield mask="0x00000300" name="MODE" />
            <bitfield caption="8/16-bit Mode bit" mask="0x00000400" name="MODE16" values="PMMODE__MODE16" />
            <bitfield caption="Increment Mode bits" mask="0x00001800" name="INCM" values="PMMODE__INCM" />
            <bitfield caption="Interrupt Request Mode bits" mask="0x00006000" name="IRQM" values="PMMODE__IRQM" />
            <bitfield caption="Busy bit" mask="0x00008000" name="BUSY" values="PMMODE__BUSY" />
         </register>
         <register caption="Parallel Port Address Register" name="PMADDR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="ADDR" />
            <bitfield mask="0x00004000" name="ADDR14" />
            <bitfield mask="0x00008000" name="ADDR15" />
         </register>
         <register caption="Parallel Port Output Data Register" name="PMDOUT" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATAOUT" />
         </register>
         <register caption="Parallel Port Input Data Register" name="PMDIN" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATAIN" />
         </register>
         <register caption="Parallel Port Pin Enable Register" name="PMAEN" offset="0x50" rw="RW" size="4">
            <bitfield caption="PMALH/PMALL Strobe Enable bits" mask="0x00FFFFFF" name="PTEN" values="PMAEN__PTEN" />
         </register>
         <register caption="Parallel Port Status Register (Slave modes only)" name="PMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield caption="Output Buffer 0 Status Empty bit" mask="0x00000001" name="OB0E" values="PMSTAT__OB0E" />
            <bitfield caption="Output Buffer 1 Status Empty bit" mask="0x00000002" name="OB1E" values="PMSTAT__OB1E" />
            <bitfield caption="Output Buffer 2 Status Empty bit" mask="0x00000004" name="OB2E" values="PMSTAT__OB2E" />
            <bitfield caption="Output Buffer 3 Status Empty bit" mask="0x00000008" name="OB3E" values="PMSTAT__OB3E" />
            <bitfield caption="Output Buffer Underflow Status bit" mask="0x00000040" name="OBUF" values="PMSTAT__OBUF" />
            <bitfield caption="Output Buffer Empty Status bit" mask="0x00000080" name="OBE" values="PMSTAT__OBE" />
            <bitfield caption="Input Buffer 0 Status Full bit" mask="0x00000100" name="IB0F" values="PMSTAT__IB0F" />
            <bitfield caption="Input Buffer 1 Status Full bit" mask="0x00000200" name="IB1F" values="PMSTAT__IB1F" />
            <bitfield caption="Input Buffer 2 Status Full bit" mask="0x00000400" name="IB2F" values="PMSTAT__IB2F" />
            <bitfield caption="Input Buffer 3 Status Full bit" mask="0x00000800" name="IB3F" values="PMSTAT__IB3F" />
            <bitfield caption="Input Buffer Overflow Status bit" mask="0x00004000" name="IBOV" values="PMSTAT__IBOV" />
            <bitfield caption="Input Buffer Full Status bit" mask="0x00008000" name="IBF" values="PMSTAT__IBF" />
         </register>
         <register caption="Parallel Port Write Address Register" name="PMWADDR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00FFFFFF" name="WADDR" />
         </register>
         <register caption="Parallel Port Read Address Register" name="PMRADDR" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RADDR" />
            <bitfield mask="0x00004000" name="RADDR14" />
            <bitfield mask="0x00008000" name="RADDR15" />
         </register>
         <register caption="Parallel Port Read Input Data Register" name="PMRDIN" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RDATAIN" />
         </register>
      </register-group>
      <value-group caption="Read Strobe Polarity bit" name="PMCON__RDSP">
         <value caption="(Slave and Master mode 2) Read Strobe active-high / (master mode 1) Read/write strobe active-high" name="" value="0x1" />
         <value caption="(Slave and Master mode 2) Read Strobe active-low / (Master mode 1) Read/write strobe active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Strobe Polarity bit" name="PMCON__WRSP">
         <value caption="(Slave and Master mode 2) Write strobe active-high / (Master mode 1) Enable strobe active-high" name="" value="0x1" />
         <value caption="(Slave and Master mode 2) Write strobe active-low / (Master mode 1) Enable strobe active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 1 Polarity bit" name="PMCON__CS1P">
         <value caption="Active-high (PMCS1)" name="" value="0x1" />
         <value caption="Active-low (PMCS1)" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 2 Polarity bit" name="PMCON__CS2P">
         <value caption="Active-high (PMCS2)" name="" value="0x1" />
         <value caption="Active-low (PMCS2)" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Latch Polarity bit" name="PMCON__ALP">
         <value caption="Active-high (PMALL and PMALH)" name="" value="0x1" />
         <value caption="Active-low (PMALL and PMALH)" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select Function bits" name="PMCON__CSF">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="PMCS1 and PMCS2 function as Chip Select" name="" value="0x2" />
         <value caption="PMCS2 functions as Chip Select and PMCS1 functions as address bit 14" name="" value="0x1" />
         <value caption="PMCS1 and PMCS2 function as address bit 14 and address bit 15" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Strobe Port Enable bit" name="PMCON__PTRDEN">
         <value caption="PMRD/PMWR port is enabled" name="" value="0x1" />
         <value caption="PMRD/PMWR port is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Enable Strobe Port Enable bit" name="PMCON__PTWREN">
         <value caption="PMWR/PMENB port is enabled" name="" value="0x1" />
         <value caption="PMWR/PMENB port is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PMP Module TTL Input Buffer Select bit" name="PMCON__PMPTTL">
         <value caption="PMP module uses TTL input buffers" name="" value="0x1" />
         <value caption="PMP module uses Schmitt Trigger input buffer" name="" value="0x0" />
      </value-group>
      <value-group caption="Address/Data Multiplexing Selection bits" name="PMCON__ADRMUX">
         <value caption="Lower 8 bits of address are multiplexed on PMD pins; upper 8 bits are not used" name="" value="0x3" />
         <value caption="All 16 bits of address are multiplexed on PMD pins" name="" value="0x2" />
         <value caption="Lower 8 bits of address are multiplexed on PMD pins" name="" value="0x1" />
         <value caption="Address and data appear on separate pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="PMCON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Parallel Master Port Enable bit" name="PMCON__ON">
         <value caption="PMP is enabled" name="" value="0x1" />
         <value caption="PMP is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Dual Read/Write Buffers enable bit" name="PMCON__DUALBUF">
         <value caption="PMP uses separate registers for reads and writes (PMRADDR" name="" value="0x1" />
         <value caption="PMP uses legacy registers (PMADDR" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Read on PMP Bus bit" name="PMCON__RDSTART">
         <value caption="Start a read cycle on the PMP bus" name="" value="0x20" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold After Read/Write Strobe Wait States bits" name="PMMODE__WAITE">
         <value caption="(for writes) Wait of 4 Tpbclk2 / (for reads) Wait of 3 Tpbclk2" name="" value="0x3" />
         <value caption="(for writes) Wait of 3 Tpbclk2 / (for reads) Wait of 2 Tpbclk2" name="" value="0x2" />
         <value caption="(for writes) Wait of 2 Tpbclk2 / (for reads) Wait of 1 Tpbclk2" name="" value="0x1" />
         <value caption="(for writes) Wait of 1 Tpbclk2 (default) / (for reads) Wait of 0 Tpbclk2 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Read/Write Strobe Wait States bits" name="PMMODE__WAITM">
         <value caption="Wait of 16 Tpbclk2" name="" value="0xf" />
         <value caption="Wait of 2 Tpbclk2" name="" value="0x1" />
         <value caption="Wait of 1 Tpbclk2 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Setup to Read/Write Strobe Wait States bits" name="PMMODE__WAITB">
         <value caption="Data wait of 4 Tpbclk2" name="" value="0x3" />
         <value caption="Data wait of 3 Tpbclk2" name="" value="0x2" />
         <value caption="Data wait of 2 Tpbclk2" name="" value="0x1" />
         <value caption="Data wait of 1 Tpbclk2" name="" value="0x0" />
      </value-group>
      <value-group caption="8/16-bit Mode bit" name="PMMODE__MODE16">
         <value caption="16-bit mode: a read or write to the data register invokes a single 16-bit transfer" name="" value="0x1" />
         <value caption="8-bit mode: a read or write to the data register invokes a single 8-bit transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Mode bits" name="PMMODE__INCM">
         <value caption="Slave mode read and write buffers auto-increment (MODE = 00 only)" name="" value="0x3" />
         <value caption="Decrement ADDR and ADDR&lt;14&gt; by 1 every read/write cycle" name="" value="0x2" />
         <value caption="Increment ADDR and ADDR&lt;14&gt; by 1 every read/write cycle" name="" value="0x1" />
         <value caption="No increment or decrement of address" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Request Mode bits" name="PMMODE__IRQM">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode)or on a read or write operation when PMA = 11 (Addressable Slave mode only)" name="" value="0x2" />
         <value caption="Interrupt is generated at the end of the read/write cycle" name="" value="0x1" />
         <value caption="No Interrupt is generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Busy bit" name="PMMODE__BUSY">
         <value caption="Port is busy" name="" value="0x1" />
         <value caption="Port is not busy" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMADDR__CS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000" />
         <value caption="Chip Select 1 is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMADDR__CS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000" />
         <value caption="Chip Select 2 is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="PMALH/PMALL Strobe Enable bits" name="PMAEN__PTEN">
         <value caption="PMA15 and PMA14 function as either PMA or PMCS1 and PMCS2" name="" value="0x4000" />
         <value caption="PMA15 and PMA14 function as port I/O" name="" value="0x0" />
         <value caption="PMA function as PMP address lines" name="" value="0x4" />
         <value caption="PMA function as port I/O" name="" value="0x0" />
         <value caption="PMA1 and PMA0 function as either PMA or PMALH and PMALL" name="" value="0x1" />
         <value caption="PMA1 and PMA0 pads function as port I/O" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer 0 Status Empty bit" name="PMSTAT__OB0E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1" />
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer 1 Status Empty bit" name="PMSTAT__OB1E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1" />
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer 2 Status Empty bit" name="PMSTAT__OB2E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1" />
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer 3 Status Empty bit" name="PMSTAT__OB3E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1" />
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer Underflow Status bit" name="PMSTAT__OBUF">
         <value caption="A read occurred from an empty output byte buffer (must be cleared in software)" name="" value="0x1" />
         <value caption="No underflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Buffer Empty Status bit" name="PMSTAT__OBE">
         <value caption="All readable output buffer registers are empty" name="" value="0x1" />
         <value caption="Some or all of the readable output buffer registers are full" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer 0 Status Full bit" name="PMSTAT__IB0F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1" />
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer 1 Status Full bit" name="PMSTAT__IB1F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1" />
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer 2 Status Full bit" name="PMSTAT__IB2F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1" />
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer 3 Status Full bit" name="PMSTAT__IB3F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1" />
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer Overflow Status bit" name="PMSTAT__IBOV">
         <value caption="A write attempt to a full input byte buffer is occurred (must be cleared in software)" name="" value="0x1" />
         <value caption="No overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Buffer Full Status bit" name="PMSTAT__IBF">
         <value caption="All writable input buffer registers are full" name="" value="0x1" />
         <value caption="Some or all of the writable input buffer registers are empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMWADDR__WCS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000" />
         <value caption="Chip Select 1 is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMWADDR__WCS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000" />
         <value caption="Chip Select 2 is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMRADDR__RCS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000" />
         <value caption="Chip Select 1 is inactive (RADDR14 function is selected)" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMRADDR__RCS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000" />
         <value caption="Chip Select 2 is inactive (RADDR15 function is selected)" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00159" name="RNG" version="2">
      <register-group name="RNG">
         <register caption="Random Number Generator Version Register" name="RNGVER" offset="0x0" rw="R" size="4">
            <bitfield mask="0x0000007F" name="REVISION" />
            <bitfield mask="0x0000FF80" name="VERSION" />
            <bitfield mask="0xFFFF0000" name="ID" />
         </register>
         <register caption="Random Number Generator Control Register" name="RNGCON" initval="0x00000064" offset="0x4" rw="RW" size="4">
            <bitfield caption="PRNG Polynomial Length bits" mask="0x000000FF" name="PLEN" />
            <bitfield caption="TRNG Operation Enable bit" mask="0x00000100" name="TRNGEN" values="RNGCON__TRNGEN" />
            <bitfield caption="PRNG Operation Enable bit" mask="0x00000200" name="PRNGEN" values="RNGCON__PRNGEN" />
            <bitfield caption="PRNG Number Shift Enable bit" mask="0x00000400" name="CONT" values="RNGCON__CONT" />
            <bitfield caption="TRNG Mode Selection bit" mask="0x00000800" name="TRNGMODE" values="RNGCON__TRNGMODE" />
            <bitfield mask="0x00001000" name="LOAD" />
         </register>
         <register caption="Random Number Generator Polynomial Register x (x = 1 or 2" name="RNGPOLY1" initval="0xFFFF0000" offset="0x8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POLY" />
         </register>
         <register caption="Random Number Generator Polynomial Register x (x = 1 or 2)" name="RNGPOLY2" initval="0xFFFF0000" offset="0xc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POLY" />
         </register>
         <register caption="Random Number Generator Register x (x = 1 or 2)" name="RNGNUMGEN1" initval="0xFFFFFFFF" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RNG" />
         </register>
         <register caption="Random Number Generator Register x (x = 1 or 2)" name="RNGNUMGEN2" initval="0xFFFFFFFF" offset="0x14" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RNG" />
         </register>
         <register caption="True Random Number Generator Seed Register x (x = 1 or 2" name="RNGSEED1" offset="0x18" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="SEED" />
         </register>
         <register caption="True Random Number Generator Seed Register x (x = 1 or 2" name="RNGSEED2" offset="0x1c" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="SEED" />
         </register>
         <register caption="True Random Number Generator Count Register" name="RNGCNT" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RCNT" />
         </register>
      </register-group>
      <value-group caption="TRNG Operation Enable bit" name="RNGCON__TRNGEN">
         <value caption="TRNG operation is enabled" name="" value="0x1" />
         <value caption="TRNG operation is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PRNG Operation Enable bit" name="RNGCON__PRNGEN">
         <value caption="PRNG operation is enabled" name="" value="0x1" />
         <value caption="PRNG operation is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PRNG Number Shift Enable bit" name="RNGCON__CONT">
         <value caption="The PRNG random number is shifted every cycle" name="" value="0x1" />
         <value caption="The PRNG random number is shifted when the previous value is removed" name="" value="0x0" />
      </value-group>
      <value-group caption="TRNG Mode Selection bit" name="RNGCON__TRNGMODE">
         <value caption="Use ring oscillators with bias corrector" name="" value="0x1" />
         <value caption="Use ring oscillators with XOR tree" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01423" name="RPIN" version="">
      <register-group name="RPIN">
         <register caption="" name="INT1R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT1R" />
         </register>
         <register caption="" name="INT2R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT2R" />
         </register>
         <register caption="" name="INT3R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT3R" />
         </register>
         <register caption="" name="INT4R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT4R" />
         </register>
         <register caption="" name="T2CKR" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T2CKR" />
         </register>
         <register caption="" name="T3CKR" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T3CKR" />
         </register>
         <register caption="" name="T4CKR" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T4CKR" />
         </register>
         <register caption="" name="T5CKR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T5CKR" />
         </register>
         <register caption="" name="T6CKR" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T6CKR" />
         </register>
         <register caption="" name="T7CKR" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T7CKR" />
         </register>
         <register caption="" name="T8CKR" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T8CKR" />
         </register>
         <register caption="" name="T9CKR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T9CKR" />
         </register>
         <register caption="" name="IC1R" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC1R" />
         </register>
         <register caption="" name="IC2R" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC2R" />
         </register>
         <register caption="" name="IC3R" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC3R" />
         </register>
         <register caption="" name="IC4R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC4R" />
         </register>
         <register caption="" name="IC5R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC5R" />
         </register>
         <register caption="" name="IC6R" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC6R" />
         </register>
         <register caption="" name="IC7R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC7R" />
         </register>
         <register caption="" name="IC8R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC8R" />
         </register>
         <register caption="" name="IC9R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC9R" />
         </register>
         <register caption="" name="OCFAR" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="OCFAR" />
         </register>
         <register caption="" name="U1RXR" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1RXR" />
         </register>
         <register caption="" name="U1CTSR" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1CTSR" />
         </register>
         <register caption="" name="U2RXR" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2RXR" />
         </register>
         <register caption="" name="U2CTSR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2CTSR" />
         </register>
         <register caption="" name="U3RXR" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3RXR" />
         </register>
         <register caption="" name="U3CTSR" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3CTSR" />
         </register>
         <register caption="" name="U4RXR" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4RXR" />
         </register>
         <register caption="" name="U4CTSR" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4CTSR" />
         </register>
         <register caption="" name="U5RXR" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5RXR" />
         </register>
         <register caption="" name="U5CTSR" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5CTSR" />
         </register>
         <register caption="" name="U6RXR" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6RXR" />
         </register>
         <register caption="" name="U6CTSR" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6CTSR" />
         </register>
         <register caption="" name="SDI1R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI1R" />
         </register>
         <register caption="" name="SS1R" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS1R" />
         </register>
         <register caption="" name="SDI2R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI2R" />
         </register>
         <register caption="" name="SS2R" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS2R" />
         </register>
         <register caption="" name="SDI3R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI3R" />
         </register>
         <register caption="" name="SS3R" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS3R" />
         </register>
         <register caption="" name="SDI4R" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI4R" />
         </register>
         <register caption="" name="SS4R" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS4R" />
         </register>
         <register caption="" name="SDI5R" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI5R" />
         </register>
         <register caption="" name="SS5R" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS5R" />
         </register>
         <register caption="" name="SDI6R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI6R" />
         </register>
         <register caption="" name="SS6R" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS6R" />
         </register>
         <register caption="" name="C1RXR" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C1RXR" />
         </register>
         <register caption="" name="C2RXR" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C2RXR" />
         </register>
         <register caption="" name="REFCLKI1R" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI1R" />
         </register>
         <register caption="" name="REFCLKI3R" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI3R" />
         </register>
         <register caption="" name="REFCLKI4R" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI4R" />
         </register>
      </register-group>
   </module>
   <module caption="" id="01423" name="RPOUT" version="">
      <register-group name="RPOUT">
         <register caption="" name="RPA14R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPA14R" />
         </register>
         <register caption="" name="RPA15R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPA15R" />
         </register>
         <register caption="" name="RPB0R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB0R" />
         </register>
         <register caption="" name="RPB1R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB1R" />
         </register>
         <register caption="" name="RPB2R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB2R" />
         </register>
         <register caption="" name="RPB3R" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB3R" />
         </register>
         <register caption="" name="RPB5R" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB5R" />
         </register>
         <register caption="" name="RPB6R" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB6R" />
         </register>
         <register caption="" name="RPB7R" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB7R" />
         </register>
         <register caption="" name="RPB8R" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB8R" />
         </register>
         <register caption="" name="RPB9R" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB9R" />
         </register>
         <register caption="" name="RPB10R" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB10R" />
         </register>
         <register caption="" name="RPB14R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB14R" />
         </register>
         <register caption="" name="RPB15R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB15R" />
         </register>
         <register caption="" name="RPC1R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC1R" />
         </register>
         <register caption="" name="RPC2R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC2R" />
         </register>
         <register caption="" name="RPC3R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC3R" />
         </register>
         <register caption="" name="RPC4R" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC4R" />
         </register>
         <register caption="" name="RPC13R" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC13R" />
         </register>
         <register caption="" name="RPC14R" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC14R" />
         </register>
         <register caption="" name="RPD0R" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD0R" />
         </register>
         <register caption="" name="RPD1R" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD1R" />
         </register>
         <register caption="" name="RPD2R" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD2R" />
         </register>
         <register caption="" name="RPD3R" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD3R" />
         </register>
         <register caption="" name="RPD4R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD4R" />
         </register>
         <register caption="" name="RPD5R" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD5R" />
         </register>
         <register caption="" name="RPD6R" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD6R" />
         </register>
         <register caption="" name="RPD7R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD7R" />
         </register>
         <register caption="" name="RPD9R" offset="0xac" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD9R" />
         </register>
         <register caption="" name="RPD10R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD10R" />
         </register>
         <register caption="" name="RPD11R" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD11R" />
         </register>
         <register caption="" name="RPD12R" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD12R" />
         </register>
         <register caption="" name="RPD14R" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD14R" />
         </register>
         <register caption="" name="RPD15R" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD15R" />
         </register>
         <register caption="" name="RPE3R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE3R" />
         </register>
         <register caption="" name="RPE5R" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE5R" />
         </register>
         <register caption="" name="RPE8R" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE8R" />
         </register>
         <register caption="" name="RPE9R" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE9R" />
         </register>
         <register caption="" name="RPF0R" offset="0x108" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF0R" />
         </register>
         <register caption="" name="RPF1R" offset="0x10c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF1R" />
         </register>
         <register caption="" name="RPF2R" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF2R" />
         </register>
         <register caption="" name="RPF3R" offset="0x114" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF3R" />
         </register>
         <register caption="" name="RPF4R" offset="0x118" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF4R" />
         </register>
         <register caption="" name="RPF5R" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF5R" />
         </register>
         <register caption="" name="RPF8R" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF8R" />
         </register>
         <register caption="" name="RPF12R" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF12R" />
         </register>
         <register caption="" name="RPF13R" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF13R" />
         </register>
         <register caption="" name="RPG0R" offset="0x148" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG0R" />
         </register>
         <register caption="" name="RPG1R" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG1R" />
         </register>
         <register caption="" name="RPG6R" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG6R" />
         </register>
         <register caption="" name="RPG7R" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG7R" />
         </register>
         <register caption="" name="RPG8R" offset="0x168" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG8R" />
         </register>
         <register caption="" name="RPG9R" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG9R" />
         </register>
      </register-group>
   </module>
   <module caption="" id="00748" name="RTCC" version="2">
      <register-group name="RTCC">
         <register caption="Real-Time Clock and Calendar Control Register" name="RTCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="RTCC Output Enable bit" mask="0x00000001" name="RTCOE" values="RTCCON__RTCOE" />
            <bitfield caption="Half-Second Status bit" mask="0x00000002" name="HALFSEC" values="RTCCON__HALFSEC" />
            <bitfield caption="Real-Time Clock Value Registers Read Synchronization bit" mask="0x00000004" name="RTCSYNC" values="RTCCON__RTCSYNC" />
            <bitfield caption="Real-Time Clock Value Registers Write Enable bit" mask="0x00000008" name="RTCWREN" values="RTCCON__RTCWREN" />
            <bitfield caption="RTCC Clock Enable Status bit" mask="0x00000040" name="RTCCLKON" values="RTCCON__RTCCLKON" />
            <bitfield caption="RTCC Output Data Select bits" mask="0x00000180" name="RTCOUTSEL" values="RTCCON__RTCOUTSEL" />
            <bitfield caption="RTCC Clock Select bits" mask="0x00000600" name="RTCCLKSEL" values="RTCCON__RTCCLKSEL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="RTCCON__SIDL" />
            <bitfield caption="RTCC On bit" mask="0x00008000" name="ON" values="RTCCON__ON" />
            <bitfield caption="Real-Time Clock Drift Calibration bits" mask="0x03FF0000" name="CAL" values="RTCCON__CAL" />
         </register>
         <register caption="Real-Time Clock ALARM Control Register" name="RTCALRM" offset="0x10" rw="RW" size="4">
            <bitfield caption="Alarm Repeat Counter Value bits" mask="0x000000FF" name="ARPT" values="RTCALRM__ARPT" />
            <bitfield caption="Alarm Mask Configuration bits" mask="0x00000F00" name="AMASK" values="RTCALRM__AMASK" />
            <bitfield caption="Alarm Sync bit" mask="0x00001000" name="ALRMSYNC" values="RTCALRM__ALRMSYNC" />
            <bitfield caption="Alarm Pulse Initial Value bit" mask="0x00002000" name="PIV" values="RTCALRM__PIV" />
            <bitfield caption="Chime Enable bit" mask="0x00004000" name="CHIME" values="RTCALRM__CHIME" />
            <bitfield caption="Alarm Enable bit" mask="0x00008000" name="ALRMEN" values="RTCALRM__ALRMEN" />
         </register>
         <register caption="Real-Time Clock Time Value Register" name="RTCTIME" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01" />
            <bitfield mask="0x0000F000" name="SEC10" />
            <bitfield mask="0x000F0000" name="MIN01" />
            <bitfield mask="0x00F00000" name="MIN10" />
            <bitfield mask="0x0F000000" name="HR01" />
            <bitfield mask="0xF0000000" name="HR10" />
         </register>
         <register caption="Real-Time Clock Date Value Register" name="RTCDATE" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01" />
            <bitfield mask="0x00000F00" name="DAY01" />
            <bitfield mask="0x0000F000" name="DAY10" />
            <bitfield mask="0x000F0000" name="MONTH01" />
            <bitfield mask="0x00F00000" name="MONTH10" />
            <bitfield mask="0x0F000000" name="YEAR01" />
            <bitfield mask="0xF0000000" name="YEAR10" />
         </register>
         <register caption="Alarm Time Value Register" name="ALRMTIME" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01" />
            <bitfield mask="0x0000F000" name="SEC10" />
            <bitfield mask="0x000F0000" name="MIN01" />
            <bitfield mask="0x00F00000" name="MIN10" />
            <bitfield mask="0x0F000000" name="HR01" />
            <bitfield mask="0xF0000000" name="HR10" />
         </register>
         <register caption="Alarm Date Value Register" name="ALRMDATE" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01" />
            <bitfield mask="0x00000F00" name="DAY01" />
            <bitfield mask="0x0000F000" name="DAY10" />
            <bitfield mask="0x000F0000" name="MONTH01" />
            <bitfield mask="0x00F00000" name="MONTH10" />
         </register>
      </register-group>
      <value-group caption="RTCC Output Enable bit" name="RTCCON__RTCOE">
         <value caption="RTCC output is enabled" name="" value="0x1" />
         <value caption="RTCC output is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Half-Second Status bit" name="RTCCON__HALFSEC">
         <value caption="Second half period of a second" name="" value="0x1" />
         <value caption="First half period of a second" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Read Synchronization bit" name="RTCCON__RTCSYNC">
         <value caption="Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data" name="" value="0x1" />
         <value caption="Real-time clock value registers can be read without concern about a rollover ripple" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Write Enable bit" name="RTCCON__RTCWREN">
         <value caption="Real-Time Clock Value registers can be written to by the user" name="" value="0x1" />
         <value caption="Real-Time Clock Value registers are locked out from being written to by the user" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Clock Enable Status bit" name="RTCCON__RTCCLKON">
         <value caption="RTCC Clock is actively running" name="" value="0x1" />
         <value caption="RTCC Clock is not running" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Output Data Select bits" name="RTCCON__RTCOUTSEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="RTCC Clock is presented on the RTCC pin" name="" value="0x2" />
         <value caption="Seconds Clock is presented on the RTCC pin" name="" value="0x1" />
         <value caption="Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Clock Select bits" name="RTCCON__RTCCLKSEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)" name="" value="0x1" />
         <value caption="RTCC uses the internal 32 kHz oscillator (LPRC)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="RTCCON__SIDL">
         <value caption="Disables RTCC operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue normal operation when CPU enters Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC On bit" name="RTCCON__ON">
         <value caption="RTCC module is enabled" name="" value="0x1" />
         <value caption="RTCC module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Drift Calibration bits" name="RTCCON__CAL">
         <value caption="Maximum positive adjustment" name="" value="0x1ff" />
         <value caption="Minimum positive adjustment" name="" value="0x1" />
         <value caption="No adjustment" name="" value="0x0" />
         <value caption="Minimum negative adjustment" name="" value="0x3ff" />
         <value caption="Minimum negative adjustment" name="" value="0x200" />
      </value-group>
      <value-group caption="Alarm Repeat Counter Value bits" name="RTCALRM__ARPT">
         <value caption="Alarm will trigger 256 times" name="" value="0xff" />
         <value caption="Alarm will trigger 255 times" name="" value="0xfe" />
         <value caption="Alarm will trigger two times" name="" value="0x1" />
         <value caption="Alarm will trigger one time" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Mask Configuration bits" name="RTCALRM__AMASK">
         <value caption="Every half-second" name="" value="0x0" />
         <value caption="Every second" name="" value="0x1" />
         <value caption="Every 10 seconds" name="" value="0x2" />
         <value caption="Every minute" name="" value="0x3" />
         <value caption="Every 10 minutes" name="" value="0x4" />
         <value caption="Every hour" name="" value="0x5" />
         <value caption="Once a day" name="" value="0x6" />
         <value caption="Once a week" name="" value="0x7" />
         <value caption="Once a month" name="" value="0x8" />
         <value caption="Once a year (except when configured for February 29" name="" value="0x9" />
         <value caption="Reserved" name="" value="0xa" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Reserved" name="" value="11xx" />
      </value-group>
      <value-group caption="Alarm Sync bit" name="RTCALRM__ALRMSYNC">
         <value caption="ARPT and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing." name="" value="0x1" />
         <value caption="ARPT and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Pulse Initial Value bit" name="RTCALRM__PIV">
         <value caption="low initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x0" />
         <value caption="high initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x1" />
      </value-group>
      <value-group caption="Chime Enable bit" name="RTCALRM__CHIME">
         <value caption="Chime is enabled ARPT is allowed to rollover from 0x00 to 0xFF" name="" value="0x1" />
         <value caption="Chime is disabled ARPT stops once it reaches 0x00" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Enable bit" name="RTCALRM__ALRMEN">
         <value caption="Alarm is enabled" name="" value="0x1" />
         <value caption="Alarm is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00136" name="SB" version="1">
      <register-group name="SB">
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT0ELOG1" offset="0x0" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT0ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT0ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT0ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT0ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT0ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT1ELOG1" offset="0x400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT1ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT1ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT1ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT1ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT1ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT2ELOG1" offset="0x800" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT2ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT2ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT2ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT2ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT2ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT3ELOG1" offset="0xc00" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT3ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT3ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT3ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT3ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT3ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT4ELOG1" offset="0x1000" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT4ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT4ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT4ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT4ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT4ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT5ELOG1" offset="0x1400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT5ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT5ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT5ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT5ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT5ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT6ELOG1" offset="0x1800" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT6ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT6ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT6ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT6ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT6ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT7ELOG1" offset="0x10400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT7ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT7ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT7ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT7ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT7ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT8ELOG1" offset="0x10800" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT8ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT8ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT8ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT8ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT8ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT9ELOG1" offset="0x10c00" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT9ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT9ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT9ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT9ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT9ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT10ELOG1" offset="0x11000" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT10ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT10ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT10ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT10ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT10ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT11ELOG1" offset="0x11400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT11ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT11ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT11ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT11ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT11ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT12ELOG1" offset="0x11800" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT12ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT12ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT12ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT12ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT12ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT13ELOG1" offset="0x20400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT13ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT13ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT13ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT13ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT13ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT14ELOG1" offset="0x20800" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT14ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT14ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT14ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT14ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT14ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT15ELOG1" offset="0x20c00" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT15ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT15ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT15ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT15ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT15ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT16ELOG1" offset="0x34400" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT16ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT16ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT16ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT16ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT16ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT0ELOG2" offset="0x4" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT0ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT1ELOG2" offset="0x404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT1ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT2ELOG2" offset="0x804" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT2ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT3ELOG2" offset="0xc04" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT3ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT4ELOG2" offset="0x1004" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT4ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT5ELOG2" offset="0x1404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT5ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT6ELOG2" offset="0x1804" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT6ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT7ELOG2" offset="0x10404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT7ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT8ELOG2" offset="0x10804" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT8ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT9ELOG2" offset="0x10c04" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT9ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT10ELOG2" offset="0x11004" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT10ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT11ELOG2" offset="0x11404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT11ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT12ELOG2" offset="0x11804" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT12ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT13ELOG2" offset="0x20404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT13ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT14ELOG2" offset="0x20804" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT14ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT15ELOG2" offset="0x20c04" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT15ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT16ELOG2" offset="0x34404" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT16ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT0ECON" offset="0x8" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT0ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT1ECON" offset="0x408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT1ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT2ECON" offset="0x808" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT2ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT3ECON" offset="0xc08" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT3ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT4ECON" offset="0x1008" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT4ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT5ECON" offset="0x1408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT5ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT6ECON" offset="0x1808" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT6ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT7ECON" offset="0x10408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT7ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT8ECON" offset="0x10808" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT8ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT9ECON" offset="0x10c08" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT9ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT10ECON" offset="0x11008" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT10ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT11ECON" offset="0x11408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT11ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT12ECON" offset="0x11808" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT12ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT13ECON" offset="0x20408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT13ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT14ECON" offset="0x20808" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT14ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT15ECON" offset="0x20c08" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT15ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT16ECON" offset="0x34408" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT16ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT0ECLRS" offset="0x10" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT1ECLRS" offset="0x410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT2ECLRS" offset="0x810" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT3ECLRS" offset="0xc10" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT4ECLRS" offset="0x1010" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT5ECLRS" offset="0x1410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT6ECLRS" offset="0x1810" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT7ECLRS" offset="0x10410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT8ECLRS" offset="0x10810" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT9ECLRS" offset="0x10c10" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT10ECLRS" offset="0x11010" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT11ECLRS" offset="0x11410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT12ECLRS" offset="0x11810" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT13ECLRS" offset="0x20410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT14ECLRS" offset="0x20810" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT15ECLRS" offset="0x20c10" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT16ECLRS" offset="0x34410" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT0ECLRM" offset="0x18" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT1ECLRM" offset="0x418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT2ECLRM" offset="0x818" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT3ECLRM" offset="0xc18" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT4ECLRM" offset="0x1018" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT5ECLRM" offset="0x1418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT6ECLRM" offset="0x1818" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT7ECLRM" offset="0x10418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT8ECLRM" offset="0x10818" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT9ECLRM" offset="0x10c18" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT10ECLRM" offset="0x11018" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT11ECLRM" offset="0x11418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT12ECLRM" offset="0x11818" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT13ECLRM" offset="0x20418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT14ECLRM" offset="0x20818" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT15ECLRM" offset="0x20c18" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT16ECLRM" offset="0x34418" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="" name="SBT0REG0" offset="0x20" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT0REG1" offset="0x40" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG0" offset="0x420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG2" offset="0x460" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG3" offset="0x480" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG3__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG3__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG4" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG4__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG4__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG5" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG5__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG5__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG6" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG6__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG6__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG7" offset="0x500" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG7__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG7__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG8" offset="0x520" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG8__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG8__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG0" offset="0x820" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG1" offset="0x840" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG2" offset="0x860" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG0" offset="0xc20" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG1" offset="0xc40" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG2" offset="0xc60" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT4REG0" offset="0x1020" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT4REG1" offset="0x1040" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT4REG2" offset="0x1060" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT4REG3" offset="0x1080" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG3__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG3__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT4REG4" offset="0x10a0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG4__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG4__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT5REG0" offset="0x1420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT5REG1" offset="0x1440" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT5REG2" offset="0x1460" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT5REG3" offset="0x1480" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG3__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG3__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT5REG4" offset="0x14a0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG4__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG4__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT6REG0" offset="0x1820" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT6REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT6REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT6REG1" offset="0x1840" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT6REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT6REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT7REG0" offset="0x10420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT7REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT7REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT7REG1" offset="0x10440" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT7REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT7REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT7REG2" offset="0x10460" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT7REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT7REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT8REG0" offset="0x10820" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT8REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT8REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT8REG1" offset="0x10840" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT8REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT8REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT9REG0" offset="0x10C20" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT9REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT9REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT9REG1" offset="0x10C40" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT9REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT9REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT10REG0" offset="0x11020" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT10REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT10REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT10REG1" offset="0x11040" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT10REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT10REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT11REG0" offset="0x11420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT11REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT11REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT11REG1" offset="0x11440" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT11REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT11REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT12REG0" offset="0x11820" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT12REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT12REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT13REG0" offset="0x20420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT13REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT13REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT13REG1" offset="0x20440" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT13REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT13REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT14REG0" offset="0x20820" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT14REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT14REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT14REG1" offset="0x20840" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT14REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT14REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT15REG0" offset="0x20C20" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT15REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT15REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT16REG0" offset="0x34420" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT16REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT16REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT16REG1" offset="0x34440" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT16REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT16REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT16REG2" offset="0x34460" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT16REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT16REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT16REG3" offset="0x34480" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT16REG3__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT16REG3__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT16REG4" offset="0x344A0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT16REG4__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT16REG4__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT0RD0" offset="0x30" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD0__GROUP3" />
         </register>
         <register caption="" name="SBT0RD1" offset="0x50" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD1__GROUP3" />
         </register>
         <register caption="" name="SBT1RD0" offset="0x430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD0__GROUP3" />
         </register>
         <register caption="" name="SBT1RD2" offset="0x470" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD2__GROUP3" />
         </register>
         <register caption="" name="SBT1RD3" offset="0x490" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD3__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD3__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD3__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD3__GROUP3" />
         </register>
         <register caption="" name="SBT1RD4" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD4__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD4__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD4__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD4__GROUP3" />
         </register>
         <register caption="" name="SBT1RD5" offset="0x4d0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD5__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD5__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD5__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD5__GROUP3" />
         </register>
         <register caption="" name="SBT1RD6" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD6__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD6__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD6__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD6__GROUP3" />
         </register>
         <register caption="" name="SBT1RD7" offset="0x510" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD7__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD7__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD7__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD7__GROUP3" />
         </register>
         <register caption="" name="SBT1RD8" offset="0x530" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD8__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD8__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD8__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD8__GROUP3" />
         </register>
         <register caption="" name="SBT2RD0" offset="0x830" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD0__GROUP3" />
         </register>
         <register caption="" name="SBT2RD1" offset="0x850" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD1__GROUP3" />
         </register>
         <register caption="" name="SBT2RD2" offset="0x870" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD2__GROUP3" />
         </register>
         <register caption="" name="SBT3RD0" offset="0xc30" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD0__GROUP3" />
         </register>
         <register caption="" name="SBT3RD1" offset="0xc50" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD1__GROUP3" />
         </register>
         <register caption="" name="SBT3RD2" offset="0xc70" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD2__GROUP3" />
         </register>
         <register caption="" name="SBT4RD0" offset="0x1030" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD0__GROUP3" />
         </register>
         <register caption="" name="SBT4RD1" offset="0x1050" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD1__GROUP3" />
         </register>
         <register caption="" name="SBT4RD2" offset="0x1070" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD2__GROUP3" />
         </register>
         <register caption="" name="SBT4RD3" offset="0x1090" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD3__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD3__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD3__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD3__GROUP3" />
         </register>
         <register caption="" name="SBT4RD4" offset="0x10b0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD4__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD4__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD4__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD4__GROUP3" />
         </register>
         <register caption="" name="SBT5RD0" offset="0x1430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD0__GROUP3" />
         </register>
         <register caption="" name="SBT5RD1" offset="0x1450" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD1__GROUP3" />
         </register>
         <register caption="" name="SBT5RD2" offset="0x1470" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD2__GROUP3" />
         </register>
         <register caption="" name="SBT5RD3" offset="0x1490" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD3__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD3__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD3__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD3__GROUP3" />
         </register>
         <register caption="" name="SBT5RD4" offset="0x14b0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD4__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD4__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD4__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD4__GROUP3" />
         </register>
         <register caption="" name="SBT6RD0" offset="0x1830" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6RD0__GROUP3" />
         </register>
         <register caption="" name="SBT6RD1" offset="0x1850" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6RD1__GROUP3" />
         </register>
         <register caption="" name="SBT7RD0" offset="0x10430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7RD0__GROUP3" />
         </register>
         <register caption="" name="SBT7RD1" offset="0x10450" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7RD1__GROUP3" />
         </register>
         <register caption="" name="SBT7RD2" offset="0x10470" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7RD2__GROUP3" />
         </register>
         <register caption="" name="SBT8RD0" offset="0x10830" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8RD0__GROUP3" />
         </register>
         <register caption="" name="SBT8RD1" offset="0x10850" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8RD1__GROUP3" />
         </register>
         <register caption="" name="SBT9RD0" offset="0x10C30" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9RD0__GROUP3" />
         </register>
         <register caption="" name="SBT9RD1" offset="0x10C50" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9RD1__GROUP3" />
         </register>
         <register caption="" name="SBT10RD0" offset="0x11030" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10RD0__GROUP3" />
         </register>
         <register caption="" name="SBT10RD1" offset="0x11050" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10RD1__GROUP3" />
         </register>
         <register caption="" name="SBT11RD0" offset="0x11430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11RD0__GROUP3" />
         </register>
         <register caption="" name="SBT11RD1" offset="0x11450" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11RD1__GROUP3" />
         </register>
         <register caption="" name="SBT12RD0" offset="0x11830" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT12RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT12RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT12RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT12RD0__GROUP3" />
         </register>
         <register caption="" name="SBT13RD0" offset="0x20430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13RD0__GROUP3" />
         </register>
         <register caption="" name="SBT13RD1" offset="0x20450" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13RD1__GROUP3" />
         </register>
         <register caption="" name="SBT14RD0" offset="0x20830" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT14RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT14RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT14RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT14RD0__GROUP3" />
         </register>
         <register caption="" name="SBT14RD1" offset="0x20850" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT14RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT14RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT14RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT14RD1__GROUP3" />
         </register>
         <register caption="" name="SBT15RD0" offset="0x20C30" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT15RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT15RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT15RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT15RD0__GROUP3" />
         </register>
         <register caption="" name="SBT16RD0" offset="0x34430" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16RD0__GROUP3" />
         </register>
         <register caption="" name="SBT16RD1" offset="0x34450" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16RD1__GROUP3" />
         </register>
         <register caption="" name="SBT16RD2" offset="0x34470" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16RD2__GROUP3" />
         </register>
         <register caption="" name="SBT16RD3" offset="0x34490" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16RD3__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16RD3__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16RD3__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16RD3__GROUP3" />
         </register>
         <register caption="" name="SBT16RD4" offset="0x344B0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16RD4__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16RD4__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16RD4__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16RD4__GROUP3" />
         </register>
         <register caption="" name="SBT0WR0" offset="0x38" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR0__GROUP3" />
         </register>
         <register caption="" name="SBT0WR1" offset="0x58" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR1__GROUP3" />
         </register>
         <register caption="" name="SBT1WR0" offset="0x438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR0__GROUP3" />
         </register>
         <register caption="" name="SBT1WR2" offset="0x478" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR2__GROUP3" />
         </register>
         <register caption="" name="SBT1WR3" offset="0x498" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR3__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR3__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR3__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR3__GROUP3" />
         </register>
         <register caption="" name="SBT1WR4" offset="0x4b8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR4__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR4__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR4__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR4__GROUP3" />
         </register>
         <register caption="" name="SBT1WR5" offset="0x4d8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR5__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR5__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR5__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR5__GROUP3" />
         </register>
         <register caption="" name="SBT1WR6" offset="0x4f8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR6__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR6__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR6__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR6__GROUP3" />
         </register>
         <register caption="" name="SBT1WR7" offset="0x518" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR7__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR7__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR7__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR7__GROUP3" />
         </register>
         <register caption="" name="SBT1WR8" offset="0x538" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR8__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR8__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR8__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR8__GROUP3" />
         </register>
         <register caption="" name="SBT2WR0" offset="0x838" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR0__GROUP3" />
         </register>
         <register caption="" name="SBT2WR1" offset="0x858" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR1__GROUP3" />
         </register>
         <register caption="" name="SBT2WR2" offset="0x878" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR2__GROUP3" />
         </register>
         <register caption="" name="SBT3WR0" offset="0xc38" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR0__GROUP3" />
         </register>
         <register caption="" name="SBT3WR1" offset="0xc58" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR1__GROUP3" />
         </register>
         <register caption="" name="SBT3WR2" offset="0xc78" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR2__GROUP3" />
         </register>
         <register caption="" name="SBT4WR0" offset="0x1038" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR0__GROUP3" />
         </register>
         <register caption="" name="SBT4WR1" offset="0x1058" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR1__GROUP3" />
         </register>
         <register caption="" name="SBT4WR2" offset="0x1078" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR2__GROUP3" />
         </register>
         <register caption="" name="SBT4WR3" offset="0x1098" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR3__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR3__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR3__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR3__GROUP3" />
         </register>
         <register caption="" name="SBT4WR4" offset="0x10b8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR4__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR4__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR4__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR4__GROUP3" />
         </register>
         <register caption="" name="SBT5WR0" offset="0x1438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR0__GROUP3" />
         </register>
         <register caption="" name="SBT5WR1" offset="0x1458" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR1__GROUP3" />
         </register>
         <register caption="" name="SBT5WR2" offset="0x1478" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR2__GROUP3" />
         </register>
         <register caption="" name="SBT5WR3" offset="0x1498" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR3__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR3__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR3__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR3__GROUP3" />
         </register>
         <register caption="" name="SBT5WR4" offset="0x14b8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR4__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR4__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR4__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR4__GROUP3" />
         </register>
         <register caption="" name="SBT6WR0" offset="0x1838" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6WR0__GROUP3" />
         </register>
         <register caption="" name="SBT6WR1" offset="0x1858" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6WR1__GROUP3" />
         </register>
         <register caption="" name="SBT7WR0" offset="0x10438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7WR0__GROUP3" />
         </register>
         <register caption="" name="SBT7WR1" offset="0x10458" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7WR1__GROUP3" />
         </register>
         <register caption="" name="SBT7WR2" offset="0x10478" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7WR2__GROUP3" />
         </register>
         <register caption="" name="SBT8WR0" offset="0x10838" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8WR0__GROUP3" />
         </register>
         <register caption="" name="SBT8WR1" offset="0x10858" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8WR1__GROUP3" />
         </register>
         <register caption="" name="SBT9WR0" offset="0x10C38" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9WR0__GROUP3" />
         </register>
         <register caption="" name="SBT9WR1" offset="0x10C58" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9WR1__GROUP3" />
         </register>
         <register caption="" name="SBT10WR0" offset="0x11038" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10WR0__GROUP3" />
         </register>
         <register caption="" name="SBT10WR1" offset="0x11058" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10WR1__GROUP3" />
         </register>
         <register caption="" name="SBT11WR0" offset="0x11438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11WR0__GROUP3" />
         </register>
         <register caption="" name="SBT11WR1" offset="0x11458" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11WR1__GROUP3" />
         </register>
         <register caption="" name="SBT12WR0" offset="0x11838" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT12WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT12WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT12WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT12WR0__GROUP3" />
         </register>
         <register caption="" name="SBT13WR0" offset="0x20438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13WR0__GROUP3" />
         </register>
         <register caption="" name="SBT13WR1" offset="0x20458" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13WR1__GROUP3" />
         </register>
         <register caption="" name="SBT14WR0" offset="0x20838" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT14WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT14WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT14WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT14WR0__GROUP3" />
         </register>
         <register caption="" name="SBT14WR1" offset="0x20858" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT14WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT14WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT14WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT14WR1__GROUP3" />
         </register>
         <register caption="" name="SBT15WR0" offset="0x20C38" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT15WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT15WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT15WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT15WR0__GROUP3" />
         </register>
         <register caption="" name="SBT16WR0" offset="0x34438" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16WR0__GROUP3" />
         </register>
         <register caption="" name="SBT16WR1" offset="0x34458" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16WR1__GROUP3" />
         </register>
         <register caption="" name="SBT16WR2" offset="0x34478" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16WR2__GROUP3" />
         </register>
         <register caption="" name="SBT16WR3" offset="0x34498" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16WR3__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16WR3__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16WR3__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16WR3__GROUP3" />
         </register>
         <register caption="" name="SBT16WR4" offset="0x344B8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT16WR4__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT16WR4__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT16WR4__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT16WR4__GROUP3" />
         </register>
      </register-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT0ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT0ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT0ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT0ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT0ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT1ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT1ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT1ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT1ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT1ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT2ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT2ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT2ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT2ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT2ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT3ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT3ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT3ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT3ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT3ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT4ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT4ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT4ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT4ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT4ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT5ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT5ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT5ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT5ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT5ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT6ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT6ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT6ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT6ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT6ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT7ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT7ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT7ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT7ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT7ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT8ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT8ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT8ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT8ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT8ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT9ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT9ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT9ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT9ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT9ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT10ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT10ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT10ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT10ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT10ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT11ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT11ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT11ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT11ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT11ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT12ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT12ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT12ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT12ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT12ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT13ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT13ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT13ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT13ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT13ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT14ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT14ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT14ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT14ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT14ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT15ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT15ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT15ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT15ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT15ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT16ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT16ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT16ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Crypto Engine" name="" value="0xe" />
         <value caption="Flash Controller" name="" value="0xd" />
         <value caption="SQI1" name="" value="0xc" />
         <value caption="CAN2" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Ethernet Write" name="" value="0x9" />
         <value caption="Ethernet Read" name="" value="0x8" />
         <value caption="USB" name="" value="0x7" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6" />
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT16ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT16ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT0ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT1ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT2ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT3ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT4ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT5ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT6ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT7ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT8ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT9ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT10ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT11ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT12ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT13ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT14ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT15ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT16ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3" />
         <value caption="Group 2" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT0ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT1ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT2ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT3ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT4ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT5ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT6ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT7ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT8ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT9ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT10ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT11ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT12ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT13ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT14ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT15ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT16ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG3__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG3__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG4__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG4__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG5__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG5__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG6__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG6__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG7__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG7__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG8__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG8__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG3__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG3__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG4__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG4__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG3__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG3__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG4__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG4__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT6REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT6REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT6REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT6REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT7REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT7REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT7REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT7REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT7REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT7REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT8REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT8REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT8REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT8REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT9REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT9REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT9REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT9REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT10REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT10REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT10REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT10REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT11REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT11REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT11REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT11REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT12REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT12REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT13REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT13REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT13REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT13REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT14REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT14REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT14REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT14REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT15REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT15REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT16REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT16REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT16REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT16REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT16REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT16REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT16REG3__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT16REG3__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT16REG4__SIZE">
         <value caption="Region is not present" name="" value="0x0" />
         <value caption="Region is 1024 bytes" name="" value="0x1" />
         <value caption="Region is 2048 bytes" name="" value="0x2" />
         <value caption="Region is 4096 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT16REG4__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD5__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD5__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD5__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD5__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD6__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD6__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD6__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD6__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD7__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD7__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD7__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD7__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD8__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD8__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD8__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD8__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT6RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT6RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT6RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT6RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT6RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT6RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT6RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT6RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT7RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT7RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT7RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT7RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT7RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT7RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT7RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT7RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT7RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT7RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT7RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT7RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT8RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT8RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT8RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT8RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT8RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT8RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT8RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT8RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT9RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT9RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT9RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT9RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT9RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT9RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT9RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT9RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT10RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT10RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT10RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT10RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT10RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT10RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT10RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT10RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT11RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT11RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT11RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT11RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT11RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT11RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT11RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT11RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT12RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT12RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT12RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT12RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT13RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT13RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT13RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT13RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT13RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT13RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT13RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT13RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT14RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT14RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT14RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT14RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT14RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT14RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT14RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT14RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT15RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT15RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT15RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT15RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT16RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT16RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT16RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT16RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT16RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT16RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT16RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT16RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT16RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT16RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT16RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT16RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT16RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT16RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT16RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT16RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT16RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT16RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT16RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT16RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR5__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR5__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR5__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR5__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR6__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR6__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR6__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR6__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR7__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR7__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR7__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR7__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR8__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR8__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR8__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR8__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT6WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT6WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT6WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT6WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT6WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT6WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT6WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT6WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT7WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT7WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT7WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT7WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT7WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT7WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT7WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT7WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT7WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT7WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT7WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT7WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT8WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT8WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT8WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT8WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT8WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT8WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT8WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT8WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT9WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT9WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT9WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT9WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT9WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT9WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT9WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT9WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT10WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT10WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT10WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT10WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT10WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT10WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT10WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT10WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT11WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT11WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT11WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT11WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT11WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT11WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT11WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT11WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT12WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT12WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT12WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT12WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT13WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT13WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT13WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT13WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT13WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT13WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT13WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT13WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT14WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT14WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT14WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT14WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT14WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT14WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT14WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT14WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT15WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT15WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT15WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT15WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT16WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT16WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT16WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT16WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT16WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT16WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT16WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT16WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT16WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT16WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT16WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT16WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT16WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT16WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT16WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT16WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT16WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT16WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT16WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT16WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00187" name="SDHC" version="1">
      <register-group name="SDHC">
         <register caption="SDHC Block Control Register" name="SDHCBLKCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Transfer Block Size bits" mask="0x000003FF" name="BSIZE" values="SDHCBLKCON__BSIZE" />
            <bitfield caption="Blocks Count for Current Transfer bits" mask="0xFFFF0000" name="BCOUNT" values="SDHCBLKCON__BCOUNT" />
         </register>
         <register caption="SDHC Argument Register" name="SDHCARG" offset="0x4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ARG" />
         </register>
         <register caption="SDHC Mode Register" name="SDHCMODE" offset="0x8" rw="RW" size="4">
            <bitfield caption="DMA Enable bit" mask="0x00000001" name="DMAEN" values="SDHCMODE__DMAEN" />
            <bitfield caption="Block Count Enable Bit" mask="0x00000002" name="BCEN" values="SDHCMODE__BCEN" />
            <bitfield caption="Auto CMD12 Enable bits" mask="0x0000000C" name="ACEN" values="SDHCMODE__ACEN" />
            <bitfield caption="Data Transfer Direction Select bit" mask="0x00000010" name="DTXDSEL" values="SDHCMODE__DTXDSEL" />
            <bitfield caption="Multiple/Single Block Select bit" mask="0x00000020" name="BSEL" values="SDHCMODE__BSEL" />
            <bitfield caption="Response Type Select bits" mask="0x00030000" name="RESPTYPE" values="SDHCMODE__RESPTYPE" />
            <bitfield caption="Command CRC Check Enable bit" mask="0x00080000" name="CCRCCEN" values="SDHCMODE__CCRCCEN" />
            <bitfield caption="Command Index Check Enable bit" mask="0x00100000" name="CIDXCEN" values="SDHCMODE__CIDXCEN" />
            <bitfield caption="Data Present Select bit" mask="0x00200000" name="DPSEL" values="SDHCMODE__DPSEL" />
            <bitfield caption="Command Type bits" mask="0x00C00000" name="CTYPE" values="SDHCMODE__CTYPE" />
            <bitfield mask="0x3F000000" name="CIDX" />
         </register>
         <register caption="SDHC Response Register" name="SDHCRESP0" offset="0xc" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RESP" />
         </register>
         <register caption="SDHC Response Register" name="SDHCRESP1" offset="0x10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RESP" />
         </register>
         <register caption="SDHC Response Register" name="SDHCRESP2" offset="0x14" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RESP" />
         </register>
         <register caption="SDHC Response Register" name="SDHCRESP3" offset="0x18" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RESP" />
         </register>
         <register caption="SDHC Data Register" name="SDHCDATA" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="SDHC Status Register 1" name="SDHCSTAT1" offset="0x20" rw="R" size="4">
            <bitfield caption="Command Inhibit bit (CMD) bit" mask="0x00000001" name="CINHCMD" values="SDHCSTAT1__CINHCMD" />
            <bitfield caption="Command Inhibit bit (DAT) bit" mask="0x00000002" name="CINHDAT" values="SDHCSTAT1__CINHDAT" />
            <bitfield caption="DAT Line Active bit" mask="0x00000004" name="DLACTIVE" values="SDHCSTAT1__DLACTIVE" />
            <bitfield caption="Write Transfer Active bit" mask="0x00000100" name="WRACTIVE" values="SDHCSTAT1__WRACTIVE" />
            <bitfield caption="Read Transfer Active bit" mask="0x00000200" name="RDACTIVE" values="SDHCSTAT1__RDACTIVE" />
            <bitfield caption="Buffer Write Enable bit" mask="0x00000400" name="BWEN" values="SDHCSTAT1__BWEN" />
            <bitfield caption="Buffer Read Enable bit" mask="0x00000800" name="BREN" values="SDHCSTAT1__BREN" />
            <bitfield caption="Card Inserted bit" mask="0x00010000" name="CARDINS" values="SDHCSTAT1__CARDINS" />
            <bitfield caption="Card State Stable bit" mask="0x00020000" name="CARDST" values="SDHCSTAT1__CARDST" />
            <bitfield caption="Card Detect Signal Level bit" mask="0x00040000" name="CDSLVL" values="SDHCSTAT1__CDSLVL" />
            <bitfield caption="Write-protect Signal Level bit" mask="0x00080000" name="WPSLVL" values="SDHCSTAT1__WPSLVL" />
            <bitfield caption="DATA0 Signal Level bit" mask="0x00100000" name="DATA0SLVL" values="SDHCSTAT1__DATA0SLVL" />
            <bitfield caption="DATA1 Signal Level bit" mask="0x00200000" name="DATA1SLVL" values="SDHCSTAT1__DATA1SLVL" />
            <bitfield caption="DATA2 Signal Level bit" mask="0x00400000" name="DATA2SLVL" values="SDHCSTAT1__DATA2SLVL" />
            <bitfield caption="DATA3 Signal Level bit" mask="0x00800000" name="DATA3SLVL" values="SDHCSTAT1__DATA3SLVL" />
            <bitfield caption="Command Line Signal Level bit" mask="0x01000000" name="CMDSLVL" values="SDHCSTAT1__CMDSLVL" />
         </register>
         <register caption="SDHC Control Register 1" name="SDHCCON1" offset="0x24" rw="RW" size="4">
            <bitfield caption="Data Transfer Width bit" mask="0x00000002" name="DTXWIDTH" values="SDHCCON1__DTXWIDTH" />
            <bitfield caption="High-Speed Enable bit" mask="0x00000004" name="HSEN" values="SDHCCON1__HSEN" />
            <bitfield caption="DMA Select bits" mask="0x00000018" name="DMASEL" values="SDHCCON1__DMASEL" />
            <bitfield caption="Card Detect Test Level bit" mask="0x00000040" name="CDTLVL" values="SDHCCON1__CDTLVL" />
            <bitfield caption="Card Detect Signal Selection bit" mask="0x00000080" name="CDSSEL" values="SDHCCON1__CDSSEL" />
            <bitfield caption="SD Bus Power bit" mask="0x00000100" name="SDBP" values="SDHCCON1__SDBP" />
            <bitfield caption="Stop at Block Gap Request bit" mask="0x00010000" name="SBGREQ" values="SDHCCON1__SBGREQ" />
            <bitfield caption="Continue Request bit" mask="0x00020000" name="CONTREQ" values="SDHCCON1__CONTREQ" />
            <bitfield caption="Read Wait Control bit" mask="0x00040000" name="RDWTCON" values="SDHCCON1__RDWTCON" />
            <bitfield caption="Interrupt at Block Gap bit" mask="0x00080000" name="INTBG" values="SDHCCON1__INTBG" />
            <bitfield caption="Wake-up Event Enable on SD Card Interrupt bit" mask="0x01000000" name="WKONINT" values="SDHCCON1__WKONINT" />
            <bitfield caption="Wake-up Event Enable on SD Card Insertion bit" mask="0x02000000" name="WKONINS" values="SDHCCON1__WKONINS" />
            <bitfield caption="Wake-up Event Enable on SD Card Removal bit" mask="0x04000000" name="WKONREM" values="SDHCCON1__WKONREM" />
         </register>
         <register caption="SDHC Control Register 2" name="SDHCCON2" offset="0x28" rw="RW" size="4">
            <bitfield caption="Internal Clock Enable bit" mask="0x00000001" name="ICLKEN" values="SDHCCON2__ICLKEN" />
            <bitfield caption="Internal Clock Stable bit" mask="0x00000002" name="ICLKSTABLE" values="SDHCCON2__ICLKSTABLE" />
            <bitfield caption="SD Clock Enable bit" mask="0x00000004" name="SDCLKEN" values="SDHCCON2__SDCLKEN" />
            <bitfield mask="0x0000FF00" name="SDCLKDIV" />
            <bitfield caption="Data Time-out Counter Value bits" mask="0x000F0000" name="DTOC" values="SDHCCON2__DTOC" />
            <bitfield caption="Software Reset for All bit" mask="0x01000000" name="SWRALL" values="SDHCCON2__SWRALL" />
            <bitfield caption="Software Reset for CMD Line bit" mask="0x02000000" name="SWRCMD" values="SDHCCON2__SWRCMD" />
            <bitfield caption="Software Reset for DATA Line bit" mask="0x04000000" name="SWRDATA" values="SDHCCON2__SWRDATA" />
         </register>
         <register caption="SDHC Interrupt Status Register" name="SDHCINTSTAT" offset="0x2c" rw="R" size="4">
            <bitfield mask="0x00000001" name="CCIF" />
            <bitfield mask="0x00000002" name="TXCIF" />
            <bitfield caption="Block Gap Interrupt Flag bit" mask="0x00000004" name="BGIF" values="SDHCINTSTAT__BGIF" />
            <bitfield caption="DMA Interrupt Status bit" mask="0x00000008" name="DMAIF" values="SDHCINTSTAT__DMAIF" />
            <bitfield caption="Buffer Write Ready Interrupt Flag bit" mask="0x00000010" name="BWRDYIF" values="SDHCINTSTAT__BWRDYIF" />
            <bitfield caption="Buffer Read Ready Interrupt Flag bit" mask="0x00000020" name="BRRDYIF" values="SDHCINTSTAT__BRRDYIF" />
            <bitfield caption="Card Insertion Interrupt Flag bit" mask="0x00000040" name="CARDIIF" values="SDHCINTSTAT__CARDIIF" />
            <bitfield caption="Card Removal Interrupt Flag bit" mask="0x00000080" name="CARDRIF" values="SDHCINTSTAT__CARDRIF" />
            <bitfield caption="Card Interrupt Status bit" mask="0x00000100" name="CARDIF" values="SDHCINTSTAT__CARDIF" />
            <bitfield caption="Error Interrupt Flag bit" mask="0x00008000" name="EIF" values="SDHCINTSTAT__EIF" />
            <bitfield caption="Command Time-out Error Interrupt Flag bit" mask="0x00010000" name="CTOEIF" values="SDHCINTSTAT__CTOEIF" />
            <bitfield caption="Command CRC Error Interrupt Flag bit" mask="0x00020000" name="CCRCEIF" values="SDHCINTSTAT__CCRCEIF" />
            <bitfield caption="Command End Bit Error Interrupt Flag bit" mask="0x00040000" name="CEBEIF" values="SDHCINTSTAT__CEBEIF" />
            <bitfield caption="Command Index Error Interrupt Flag bit" mask="0x00080000" name="CIDXEIF" values="SDHCINTSTAT__CIDXEIF" />
            <bitfield caption="Data Time-out Error Interrupt Flag bit" mask="0x00100000" name="DTOEIF" values="SDHCINTSTAT__DTOEIF" />
            <bitfield caption="Data CRC Error Interrupt Flag bit" mask="0x00200000" name="DCRCEIF" values="SDHCINTSTAT__DCRCEIF" />
            <bitfield caption="Data End Bit Error Interrupt Flag bit" mask="0x00400000" name="DEBEIF" values="SDHCINTSTAT__DEBEIF" />
            <bitfield caption="Current-Limit Error Interrupt Flag bit" mask="0x00800000" name="CLEIF" values="SDHCINTSTAT__CLEIF" />
            <bitfield caption="Auto CMD12 Error Interrupt Flag bit" mask="0x01000000" name="ACEIF" values="SDHCINTSTAT__ACEIF" />
            <bitfield caption="ADMA Error Interrupt Flag bit" mask="0x02000000" name="ADEIF" values="SDHCINTSTAT__ADEIF" />
         </register>
         <register caption="SDHC Interrupt Flag Enable Register" name="SDHCINTEN" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CCIE" />
            <bitfield mask="0x00000002" name="TXCIE" />
            <bitfield caption="Block Gap Interrupt Flag Enable bit" mask="0x00000004" name="BGIE" values="SDHCINTEN__BGIE" />
            <bitfield caption="DMA Interrupt Flag Enable bit" mask="0x00000008" name="DMAIE" values="SDHCINTEN__DMAIE" />
            <bitfield caption="Buffer Write Ready Interrupt Flag Enable bit" mask="0x00000010" name="BWRDYIE" values="SDHCINTEN__BWRDYIE" />
            <bitfield caption="Buffer Read Ready Interrupt Flag Enable bit" mask="0x00000020" name="BRRDYIE" values="SDHCINTEN__BRRDYIE" />
            <bitfield caption="Card Insertion Interrupt Flag Enable bit" mask="0x00000040" name="CARDIIE" values="SDHCINTEN__CARDIIE" />
            <bitfield caption="Card Removal Interrupt Flag Enable bit" mask="0x00000080" name="CARDRIE" values="SDHCINTEN__CARDRIE" />
            <bitfield caption="Card Interrupt Flag Enable bit" mask="0x00000100" name="CARDIE" values="SDHCINTEN__CARDIE" />
            <bitfield mask="0x00008000" name="EIE" />
            <bitfield mask="0x00010000" name="CTOEIE" />
            <bitfield mask="0x00020000" name="CCRCEIE" />
            <bitfield mask="0x00040000" name="CEBEIE" />
            <bitfield mask="0x00080000" name="CIDXEIE" />
            <bitfield mask="0x00100000" name="DTOEIE" />
            <bitfield mask="0x00200000" name="DCRCEIE" />
            <bitfield mask="0x00400000" name="DEBEIE" />
            <bitfield mask="0x00800000" name="CLEIE" />
            <bitfield mask="0x01000000" name="ACEIE" />
            <bitfield mask="0x02000000" name="ADEIE" />
         </register>
         <register caption="SDHC Interrupt Signal Enable Register" name="SDHCINTSEN" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CCISE" />
            <bitfield mask="0x00000002" name="TXCISE" />
            <bitfield caption="Block Gap Interrupt Signal Enable bit" mask="0x00000004" name="BGISE" values="SDHCINTSEN__BGISE" />
            <bitfield caption="DMA Interrupt Signal Enable bit" mask="0x00000008" name="DMAISE" values="SDHCINTSEN__DMAISE" />
            <bitfield caption="Buffer Write Ready Interrupt Signal Enable bit" mask="0x00000010" name="BWRDYISE" values="SDHCINTSEN__BWRDYISE" />
            <bitfield caption="Buffer Read Ready Interrupt Signal Enable bit" mask="0x00000020" name="BRRDYISE" values="SDHCINTSEN__BRRDYISE" />
            <bitfield caption="Card Insertion Interrupt Signal Enable bit" mask="0x00000040" name="CARDIISE" values="SDHCINTSEN__CARDIISE" />
            <bitfield caption="Card Removal Interrupt Signal Enable bit" mask="0x00000080" name="CARDRISE" values="SDHCINTSEN__CARDRISE" />
            <bitfield caption="Card Interrupt Signal Enable bit" mask="0x00000100" name="CARDISE" values="SDHCINTSEN__CARDISE" />
            <bitfield mask="0x00008000" name="EISE" />
            <bitfield caption="Command Time-out Error Interrupt Signal Enable bit" mask="0x00010000" name="CTOEISE" values="SDHCINTSEN__CTOEISE" />
            <bitfield caption="Command CRC Error Interrupt Signal Enable bit" mask="0x00020000" name="CCRCEISE" values="SDHCINTSEN__CCRCEISE" />
            <bitfield caption="Command End Bit Error Interrupt Signal Enable bit" mask="0x00040000" name="CEBEISE" values="SDHCINTSEN__CEBEISE" />
            <bitfield caption="Command Index Error Interrupt Signal Enable bit" mask="0x00080000" name="CIDXEISE" values="SDHCINTSEN__CIDXEISE" />
            <bitfield caption="Data Time-out Error Interrupt Signal Enable bit" mask="0x00100000" name="DTOEISE" values="SDHCINTSEN__DTOEISE" />
            <bitfield caption="Data CRC Error Interrupt Signal Enable bit" mask="0x00200000" name="DCRCEISE" values="SDHCINTSEN__DCRCEISE" />
            <bitfield caption="Data End Bit Error Interrupt Signal Enable bit" mask="0x00400000" name="DEBEISE" values="SDHCINTSEN__DEBEISE" />
            <bitfield caption="Current-Limit Error Interrupt Signal Enable bit" mask="0x00800000" name="CLEISE" values="SDHCINTSEN__CLEISE" />
            <bitfield caption="Auto CMD12 Error Interrupt Signal Enable bit" mask="0x01000000" name="ACEISE" values="SDHCINTSEN__ACEISE" />
            <bitfield caption="ADMA Error Interrupt Signal Enable bit" mask="0x02000000" name="ADEISE" values="SDHCINTSEN__ADEISE" />
         </register>
         <register caption="SDHC Status Register 2" name="SDHCSTAT2" offset="0x38" rw="R" size="4">
            <bitfield caption="Auto CMD12 Not Executed bit" mask="0x00000001" name="ACNEXEC" values="SDHCSTAT2__ACNEXEC" />
            <bitfield caption="Auto CMD12 Time-out Error bit" mask="0x00000002" name="ACTOE" values="SDHCSTAT2__ACTOE" />
            <bitfield caption="Auto CMD12 CRC Error bit" mask="0x00000004" name="ACCRCE" values="SDHCSTAT2__ACCRCE" />
            <bitfield caption="Auto CMD12 End Bit Error bit" mask="0x00000008" name="ACEBE" values="SDHCSTAT2__ACEBE" />
            <bitfield caption="Auto CMD12 Index Error bit" mask="0x00000010" name="ACIDXE" values="SDHCSTAT2__ACIDXE" />
            <bitfield caption="Command Not Issued by Auto CMD12 Error bit" mask="0x00000080" name="CNISSE" values="SDHCSTAT2__CNISSE" />
         </register>
         <register caption="SDHC Capabilities Register" name="SDHCCAP" offset="0x3c" rw="R" size="4">
            <bitfield caption="Time-out Clock Frequency bits" mask="0x0000003F" name="TOCLKFREQ" values="SDHCCAP__TOCLKFREQ" />
            <bitfield caption="Time-out Clock Unit bit" mask="0x00000080" name="TOCLKU" values="SDHCCAP__TOCLKU" />
            <bitfield caption="Base Clock Frequency for SDCLK bits" mask="0x0000FF00" name="BASECLK" values="SDHCCAP__BASECLK" />
            <bitfield caption="Maximum Block Length bits" mask="0x000C0000" name="MBLEN" values="SDHCCAP__MBLEN" />
            <bitfield mask="0x00100000" name="BUS8BIT" />
            <bitfield caption="ADMA2 Support bit" mask="0x00200000" name="ADMA2" values="SDHCCAP__ADMA2" />
            <bitfield caption="High-speed Support bit" mask="0x00800000" name="HISPEED" values="SDHCCAP__HISPEED" />
            <bitfield caption="Suspend/Resume Support bit" mask="0x02000000" name="SRESUME" values="SDHCCAP__SRESUME" />
            <bitfield caption="3.3V Voltage Support bit" mask="0x04000000" name="VOLT3V3" values="SDHCCAP__VOLT3V3" />
            <bitfield mask="0x80000000" name="ASYNCINT" />
            <bitfield mask="0x300000000" name="SLOTTYPE" />
         </register>
         <register caption="SDHC Maximum Current Capabilities Register" name="SDHCMAXCAP" offset="0x44" rw="R" size="4">
            <bitfield caption="Maximum Current for 3.3V bits" mask="0x000000FF" name="MC3V3" values="SDHCMAXCAP__MC3V3" />
         </register>
         <register caption="SDHC Force Event Register" name="SDHCFE" offset="0x4c" rw="W" size="4">
            <bitfield caption="Force Event for Auto CMD12 Not Executed Error bit" mask="0x00000001" name="FEACNEE" values="SDHCFE__FEACNEE" />
            <bitfield caption="Force Event for Auto CMD12 Time-out Error bit" mask="0x00000002" name="FEACTOE" values="SDHCFE__FEACTOE" />
            <bitfield mask="0x00000004" name="FEACCRCE" />
            <bitfield caption="Force Event for Auto CMD12 End Bit Error bit" mask="0x00000008" name="FEACEBE" values="SDHCFE__FEACEBE" />
            <bitfield caption="Force Event for Auto CMD12 Index Error bit" mask="0x00000010" name="FEACIDXE" values="SDHCFE__FEACIDXE" />
            <bitfield caption="Force Event for Command Not Issued by Auto CMD12 Error bit" mask="0x00000080" name="FECNIACE" values="SDHCFE__FECNIACE" />
            <bitfield caption="Force Event for Command Time-out Error bit" mask="0x00010000" name="FECTOE" values="SDHCFE__FECTOE" />
            <bitfield caption="Force Event for Command CRC Error bit" mask="0x00020000" name="FECCRCE" values="SDHCFE__FECCRCE" />
            <bitfield caption="Force Event for Command End Bit Error bit" mask="0x00040000" name="FECEBE" values="SDHCFE__FECEBE" />
            <bitfield caption="Force Event for Command Index Error bit" mask="0x00080000" name="FEIDXE" values="SDHCFE__FEIDXE" />
            <bitfield caption="Force Event for Data Time-out Error bit" mask="0x00100000" name="FEDTOE" values="SDHCFE__FEDTOE" />
            <bitfield caption="Force Event for Data CRC Error bit" mask="0x00200000" name="FEDCRCE" values="SDHCFE__FEDCRCE" />
            <bitfield caption="Force Event for Data End Bit Error bit" mask="0x00400000" name="FEDEBE" values="SDHCFE__FEDEBE" />
            <bitfield caption="Force Event for Current-Limit Error bit" mask="0x00800000" name="FECLE" values="SDHCFE__FECLE" />
            <bitfield caption="Force Event for Auto CMD 12 Error bit" mask="0x01000000" name="FEACE" values="SDHCFE__FEACE" />
            <bitfield mask="0x02000000" name="FEAE" />
         </register>
         <register caption="" name="SDHCAESTAT" offset="0x50" rw="R" size="4">
            <bitfield mask="0x00000003" name="AERRST" />
            <bitfield mask="0x00000004" name="ALMERR" />
         </register>
         <register caption="SDHC ADMA Address Register" name="SDHCAADDR" offset="0x54" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADDR" />
         </register>
      </register-group>
      <value-group caption="Transfer Block Size bits" name="SDHCBLKCON__BSIZE">
         <value caption="512 bytes" name="" value="0x200" />
         <value caption="511 bytes" name="" value="0x1ff" />
         <value caption="2 bytes" name="" value="0x2" />
         <value caption="1 byte" name="" value="0x1" />
         <value caption="No data transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Blocks Count for Current Transfer bits" name="SDHCBLKCON__BCOUNT">
         <value caption="65,535 blocks " name="" value="0x0" />
         <value caption="2 blocks" name="" value="0x0" />
         <value caption="1 block" name="" value="0x0" />
         <value caption="Stop count Blocks Count for Current Transfer bits" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Enable bit" name="SDHCMODE__DMAEN">
         <value caption="DMA (ADMA) is used to transfer data" name="" value="0x1" />
         <value caption="CPU is used to transfer data" name="" value="0x0" />
      </value-group>
      <value-group caption="Block Count Enable Bit" name="SDHCMODE__BCEN">
         <value caption="Block count is enabled" name="" value="0x1" />
         <value caption="Block count is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Enable bits" name="SDHCMODE__ACEN">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Auto CMD12 is enabled" name="" value="0x1" />
         <value caption="Auto CMD 12 is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Transfer Direction Select bit" name="SDHCMODE__DTXDSEL">
         <value caption="Read (card to SDHC)" name="" value="0x1" />
         <value caption="Write (SDHC to card)" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple/Single Block Select bit" name="SDHCMODE__BSEL">
         <value caption="Multiple block, set when issuing multiple transfer commands using DAT lines" name="" value="0x1" />
         <value caption="Single block" name="" value="0x0" />
      </value-group>
      <value-group caption="Response Type Select bits" name="SDHCMODE__RESPTYPE">
         <value caption="Response length 48; check busy after response" name="" value="0x3" />
         <value caption="Response length 48" name="" value="0x2" />
         <value caption="Response length 136" name="" value="0x1" />
         <value caption="No response" name="" value="0x0" />
      </value-group>
      <value-group caption="Command CRC Check Enable bit" name="SDHCMODE__CCRCCEN">
         <value caption="Command CRC check is enabled" name="" value="0x1" />
         <value caption="Command CRC check is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Index Check Enable bit" name="SDHCMODE__CIDXCEN">
         <value caption="Command index check is enabled" name="" value="0x1" />
         <value caption="Command index check is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Present Select bit" name="SDHCMODE__DPSEL">
         <value caption="Data is present" name="" value="0x1" />
         <value caption="Data is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Type bits" name="SDHCMODE__CTYPE">
         <value caption="Abort" name="" value="0x3" />
         <value caption="Resume" name="" value="0x2" />
         <value caption="Suspend" name="" value="0x1" />
         <value caption="Normal" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Inhibit bit (CMD) bit" name="SDHCSTAT1__CINHCMD">
         <value caption="A command cannot be issued" name="" value="0x1" />
         <value caption="A command can only be issued using the CMD line" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Inhibit bit (DAT) bit" name="SDHCSTAT1__CINHDAT">
         <value caption="A command that uses the DAT line cannot be issued" name="" value="0x1" />
         <value caption="A command that uses the DAT line can be issued" name="" value="0x0" />
      </value-group>
      <value-group caption="DAT Line Active bit" name="SDHCSTAT1__DLACTIVE">
         <value caption="DAT line is active" name="" value="0x1" />
         <value caption="DAT line is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Transfer Active bit" name="SDHCSTAT1__WRACTIVE">
         <value caption="Data is being transferred" name="" value="0x1" />
         <value caption="No valid data" name="" value="0x0" />
      </value-group>
      <value-group caption="Read Transfer Active bit" name="SDHCSTAT1__RDACTIVE">
         <value caption="Data is being transferred" name="" value="0x1" />
         <value caption="No valid data" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Write Enable bit" name="SDHCSTAT1__BWEN">
         <value caption="Buffer write is enabled" name="" value="0x1" />
         <value caption="Buffer write is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Read Enable bit" name="SDHCSTAT1__BREN">
         <value caption="Buffer read is enabled" name="" value="0x1" />
         <value caption="Buffer read is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Inserted bit" name="SDHCSTAT1__CARDINS">
         <value caption="Card inserted" name="" value="0x1" />
         <value caption="Reset or debouncing or no card" name="" value="0x0" />
      </value-group>
      <value-group caption="Card State Stable bit" name="SDHCSTAT1__CARDST">
         <value caption="No card or inserted" name="" value="0x1" />
         <value caption="Reset or debouncing" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Detect Signal Level bit" name="SDHCSTAT1__CDSLVL">
         <value caption="Card is present" name="" value="0x1" />
         <value caption="Card is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Write-protect Signal Level bit" name="SDHCSTAT1__WPSLVL">
         <value caption="Write-protect is disabled" name="" value="0x1" />
         <value caption="Write-protect is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DATA0 Signal Level bit" name="SDHCSTAT1__DATA0SLVL">
         <value caption="DAT0 line is high" name="" value="0x1" />
         <value caption="DAT0 line is low" name="" value="0x0" />
      </value-group>
      <value-group caption="DATA1 Signal Level bit" name="SDHCSTAT1__DATA1SLVL">
         <value caption="DAT1 line is high" name="" value="0x1" />
         <value caption="DAT1 line is low" name="" value="0x0" />
      </value-group>
      <value-group caption="DATA2 Signal Level bit" name="SDHCSTAT1__DATA2SLVL">
         <value caption="DAT2 line is high" name="" value="0x1" />
         <value caption="DAT2 line is low" name="" value="0x0" />
      </value-group>
      <value-group caption="DATA3 Signal Level bit" name="SDHCSTAT1__DATA3SLVL">
         <value caption="DAT3 line is high" name="" value="0x1" />
         <value caption="DAT3 line is low" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Line Signal Level bit" name="SDHCSTAT1__CMDSLVL">
         <value caption="CMD line is high" name="" value="0x1" />
         <value caption="CMD line is low" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Transfer Width bit" name="SDHCCON1__DTXWIDTH">
         <value caption="4-bit mode" name="" value="0x1" />
         <value caption="1-bit mode" name="" value="0x0" />
      </value-group>
      <value-group caption="High-Speed Enable bit" name="SDHCCON1__HSEN">
         <value caption="High-Speed mode is enabled" name="" value="0x1" />
         <value caption="Normal Speed mode is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Select bits" name="SDHCCON1__DMASEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="32-bit address ADMA2 is selected" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Detect Test Level bit" name="SDHCCON1__CDTLVL">
         <value caption="Card is inserted" name="" value="0x1" />
         <value caption="Card is not inserted" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Detect Signal Selection bit" name="SDHCCON1__CDSSEL">
         <value caption="The card detect test level is select (for test purposes)" name="" value="0x1" />
         <value caption="SDCDx is selected (for normal use)" name="" value="0x0" />
      </value-group>
      <value-group caption="SD Bus Power bit" name="SDHCCON1__SDBP">
         <value caption="Bus power is on" name="" value="0x1" />
         <value caption="Bus power is off" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop at Block Gap Request bit" name="SDHCCON1__SBGREQ">
         <value caption="Stop" name="" value="0x1" />
         <value caption="Transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Continue Request bit" name="SDHCCON1__CONTREQ">
         <value caption="Restart" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Read Wait Control bit" name="SDHCCON1__RDWTCON">
         <value caption="Read wait control is enabled" name="" value="0x1" />
         <value caption="Read wait control is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt at Block Gap bit" name="SDHCCON1__INTBG">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake-up Event Enable on SD Card Interrupt bit" name="SDHCCON1__WKONINT">
         <value caption="Wake-up event is enabled" name="" value="0x1" />
         <value caption="Wake-up event is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake-up Event Enable on SD Card Insertion bit" name="SDHCCON1__WKONINS">
         <value caption="Wake-up event is enabled" name="" value="0x1" />
         <value caption="Wake-up event is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake-up Event Enable on SD Card Removal bit" name="SDHCCON1__WKONREM">
         <value caption="Wake-up event is enabled" name="" value="0x1" />
         <value caption="Wake-up event is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Internal Clock Enable bit" name="SDHCCON2__ICLKEN">
         <value caption="Oscillate" name="" value="0x1" />
         <value caption="Stop" name="" value="0x0" />
      </value-group>
      <value-group caption="Internal Clock Stable bit" name="SDHCCON2__ICLKSTABLE">
         <value caption="Internal clock is ready" name="" value="0x1" />
         <value caption="Internal clock is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="SD Clock Enable bit" name="SDHCCON2__SDCLKEN">
         <value caption="SD clock is enabled" name="" value="0x1" />
         <value caption="SD clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Time-out Counter Value bits" name="SDHCCON2__DTOC">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Time-out clock x 227" name="" value="0xe" />
         <value caption="Time-out clock x 214" name="" value="0x1" />
         <value caption="Time-out clock x 213" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset for All bit" name="SDHCCON2__SWRALL">
         <value caption="Issue reset command and reinitialize the SD card" name="" value="0x1" />
         <value caption="Divided Clock mode is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset for CMD Line bit" name="SDHCCON2__SWRCMD">
         <value caption="Clears Present State and Interrupt Status registers and CMD bits" name="" value="0x1" />
         <value caption="Continue operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset for DATA Line bit" name="SDHCCON2__SWRDATA">
         <value caption="DMA and part of the data logic are reset" name="" value="0x1" />
         <value caption="Continue operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Block Gap Interrupt Flag bit" name="SDHCINTSTAT__BGIF">
         <value caption="Transaction stopped at block gap" name="" value="0x1" />
         <value caption="No block gap event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Interrupt Status bit" name="SDHCINTSTAT__DMAIF">
         <value caption="DMA interrupt was generated" name="" value="0x1" />
         <value caption="DMA interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Write Ready Interrupt Flag bit" name="SDHCINTSTAT__BWRDYIF">
         <value caption="Ready to write buffer" name="" value="0x1" />
         <value caption="Not ready to write buffer" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Read Ready Interrupt Flag bit" name="SDHCINTSTAT__BRRDYIF">
         <value caption="Ready to read buffer" name="" value="0x1" />
         <value caption="Not ready to read buffer" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Insertion Interrupt Flag bit" name="SDHCINTSTAT__CARDIIF">
         <value caption="Card has been inserted" name="" value="0x1" />
         <value caption="Card state is stable or debouncing" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Removal Interrupt Flag bit" name="SDHCINTSTAT__CARDRIF">
         <value caption="Card has been removed" name="" value="0x1" />
         <value caption="Card state is stable or debouncing" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Interrupt Status bit" name="SDHCINTSTAT__CARDIF">
         <value caption="Generate card interrupt" name="" value="0x1" />
         <value caption="Do not generate card interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Interrupt Flag bit" name="SDHCINTSTAT__EIF">
         <value caption="Error was detected" name="" value="0x1" />
         <value caption="No error was detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Time-out Error Interrupt Flag bit" name="SDHCINTSTAT__CTOEIF">
         <value caption="Command time-out error has occurred" name="" value="0x1" />
         <value caption="Command time-out error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Command CRC Error Interrupt Flag bit" name="SDHCINTSTAT__CCRCEIF">
         <value caption="Command CRC error has occurred" name="" value="0x1" />
         <value caption="Command CRC error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Command End Bit Error Interrupt Flag bit" name="SDHCINTSTAT__CEBEIF">
         <value caption="End bit error was generated" name="" value="0x1" />
         <value caption="End bit error was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Index Error Interrupt Flag bit" name="SDHCINTSTAT__CIDXEIF">
         <value caption="Command index error has occurred" name="" value="0x1" />
         <value caption="Command index error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Time-out Error Interrupt Flag bit" name="SDHCINTSTAT__DTOEIF">
         <value caption="Data time-out error has occurred" name="" value="0x1" />
         <value caption="Data time-out error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data CRC Error Interrupt Flag bit" name="SDHCINTSTAT__DCRCEIF">
         <value caption="Data CRC error has occurred" name="" value="0x1" />
         <value caption="Data CRC error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data End Bit Error Interrupt Flag bit" name="SDHCINTSTAT__DEBEIF">
         <value caption="Data End bit error has occurred" name="" value="0x1" />
         <value caption="Data End bit error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Error Interrupt Flag bit" name="SDHCINTSTAT__CLEIF">
         <value caption="Current-limit error has occurred" name="" value="0x1" />
         <value caption="Current-limit error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Error Interrupt Flag bit" name="SDHCINTSTAT__ACEIF">
         <value caption="Auto CMD12 error has occurred" name="" value="0x1" />
         <value caption="Auto CMD12 error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="ADMA Error Interrupt Flag bit" name="SDHCINTSTAT__ADEIF">
         <value caption="ADMA error has occurred" name="" value="0x1" />
         <value caption="ADMA error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Block Gap Interrupt Flag Enable bit" name="SDHCINTEN__BGIE">
         <value caption="Block gap event interrupt flag is enabled" name="" value="0x1" />
         <value caption="Block gap event interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Interrupt Flag Enable bit" name="SDHCINTEN__DMAIE">
         <value caption="DMA interrupt flag is enabled" name="" value="0x1" />
         <value caption="DMA interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Write Ready Interrupt Flag Enable bit" name="SDHCINTEN__BWRDYIE">
         <value caption="Buffer write ready interrupt flag is enabled" name="" value="0x1" />
         <value caption="Buffer write ready interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Read Ready Interrupt Flag Enable bit" name="SDHCINTEN__BRRDYIE">
         <value caption="Buffer read ready interrupt flag is enabled" name="" value="0x1" />
         <value caption="Buffer read ready interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Insertion Interrupt Flag Enable bit" name="SDHCINTEN__CARDIIE">
         <value caption="Card insertion interrupt flag is enabled" name="" value="0x1" />
         <value caption="Card insertion interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Removal Interrupt Flag Enable bit" name="SDHCINTEN__CARDRIE">
         <value caption="Card removal interrupt flag is enabled" name="" value="0x1" />
         <value caption="Card removal interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Interrupt Flag Enable bit" name="SDHCINTEN__CARDIE">
         <value caption="Card interrupt flag is enabled" name="" value="0x1" />
         <value caption="Card interrupt flag is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Block Gap Interrupt Signal Enable bit" name="SDHCINTSEN__BGISE">
         <value caption="Block gap event signal is enabled" name="" value="0x1" />
         <value caption="Block gap event signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Interrupt Signal Enable bit" name="SDHCINTSEN__DMAISE">
         <value caption="DMA interrupt signal is enabled" name="" value="0x1" />
         <value caption="DMA interrupt signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Write Ready Interrupt Signal Enable bit" name="SDHCINTSEN__BWRDYISE">
         <value caption="Buffer write ready signal is enabled" name="" value="0x1" />
         <value caption="Buffer write ready signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Read Ready Interrupt Signal Enable bit" name="SDHCINTSEN__BRRDYISE">
         <value caption="Buffer read ready signal is enabled" name="" value="0x1" />
         <value caption="Buffer read ready signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Insertion Interrupt Signal Enable bit" name="SDHCINTSEN__CARDIISE">
         <value caption="Card insertion signal is enabled" name="" value="0x1" />
         <value caption="Card insertion signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Removal Interrupt Signal Enable bit" name="SDHCINTSEN__CARDRISE">
         <value caption="Card removal signal is enabled" name="" value="0x1" />
         <value caption="Card removal signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Card Interrupt Signal Enable bit" name="SDHCINTSEN__CARDISE">
         <value caption="Card interrupt signal is enabled" name="" value="0x1" />
         <value caption="Card interrupt signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Time-out Error Interrupt Signal Enable bit" name="SDHCINTSEN__CTOEISE">
         <value caption="Command time-out error signal is enabled" name="" value="0x1" />
         <value caption="Command time-out error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Command CRC Error Interrupt Signal Enable bit" name="SDHCINTSEN__CCRCEISE">
         <value caption="Command CRC error signal is enabled" name="" value="0x1" />
         <value caption="Command CRC error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Command End Bit Error Interrupt Signal Enable bit" name="SDHCINTSEN__CEBEISE">
         <value caption="Command End bit error signal is enabled" name="" value="0x1" />
         <value caption="Command End bit error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Index Error Interrupt Signal Enable bit" name="SDHCINTSEN__CIDXEISE">
         <value caption="Command index error signal is enabled" name="" value="0x1" />
         <value caption="Command index error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Time-out Error Interrupt Signal Enable bit" name="SDHCINTSEN__DTOEISE">
         <value caption="Data time-out error signal is enabled" name="" value="0x1" />
         <value caption="Data time-out error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Data CRC Error Interrupt Signal Enable bit" name="SDHCINTSEN__DCRCEISE">
         <value caption="Data CRC error signal is enabled" name="" value="0x1" />
         <value caption="Data CRC error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Data End Bit Error Interrupt Signal Enable bit" name="SDHCINTSEN__DEBEISE">
         <value caption="Data end bit error signal is enabled" name="" value="0x1" />
         <value caption="Data end bit error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Error Interrupt Signal Enable bit" name="SDHCINTSEN__CLEISE">
         <value caption="Current-limit error signal is enabled" name="" value="0x1" />
         <value caption="Current-limit error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Error Interrupt Signal Enable bit" name="SDHCINTSEN__ACEISE">
         <value caption="Auto CMD12 error signal is enabled" name="" value="0x1" />
         <value caption="Auto CMD12 error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="ADMA Error Interrupt Signal Enable bit" name="SDHCINTSEN__ADEISE">
         <value caption="ADMA error signal is enabled" name="" value="0x1" />
         <value caption="ADMA error signal is masked" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Not Executed bit" name="SDHCSTAT2__ACNEXEC">
         <value caption="Auto CMD12 was not executed" name="" value="0x1" />
         <value caption="Auto CMD12 was executed" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Time-out Error bit" name="SDHCSTAT2__ACTOE">
         <value caption="Time-out error was generated" name="" value="0x1" />
         <value caption="Time-out error was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 CRC Error bit" name="SDHCSTAT2__ACCRCE">
         <value caption="CRC error was generated" name="" value="0x1" />
         <value caption="CRC error was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 End Bit Error bit" name="SDHCSTAT2__ACEBE">
         <value caption="End bit error was generated" name="" value="0x1" />
         <value caption="End bit error was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto CMD12 Index Error bit" name="SDHCSTAT2__ACIDXE">
         <value caption="Index error was generated" name="" value="0x1" />
         <value caption="Index error was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Command Not Issued by Auto CMD12 Error bit" name="SDHCSTAT2__CNISSE">
         <value caption="Command was not issued" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Time-out Clock Frequency bits" name="SDHCCAP__TOCLKFREQ">
         <value caption="63 kHz or 63 MHz" name="" value="0x7e0" />
         <value caption="62 kHz or 62 MHz" name="" value="0x7c0" />
         <value caption="61 kHz or 61 MHz" name="" value="0x7a0" />
         <value caption="2 kHz or 2 MHz" name="" value="0x40" />
         <value caption="1 kHz or 1 MHz" name="" value="0x20" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Time-out Clock Unit bit" name="SDHCCAP__TOCLKU">
         <value caption="Time-out clock unit is in kHz" name="" value="0x1" />
         <value caption="Time-out clock unit is in MHz" name="" value="0x0" />
      </value-group>
      <value-group caption="Base Clock Frequency for SDCLK bits" name="SDHCCAP__BASECLK">
         <value caption="63 MHz" name="" value="0x3f" />
         <value caption="62 MHz" name="" value="0x3e" />
         <value caption="61 MHz" name="" value="0x3d" />
         <value caption="2 MHz" name="" value="0x2" />
         <value caption="1 MHz" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Maximum Block Length bits" name="SDHCCAP__MBLEN">
         <value caption="Reserved" name="" value="0x0" />
         <value caption="2048" name="" value="0x0" />
         <value caption="1024" name="" value="0x0" />
         <value caption="512" name="" value="0x0" />
      </value-group>
      <value-group caption="ADMA2 Support bit" name="SDHCCAP__ADMA2">
         <value caption="ADMA2 is supported" name="" value="0x0" />
         <value caption="ADMA2 is not supported" name="" value="0x0" />
      </value-group>
      <value-group caption="High-speed Support bit" name="SDHCCAP__HISPEED">
         <value caption="High speed is supported" name="" value="0x0" />
         <value caption="High speed is not supported" name="" value="0x0" />
      </value-group>
      <value-group caption="Suspend/Resume Support bit" name="SDHCCAP__SRESUME">
         <value caption="Suspend/resume is supported" name="" value="0x0" />
         <value caption="Suspend/resume is not supported" name="" value="0x0" />
      </value-group>
      <value-group caption="3.3V Voltage Support bit" name="SDHCCAP__VOLT3V3">
         <value caption="Voltage of 3.3V is supported" name="" value="0x0" />
      </value-group>
      <value-group caption="Maximum Current for 3.3V bits" name="SDHCMAXCAP__MC3V3">
         <value caption="1020 mA" name="" value="0xff" />
         <value caption="1016 mA" name="" value="0xfe" />
         <value caption="1012 mA" name="" value="0xfd" />
         <value caption="12 mA" name="" value="0x3" />
         <value caption="8 mA" name="" value="0x2" />
         <value caption="4 mA" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Auto CMD12 Not Executed Error bit" name="SDHCFE__FEACNEE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Auto CMD12 Time-out Error bit" name="SDHCFE__FEACTOE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Auto CMD12 End Bit Error bit" name="SDHCFE__FEACEBE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Auto CMD12 Index Error bit" name="SDHCFE__FEACIDXE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Command Not Issued by Auto CMD12 Error bit" name="SDHCFE__FECNIACE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Command Time-out Error bit" name="SDHCFE__FECTOE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Command CRC Error bit" name="SDHCFE__FECCRCE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Command End Bit Error bit" name="SDHCFE__FECEBE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Command Index Error bit" name="SDHCFE__FEIDXE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Data Time-out Error bit" name="SDHCFE__FEDTOE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Data CRC Error bit" name="SDHCFE__FEDCRCE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Data End Bit Error bit" name="SDHCFE__FEDEBE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Current-Limit Error bit" name="SDHCFE__FECLE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Force Event for Auto CMD 12 Error bit" name="SDHCFE__FEACE">
         <value caption="Interrupt was generated" name="" value="0x1" />
         <value caption="Interrupt was not generated" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01329" name="SPI" version="2">
      <register-group name="SPI">
         <register caption="SPI Control Register" name="SPI1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI1CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI1CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI1CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI1CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI1CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI1CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI1CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI1CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI1CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI1CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI1CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI1CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI1CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI1CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI1CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI1CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI1CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI1CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI1CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI1CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI2CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI2CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI2CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI2CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI2CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI2CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI2CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI2CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI2CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI2CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI2CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI2CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI2CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI2CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI2CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI2CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI2CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI2CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI2CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI2CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI3CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI3CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI3CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI3CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI3CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI3CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI3CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI3CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI3CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI3CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI3CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI3CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI3CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI3CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI3CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI3CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI3CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI3CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI3CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI3CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI4CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI4CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI4CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI4CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI4CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI4CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI4CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI4CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI4CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI4CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI4CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI4CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI4CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI4CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI4CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI4CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI4CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI4CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI4CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI4CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI5CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI5CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI5CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI5CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI5CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI5CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI5CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI5CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI5CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI5CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI5CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI5CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI5CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI5CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI5CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI5CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI5CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI5CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI5CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI5CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI6CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI6CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI6CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI6CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI6CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI6CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI6CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI6CON__SMP"/>
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI6CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI6CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI6CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI6CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI6CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI6CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI6CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI6CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI6CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI6CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI6CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI6CON__FRMEN"/>
         </register>
         <register caption="SPI Status Register" name="SPI1STAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI1STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI1STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI1STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI1STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI1STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI1STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI1STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI1STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI1STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI2STAT" offset="0x210" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI2STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI2STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI2STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI2STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI2STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI2STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI2STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI2STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI2STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI3STAT" offset="0x410" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI3STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI3STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI3STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI3STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI3STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI3STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI3STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI3STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI3STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI4STAT" offset="0x610" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI4STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI4STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI4STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI4STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI4STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI4STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI4STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI4STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI4STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI5STAT" offset="0x810" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI5STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI5STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI5STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI5STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI5STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI5STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI5STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI5STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI5STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI6STAT" offset="0xa10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI6STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI6STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI6STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI6STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI6STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI6STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI6STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI6STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI6STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="" name="SPI1BUF" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI1BUF"/>
         </register>
         <register caption="" name="SPI2BUF" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI2BUF"/>
         </register>
         <register caption="" name="SPI3BUF" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI3BUF"/>
         </register>
         <register caption="" name="SPI4BUF" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI4BUF"/>
         </register>
         <register caption="" name="SPI5BUF" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI5BUF"/>
         </register>
         <register caption="" name="SPI6BUF" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI6BUF"/>
         </register>
         <register caption="" name="SPI1BRG" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI1BRG"/>
         </register>
         <register caption="" name="SPI2BRG" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI2BRG"/>
         </register>
         <register caption="" name="SPI3BRG" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI3BRG"/>
         </register>
         <register caption="" name="SPI4BRG" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI4BRG"/>
         </register>
         <register caption="" name="SPI5BRG" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI5BRG"/>
         </register>
         <register caption="" name="SPI6BRG" offset="0xa30" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI6BRG"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI1CON2" offset="0x40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI1CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI1CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI1CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI1CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI1CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI1CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI1CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI1CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI1CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI2CON2" offset="0x240" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI2CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI2CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI2CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI2CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI2CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI2CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI2CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI2CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI2CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI3CON2" offset="0x440" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI3CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI3CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI3CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI3CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI3CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI3CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI3CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI3CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI3CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI4CON2" offset="0x640" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI4CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI4CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI4CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI4CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI4CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI4CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI4CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI4CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI4CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI5CON2" offset="0x840" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI5CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI5CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI5CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI5CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI5CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI5CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI5CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI5CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI5CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI6CON2" offset="0xa40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI6CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI6CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI6CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI6CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI6CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI6CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI6CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI6CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI6CON2__SPISGNEXT"/>
         </register>
      </register-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI1CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI1CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI1CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI1CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI1CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI1CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI1CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI1CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI1CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI1CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI1CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI1CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI1CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI1CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI1CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI1CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI1CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI1CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI1CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI1CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI1CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI2CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI2CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI2CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI2CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI2CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI2CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI2CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI2CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI2CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI2CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI2CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI2CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI2CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI2CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI2CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI2CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI2CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI2CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI2CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI2CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI2CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI3CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI3CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI3CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI3CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI3CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI3CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI3CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI3CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI3CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI3CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI3CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI3CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI3CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI3CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI3CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI3CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI3CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI3CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI3CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI3CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI3CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI4CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI4CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI4CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI4CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI4CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI4CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI4CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI4CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI4CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI4CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI4CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI4CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI4CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI4CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI4CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI4CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI4CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI4CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI4CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI4CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI4CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI5CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI5CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI5CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI5CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI5CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI5CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI5CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI5CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI5CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI5CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI5CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI5CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI5CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI5CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI5CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI5CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI5CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI5CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI5CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI5CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI5CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI6CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI6CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI6CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI6CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI6CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI6CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI6CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI6CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI6CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI6CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI6CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI6CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI6CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI6CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI6CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI6CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI6CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI6CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI6CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI6CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI6CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI1STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI1STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI1STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI1STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI1STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI1STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI1STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI1STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI1STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI2STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI2STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI2STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI2STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI2STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI2STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI2STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI2STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI2STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI3STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI3STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI3STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI3STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI3STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI3STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI3STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI3STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI3STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI4STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI4STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI4STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI4STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI4STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI4STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI4STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI4STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI4STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI5STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI5STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI5STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI5STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI5STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI5STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI5STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI5STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI5STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI6STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI6STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI6STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI6STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI6STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI6STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI6STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI6STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI6STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI1CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI1CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI1CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI1CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI1CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI1CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI1CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI1CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI1CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI2CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI2CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI2CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI2CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI2CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI2CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI2CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI2CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI2CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI3CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI3CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI3CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI3CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI3CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI3CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI3CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI3CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI3CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI4CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI4CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI4CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI4CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI4CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI4CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI4CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI4CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI4CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI5CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI5CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI5CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI5CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI5CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI5CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI5CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI5CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI5CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI6CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI6CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI6CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI6CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI6CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI6CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI6CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI6CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI6CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00206" name="SQI" version="2">
      <register-group name="SQI">
         <register caption="SQI XIP Control Register 1" name="SQI1XCON1" offset="0x0" rw="RW" size="4">
            <bitfield caption="The boot controller will send the command in Single Lane, Dual Lane, or Quad Lane." mask="0x00000003" name="TYPECMD" values="SQI1XCON1__TYPECMD" />
            <bitfield caption="The boot controller will send the address in Single Lane, Dual Lane, or Quad Lane." mask="0x0000000C" name="TYPEADDR" values="SQI1XCON1__TYPEADDR" />
            <bitfield caption="The boot controller will send the mode in Single Lane, Dual Lane, or Quad Lane." mask="0x00000030" name="TYPEMODE" values="SQI1XCON1__TYPEMODE" />
            <bitfield caption="The boot controller will send the dummy in Single Lange, Dual Lane, or Quad Lane" mask="0x000000C0" name="TYPEDUMMY" values="SQI1XCON1__TYPEDUMMY" />
            <bitfield caption="The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane." mask="0x00000300" name="TYPEDATA" values="SQI1XCON1__TYPEDATA" />
            <bitfield mask="0x0003FC00" name="READOPCODE" />
            <bitfield caption="" mask="0x001C0000" name="ADDRBYTES" values="SQI1XCON1__ADDRBYTES" />
            <bitfield caption="Transmit Dummy Bytes bits" mask="0x00E00000" name="DUMMYBYTES" values="SQI1XCON1__DUMMYBYTES" />
            <bitfield caption="SQI DDR Command Mode bit" mask="0x01000000" name="DDRCMD" values="SQI1XCON1__DDRCMD" />
            <bitfield caption="SQI Address Mode bit" mask="0x02000000" name="DDRADDR" values="SQI1XCON1__DDRADDR" />
            <bitfield caption="SQI DDR Mode bit" mask="0x04000000" name="DDRMODE" values="SQI1XCON1__DDRMODE" />
            <bitfield caption="SQI Dummy DDR Mode bit" mask="0x08000000" name="DDRDUMMY" values="SQI1XCON1__DDRDUMMY" />
            <bitfield caption="SQI Data DDR Mode bit" mask="0x10000000" name="DDRDATA" values="SQI1XCON1__DDRDATA" />
            <bitfield caption="SQI Command in SDR Mode bit" mask="0x20000000" name="SDRCMD" values="SQI1XCON1__SDRCMD" />
         </register>
         <register caption="SQI XIP Control Register 2" name="SQI1XCON2" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MODECODE" />
            <bitfield caption="Mode Byte Cycle Enable bits" mask="0x00000300" name="MODEBYTES" values="SQI1XCON2__MODEBYTES" />
            <bitfield caption="Device Select bits" mask="0x00000C00" name="DEVSEL" values="SQI1XCON2__DEVSEL" />
         </register>
         <register caption="SQI Configuration Register" name="SQI1CFG" offset="0x8" rw="RW" size="4">
            <bitfield caption="Mode Select bits" mask="0x00000007" name="MODE" values="SQI1CFG__MODE" />
            <bitfield caption="Clock Phase Select bit" mask="0x00000008" name="CPHA" values="SQI1CFG__CPHA" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000010" name="CPOL" values="SQI1CFG__CPOL" />
            <bitfield caption="Data Format Select bit" mask="0x00000020" name="LSBF" values="SQI1CFG__LSBF" />
            <bitfield mask="0x00000200" name="WP" />
            <bitfield mask="0x00000400" name="HOLD" />
            <bitfield caption="Burst Configuration bit" mask="0x00001000" name="BURSTEN" values="SQI1CFG__BURSTEN" />
            <bitfield caption="Software Reset Select bit" mask="0x00010000" name="RESET" values="SQI1CFG__RESET" />
            <bitfield caption="Transmit Buffer Reset bit" mask="0x00020000" name="TXBUFRST" values="SQI1CFG__TXBUFRST" />
            <bitfield caption="Receive Buffer Reset bit" mask="0x00040000" name="RXBUFRST" values="SQI1CFG__RXBUFRST" />
            <bitfield caption="Control Buffer Reset bit" mask="0x00080000" name="CONBUFRST" values="SQI1CFG__CONBUFRST" />
            <bitfield caption="Data Output Enable bits" mask="0x00300000" name="DATAEN" values="SQI1CFG__DATAEN" />
            <bitfield caption="SQI Enable bit" mask="0x00800000" name="SQIEN" values="SQI1CFG__SQIEN" />
            <bitfield caption="Chip Select Output Enable bits" mask="0x03000000" name="CSEN" values="SQI1CFG__CSEN" />
         </register>
         <register caption="SQI Control Register" name="SQI1CON" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TXRXCOUNT" />
            <bitfield mask="0x00030000" name="CMDINIT" />
            <bitfield mask="0x000C0000" name="LANEMODE" />
            <bitfield caption="SQI Device Select bits" mask="0x00300000" name="DEVSEL" values="SQI1CON__DEVSEL" />
            <bitfield caption="Chip Select Assert bit" mask="0x00400000" name="DASSERT" values="SQI1CON__DASSERT" />
            <bitfield caption="Double Data Rate Mode bit" mask="0x00800000" name="DDRMODE" values="SQI1CON__DDRMODE" />
            <bitfield caption="Flash Status Check bit" mask="0x01000000" name="SCHECK" values="SQI1CON__SCHECK" />
         </register>
         <register caption="SQI Clock Control Register" name="SQI1CLKCON" offset="0x10" rw="RW" size="4">
            <bitfield caption="Tsqi Clock Enable Select bit" mask="0x00000001" name="EN" values="SQI1CLKCON__EN" />
            <bitfield caption="Tsqi Clock Stable Select bit" mask="0x00000002" name="STABLE" values="SQI1CLKCON__STABLE" />
            <bitfield caption="SQI Clock Tsqi Frequency Select bits" mask="0x0007FF00" name="CLKDIV" values="SQI1CLKCON__CLKDIV" />
         </register>
         <register caption="SQI Command Threshold Register" name="SQI1CMDTHR" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="RXCMDTHR" />
            <bitfield mask="0x00003F00" name="TXCMDTHR" />
         </register>
         <register caption="SQI Interrupt Threshold Register" name="SQI1INTTHR" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="RXINTTHR" />
            <bitfield mask="0x00003F00" name="TXINTTHR" />
         </register>
         <register caption="SQI Interrupt Enable Register" name="SQI1INTEN" offset="0x1c" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Enable bit" mask="0x00000001" name="TXEMPTYIE" values="SQI1INTEN__TXEMPTYIE" />
            <bitfield caption="Transmit Buffer Full Interrupt Enable bit" mask="0x00000002" name="TXFULLIE" values="SQI1INTEN__TXFULLIE" />
            <bitfield caption="Transmit Buffer Threshold Interrupt Enable bit" mask="0x00000004" name="TXTHRIE" values="SQI1INTEN__TXTHRIE" />
            <bitfield caption="Receive Buffer Empty Interrupt Enabled bit" mask="0x00000008" name="RXEMPTYIE" values="SQI1INTEN__RXEMPTYIE" />
            <bitfield caption="Receive Buffer Full Interrupt Enable bit" mask="0x00000010" name="RXFULLIE" values="SQI1INTEN__RXFULLIE" />
            <bitfield caption="Receive Buffer Threshold Interrupt Enable bit" mask="0x00000020" name="RXTHRIE" values="SQI1INTEN__RXTHRIE" />
            <bitfield caption="Control Buffer Full Interrupt Enable bit" mask="0x00000040" name="CONFULLIE" values="SQI1INTEN__CONFULLIE" />
            <bitfield caption="Control Buffer Empty Interrupt Enabled bit" mask="0x00000080" name="CONEMPTYIE" values="SQI1INTEN__CONEMPTYIE" />
            <bitfield caption="Control Buffer Threshold Interrupt Enable bit" mask="0x00000100" name="CONTHRIE" values="SQI1INTEN__CONTHRIE" />
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Enable bit" mask="0x00000200" name="BDDONEIE" values="SQI1INTEN__BDDONEIE" />
            <bitfield caption="DMA Buffer Descriptor Packet Complete Interrupt Enable bit" mask="0x00000400" name="PKTCOMPIE" values="SQI1INTEN__PKTCOMPIE" />
            <bitfield caption="DMA Bus Error Interrupt Enable bit" mask="0x00000800" name="DMAEIE" values="SQI1INTEN__DMAEIE" />
         </register>
         <register caption="" name="SQI1INTSTAT" offset="0x20" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Status bit" mask="0x00000001" name="TXEMPTYIF" values="SQI1INTSTAT__TXEMPTYIF" />
            <bitfield caption="Transmit Buffer Full Interrupt Status bit" mask="0x00000002" name="TXFULLIF" values="SQI1INTSTAT__TXFULLIF" />
            <bitfield caption="Transmit Buffer Threshold Interrupt Status bit" mask="0x00000004" name="TXTHRIF" values="SQI1INTSTAT__TXTHRIF" />
            <bitfield caption="Receive Buffer Empty Interrupt Status bit" mask="0x00000008" name="RXEMPTYIF" values="SQI1INTSTAT__RXEMPTYIF" />
            <bitfield caption="Receive Buffer Full Interrupt Status bit" mask="0x00000010" name="RXFULLIF" values="SQI1INTSTAT__RXFULLIF" />
            <bitfield caption="Receive Buffer Threshold Interrupt Status bit" mask="0x00000020" name="RXTHRIF" values="SQI1INTSTAT__RXTHRIF" />
            <bitfield caption="Control Buffer Full Interrupt Status bit" mask="0x00000040" name="CONFULLIF" values="SQI1INTSTAT__CONFULLIF" />
            <bitfield caption="Control Buffer Empty Interrupt Status bit" mask="0x00000080" name="CONEMPTYIF" values="SQI1INTSTAT__CONEMPTYIF" />
            <bitfield caption="Control Buffer Threshold Interrupt Status bit" mask="0x00000100" name="CONTHRIF" values="SQI1INTSTAT__CONTHRIF" />
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Status bit" mask="0x00000200" name="BDDONEIF" values="SQI1INTSTAT__BDDONEIF" />
            <bitfield caption="DMA Buffer Descriptor Processor Packet Complete Interrupt Status bit" mask="0x00000400" name="PKTCOMPIF" values="SQI1INTSTAT__PKTCOMPIF" />
            <bitfield caption="DMA Bus Error Interrupt Flag bit" mask="0x00000800" name="DMAEIF" values="SQI1INTSTAT__DMAEIF" />
         </register>
         <register caption="SQI Transmit Data Buffer Register" name="SQI1TXDATA" offset="0x24" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TXDATA" />
         </register>
         <register caption="SQI Receive Data Buffer Register" name="SQI1RXDATA" offset="0x28" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RXDATA" />
         </register>
         <register caption="SQI Status Register 1" name="SQI1STAT1" offset="0x2c" rw="R" size="4">
            <bitfield mask="0x0000003F" name="RXBUFCNT" />
            <bitfield mask="0x003F0000" name="TXBUFFREE" />
         </register>
         <register caption="SQI Status Register 2" name="SQI1STAT2" offset="0x30" rw="R" size="4">
            <bitfield caption="Transmit Buffer Overflow Status bit" mask="0x00000001" name="TXOV" values="SQI1STAT2__TXOV" />
            <bitfield caption="Receive Buffer Underflow Status bit" mask="0x00000002" name="RXUN" values="SQI1STAT2__RXUN" />
            <bitfield caption="SQID0 Status bit" mask="0x00000008" name="SQID0" values="SQI1STAT2__SQID0" />
            <bitfield caption="SQID1 Status bit" mask="0x00000010" name="SQID1" values="SQI1STAT2__SQID1" />
            <bitfield caption="SQID2 Status bit" mask="0x00000020" name="SQID2" values="SQI1STAT2__SQID2" />
            <bitfield caption="SQID3 Status bit" mask="0x00000040" name="SQID3" values="SQI1STAT2__SQID3" />
            <bitfield caption="Control IFO Space Available bits" mask="0x00000780" name="CONAVAIL" values="SQI1STAT2__CONAVAIL" />
            <bitfield caption="Current Command Status bits" mask="0x00030000" name="CMDSTAT" values="SQI1STAT2__CMDSTAT" />
         </register>
         <register caption="SQI Buffer Descriptor Control Register" name="SQI1BDCON" offset="0x34" rw="RW" size="4">
            <bitfield caption="DMA Enable bit" mask="0x00000001" name="DMAEN" values="SQI1BDCON__DMAEN" />
            <bitfield caption="Buffer Descriptor Poll Enable bit" mask="0x00000002" name="POLLEN" values="SQI1BDCON__POLLEN" />
            <bitfield caption="Buffer Descriptor Processor Start bit" mask="0x00000004" name="START" values="SQI1BDCON__START" />
         </register>
         <register caption="SQI Buffer Descriptor Current Address Register" name="SQI1BDCURADD" offset="0x38" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BDCURRADDR" />
         </register>
         <register caption="SQI Buffer Descriptor Base Address Register" name="SQI1BDBASEADD" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="BDADDR" />
         </register>
         <register caption="SQI Buffer Descriptor Status Register" name="SQI1BDSTAT" offset="0x44" rw="R" size="4">
            <bitfield mask="0x0000FFFF" name="BDCON" />
            <bitfield caption="DMA Buffer Descriptor Processor Active Status bit" mask="0x00010000" name="DMAACTV" values="SQI1BDSTAT__DMAACTV" />
            <bitfield caption="DMA Buffer Descriptor Processor Start Status bit" mask="0x00020000" name="DMASTART" values="SQI1BDSTAT__DMASTART" />
            <bitfield caption="DMA Buffer Descriptor Processor State Status bits" mask="0x003C0000" name="BDSTATE" values="SQI1BDSTAT__BDSTATE" />
         </register>
         <register caption="SQI Buffer Descriptor Poll Control Register" name="SQI1BDPOLLCON" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="POLLCON" />
         </register>
         <register caption="SQI Buffer Descriptor DMA Transmit Status Register" name="SQI1BDTXDSTAT" offset="0x4c" rw="R" size="4">
            <bitfield mask="0x000001FF" name="TXCURBUFLEN" />
            <bitfield mask="0x001F0000" name="TXBUFCNT" />
            <bitfield mask="0x1E000000" name="TXSTATE" />
         </register>
         <register caption="SQI Buffer Descriptor DMA Receive Status Register" name="SQI1BDRXDSTAT" offset="0x50" rw="R" size="4">
            <bitfield mask="0x000001FF" name="RXCURBUFLEN" />
            <bitfield mask="0x001F0000" name="RXBUFCNT" />
            <bitfield mask="0x1E000000" name="RXSTATE" />
         </register>
         <register caption="SQI Threshold Control Register" name="SQI1THR" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="THRES" />
         </register>
         <register caption="SQI Interrupt Signal Enable Register" name="SQI1INTSIGEN" offset="0x58" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Signal Enable bit" mask="0x00000001" name="TXEMPTYISE" values="SQI1INTSIGEN__TXEMPTYISE" />
            <bitfield caption="Transmit Buffer Full Interrupt Signal Enable bit" mask="0x00000002" name="TXFULLISE" values="SQI1INTSIGEN__TXFULLISE" />
            <bitfield caption="Transmit Buffer Threshold Interrupt Signal Enable bit" mask="0x00000004" name="TXTHRISE" values="SQI1INTSIGEN__TXTHRISE" />
            <bitfield caption="Receive Buffer Empty Interrupt Signal Enable bit" mask="0x00000008" name="RXEMPTYISE" values="SQI1INTSIGEN__RXEMPTYISE" />
            <bitfield caption="Receive Buffer Full Interrupt Signal Enable bit" mask="0x00000010" name="RXFULLISE" values="SQI1INTSIGEN__RXFULLISE" />
            <bitfield caption="Receive Buffer Threshold Interrupt Signal Enable bit" mask="0x00000020" name="RXTHRISE" values="SQI1INTSIGEN__RXTHRISE" />
            <bitfield caption="Control Buffer Full Interrupt Signal Enable bit" mask="0x00000040" name="CONFULLISE" values="SQI1INTSIGEN__CONFULLISE" />
            <bitfield caption="Control Buffer Empty Interrupt Signal Enable bit" mask="0x00000080" name="CONEMPTYISE" values="SQI1INTSIGEN__CONEMPTYISE" />
            <bitfield caption="Control Buffer Threshold Interrupt Signal Enable bit" mask="0x00000100" name="CONTHRISE" values="SQI1INTSIGEN__CONTHRISE" />
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Signal Enable bit" mask="0x00000200" name="BDDONEISE" values="SQI1INTSIGEN__BDDONEISE" />
            <bitfield caption="DMA Buffer Descriptor Packet Complete Interrupt Signal Enable bit" mask="0x00000400" name="PKTCOMPISE" values="SQI1INTSIGEN__PKTCOMPISE" />
            <bitfield caption="DMA Bus Error Interrupt Signal Enable bit" mask="0x00000800" name="DMAEISE" values="SQI1INTSIGEN__DMAEISE" />
         </register>
         <register caption="SQI Tap Control Register" name="SQI1TAPCON" offset="0x5c" rw="RW" size="4">
            <bitfield caption="SQI Clock Output Delay bits" mask="0x0000000F" name="CLKOUTDLY" values="SQI1TAPCON__CLKOUTDLY" />
            <bitfield caption="SQI Data Output Delay bits" mask="0x000000F0" name="DATAOUTDLY" values="SQI1TAPCON__DATAOUTDLY" />
            <bitfield caption="SQI Clock Input Delay bits" mask="0x00003F00" name="SDRCLKINDLY" values="SQI1TAPCON__SDRCLKINDLY" />
            <bitfield mask="0x000F0000" name="DDRDATINDLY" />
            <bitfield mask="0x00F00000" name="SDRDATINDLY" />
            <bitfield mask="0x3F000000" name="DDRCLKINDLY" />
         </register>
         <register caption="SQI Memory Status Register" name="SQI1MEMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STATCMD" />
            <bitfield caption="Number of Status Bytes bits" mask="0x00030000" name="STATBYTES" values="SQI1MEMSTAT__STATBYTES" />
            <bitfield caption="Status Command/Read Lane Mode bits" mask="0x000C0000" name="STATTYPE" values="SQI1MEMSTAT__STATTYPE" />
            <bitfield caption="Statis Bit Position in Flash bit" mask="0x00100000" name="STATPOS" values="SQI1MEMSTAT__STATPOS" />
         </register>
         <register caption="SQI XIP Control Register 3" name="SQI1XCON3" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="INIT1CMD1" />
            <bitfield mask="0x0000FF00" name="INIT1CMD2" />
            <bitfield mask="0x00FF0000" name="INIT1CMD3" />
            <bitfield caption="Flash Initialization 1 Command Type bits" mask="0x03000000" name="INIT1TYPE" values="SQI1XCON3__INIT1TYPE" />
            <bitfield caption="Flash Initialization 1 Command Count bits" mask="0x0C000000" name="INIT1COUNT" values="SQI1XCON3__INIT1COUNT" />
            <bitfield caption="Flash Initialization 1 Command Status Check bit" mask="0x10000000" name="INIT1SCHECK" values="SQI1XCON3__INIT1SCHECK" />
         </register>
         <register caption="SQI XIP Control Register 4" name="SQI1XCON4" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="INIT2CMD1" />
            <bitfield mask="0x0000FF00" name="INIT2CMD2" />
            <bitfield mask="0x00FF0000" name="INIT2CMD3" />
            <bitfield caption="Flash Initialization 2 Command Type bits" mask="0x03000000" name="INIT2TYPE" values="SQI1XCON4__INIT2TYPE" />
            <bitfield caption="Flash Initialization 2 Command Count bits" mask="0x0C000000" name="INIT2COUNT" values="SQI1XCON4__INIT2COUNT" />
            <bitfield caption="Flash Initialization 2 Command Status Check bit" mask="0x10000000" name="INIT2SCHECK" values="SQI1XCON4__INIT2SCHECK" />
         </register>
      </register-group>
      <value-group caption="The boot controller will send the command in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPECMD">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Quad Lane mode command is enabled" name="" value="0x2" />
         <value caption="Dual Lane mode command is enabled" name="" value="0x1" />
         <value caption="Single Lane mode command is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="The boot controller will send the address in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEADDR">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Quad Lane mode address is enabled" name="" value="0x2" />
         <value caption="Dual Lane mode address is enabled" name="" value="0x1" />
         <value caption="Single Lane mode address is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="The boot controller will send the mode in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEMODE">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Quad Lane mode is enabled" name="" value="0x2" />
         <value caption="Dual Lane mode is enabled" name="" value="0x1" />
         <value caption="Single Lane mode is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="The boot controller will send the dummy in Single Lange, Dual Lane, or Quad Lane" name="SQI1XCON1__TYPEDUMMY">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Quad Lane mode dummy is enabled" name="" value="0x2" />
         <value caption="Dual Lane mode dummy is enabled" name="" value="0x1" />
         <value caption="Single Lange mode dummy is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEDATA">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Quad Lane mode data is enabled" name="" value="0x2" />
         <value caption="Dual Lane mode data is enabled" name="" value="0x1" />
         <value caption="Single Lane mode data is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="SQI1XCON1__ADDRBYTES">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="Four address bytes" name="" value="0x4" />
         <value caption="Three address bytes" name="" value="0x3" />
         <value caption="Two address bytes" name="" value="0x2" />
         <value caption="One address bytes" name="" value="0x1" />
         <value caption="Zero address bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Dummy Bytes bits" name="SQI1XCON1__DUMMYBYTES">
         <value caption="Transmit seven dummy bytes after the address bytes" name="" value="0x7" />
         <value caption="Transmit six dummy bytes after the address bytes" name="" value="0x6" />
         <value caption="Transmit five dummy bytes after the address bytes" name="" value="0x5" />
         <value caption="Transmit four dummy bytes after the address bytes" name="" value="0x4" />
         <value caption="Transmit three dummy bytes after the address bytes" name="" value="0x3" />
         <value caption="Transmit two dummy bytes after the address bytes" name="" value="0x2" />
         <value caption="Transmit one dummy bytes after the address bytes" name="" value="0x1" />
         <value caption="Transmit zero dummy bytes after the address bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI DDR Command Mode bit" name="SQI1XCON1__DDRCMD">
         <value caption="SQI command bytes are transferred in DDR mode" name="" value="0x1" />
         <value caption="SQI command bytes are transferred in SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Address Mode bit" name="SQI1XCON1__DDRADDR">
         <value caption="SQI address bytes are transferred in DDR mode" name="" value="0x1" />
         <value caption="SQI address bytes are transferred in SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI DDR Mode bit" name="SQI1XCON1__DDRMODE">
         <value caption="SQI mode bytes are transferred in DDR mode" name="" value="0x1" />
         <value caption="SQI mode bytes are transferred in SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Dummy DDR Mode bit" name="SQI1XCON1__DDRDUMMY">
         <value caption="SQI dummy bytes are transferred in DDR mode" name="" value="0x1" />
         <value caption="SQI dummy bytes are transferred in SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Data DDR Mode bit" name="SQI1XCON1__DDRDATA">
         <value caption="SQI data bytes are transferred in DDR mode" name="" value="0x1" />
         <value caption="SQI data bytes are transferred in SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Command in SDR Mode bit" name="SQI1XCON1__SDRCMD">
         <value caption="SQI command is in SDR mode and SQI data is in DDR mode" name="" value="0x1" />
         <value caption="SQI command is in DDR mode and SQI data is in DDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Byte Cycle Enable bits" name="SQI1XCON2__MODEBYTES">
         <value caption="Three cycles" name="" value="0x3" />
         <value caption="Two cycles" name="" value="0x2" />
         <value caption="One cycle" name="" value="0x1" />
         <value caption="Zero cycles" name="" value="0x0" />
      </value-group>
      <value-group caption="Device Select bits" name="SQI1XCON2__DEVSEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Device 1 is selected" name="" value="0x1" />
         <value caption="Device 0 is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Select bits" name="SQI1CFG__MODE">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="XIP mode is selected (when this mode is entered, the module behaves as if executing in place (XIP),but uses the register data to control timing)" name="" value="0x3" />
         <value caption="DMA mode is selected" name="" value="0x2" />
         <value caption="CPU mode is selected (the module is controlled by the CPU in PIO mode. This mode is entered whenleaving Boot or XIP mode)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Phase Select bit" name="SQI1CFG__CPHA">
         <value caption="SQICLK starts toggling at the start of the first data bit" name="" value="0x1" />
         <value caption="SQICLK starts toggling at the middle of the first data bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SQI1CFG__CPOL">
         <value caption="Active-low SQICLK (SQICLK high is the Idle state)" name="" value="0x1" />
         <value caption="Active-high SQICLK (SQICLK low is the Idle state)" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Format Select bit" name="SQI1CFG__LSBF">
         <value caption="LSB is send or received first" name="" value="0x1" />
         <value caption="MSB is sent or received first" name="" value="0x0" />
      </value-group>
      <value-group caption="Burst Configuration bit" name="SQI1CFG__BURSTEN">
         <value caption="Burst is enabled" name="" value="0x1" />
         <value caption="Burst is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Select bit" name="SQI1CFG__RESET">
         <value caption="A reset pulse is generated" name="" value="0x1" />
         <value caption="A reset pulse is not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Reset bit" name="SQI1CFG__TXBUFRST">
         <value caption="A reset pulse is generated clearing the transmit buffer" name="" value="0x1" />
         <value caption="A reset pulse is not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Reset bit" name="SQI1CFG__RXBUFRST">
         <value caption="A reset pulse is generated clearing the receive buffer" name="" value="0x1" />
         <value caption="A reset pulse is not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Reset bit" name="SQI1CFG__CONBUFRST">
         <value caption="A reset pulse is generated, clearing the control buffer" name="" value="0x1" />
         <value caption="A reset pulse is not generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Output Enable bits" name="SQI1CFG__DATAEN">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="SQID3-SQID0 outputs are enabled" name="" value="0x2" />
         <value caption="SQID1 and SQID0 data outputs are enabled" name="" value="0x1" />
         <value caption="SQID0 data output is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Enable bit" name="SQI1CFG__SQIEN">
         <value caption="SQI module is enabled" name="" value="0x1" />
         <value caption="SQI module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select Output Enable bits" name="SQI1CFG__CSEN">
         <value caption="Chip Select 0 and Chip Select 1 are used" name="" value="0x3" />
         <value caption="Chip Select 1 is used (Chip Select 0 is not used)" name="" value="0x2" />
         <value caption="Chip Select 0 is used (Chip Select 1 is not used)" name="" value="0x1" />
         <value caption="Chip Select 0 and Chip Select 1 are not used" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Device Select bits" name="SQI1CON__DEVSEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Select Device 1" name="" value="0x1" />
         <value caption="Select Device 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Chip Select Assert bit" name="SQI1CON__DASSERT">
         <value caption="Chip Select is deasserted after transmission or reception of the specified number of bytes" name="" value="0x1" />
         <value caption="Chip Select is not deasserted after transmission or reception of the specified number of bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Double Data Rate Mode bit" name="SQI1CON__DDRMODE">
         <value caption="Set the SQI transfers to DDR mode" name="" value="0x1" />
         <value caption="Set the SQI transfers to SDR mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Status Check bit" name="SQI1CON__SCHECK">
         <value caption="Check the status of the Flash" name="" value="0x1" />
         <value caption="Do not check the status of the Flash" name="" value="0x0" />
      </value-group>
      <value-group caption="Tsqi Clock Enable Select bit" name="SQI1CLKCON__EN">
         <value caption="Enable the SQI clock (Tsqi)" name="" value="0x1" />
         <value caption="Disable the SQI clock (Tsqi)" name="" value="0x0" />
      </value-group>
      <value-group caption="Tsqi Clock Stable Select bit" name="SQI1CLKCON__STABLE">
         <value caption="Tsqi clock is stable" name="" value="0x1" />
         <value caption="Tsqi clock is not stable" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Clock Tsqi Frequency Select bits" name="SQI1CLKCON__CLKDIV">
         <value caption="Base Clock Tbc is divided by 2048" name="" value="0x200" />
         <value caption="Base Clock Tbc is divided by 1024" name="" value="0x100" />
         <value caption="Base Clock Tbc is divided by 512" name="" value="0x80" />
         <value caption="Base Clock Tbc is divided by 256" name="" value="0x40" />
         <value caption="Base Clock Tbc is divided by 128" name="" value="0x20" />
         <value caption="Base Clock Tbc is divided by 64" name="" value="0x10" />
         <value caption="Base Clock Tbc is divided by 32" name="" value="0x8" />
         <value caption="Base Clock Tbc is divided by 16" name="" value="0x4" />
         <value caption="Base Clock Tbc is divided by 8" name="" value="0x2" />
         <value caption="Base clock Tbc is divided by 4" name="" value="0x1" />
         <value caption="Base clock Tbc is divided by 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Enable bit" name="SQI1INTEN__TXEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Enable bit" name="SQI1INTEN__TXFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__TXTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Enabled bit" name="SQI1INTEN__RXEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Enable bit" name="SQI1INTEN__RXFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__RXTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Enable bit" name="SQI1INTEN__CONFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Enabled bit" name="SQI1INTEN__CONEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__CONTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Enable bit" name="SQI1INTEN__BDDONEIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Packet Complete Interrupt Enable bit" name="SQI1INTEN__PKTCOMPIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Enable bit" name="SQI1INTEN__DMAEIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__TXEMPTYIF">
         <value caption="The transmit buffer is empty" name="" value="0x1" />
         <value caption="The transmit buffer has content" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Status bit" name="SQI1INTSTAT__TXFULLIF">
         <value caption="The transmit buffer is full" name="" value="0x1" />
         <value caption="The transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__TXTHRIF">
         <value caption="Transmit buffer has more than TXINTTHR words of space available" name="" value="0x1" />
         <value caption="Transmit buffer has less than TXINTTHR words of space available" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__RXEMPTYIF">
         <value caption="Receive buffer is empty" name="" value="0x1" />
         <value caption="Receive buffer is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Status bit" name="SQI1INTSTAT__RXFULLIF">
         <value caption="Receive buffer is full" name="" value="0x1" />
         <value caption="Receive buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__RXTHRIF">
         <value caption="Receive buffer has RXINTTHR or more words of space available" name="" value="0x1" />
         <value caption="Receive buffer has less than RXINTTHR words of space available" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Status bit" name="SQI1INTSTAT__CONFULLIF">
         <value caption="Control buffer is full" name="" value="0x1" />
         <value caption="Control buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__CONEMPTYIF">
         <value caption="Control buffer is empty" name="" value="0x1" />
         <value caption="Control buffer is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__CONTHRIF">
         <value caption="The control buffer has THRES or more words of space available" name="" value="0x1" />
         <value caption="The control buffer has less than THRES words of space available" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Status bit" name="SQI1INTSTAT__BDDONEIF">
         <value caption="DMA BD process is done" name="" value="0x1" />
         <value caption="DMA BD process is in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Packet Complete Interrupt Status bit" name="SQI1INTSTAT__PKTCOMPIF">
         <value caption="DMA BD packet is complete" name="" value="0x1" />
         <value caption="DMA BD packet is in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Flag bit" name="SQI1INTSTAT__DMAEIF">
         <value caption="DMA bus error has occurred" name="" value="0x1" />
         <value caption="DMA bus error has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Overflow Status bit" name="SQI1STAT2__TXOV">
         <value caption="Transmit Buffer overflow has occurred" name="" value="0x1" />
         <value caption="Transmit Buffer overflow has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Underflow Status bit" name="SQI1STAT2__RXUN">
         <value caption="Receive Buffer Underflow has occurred" name="" value="0x1" />
         <value caption="Receive Buffer Underflow has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="SQID0 Status bit" name="SQI1STAT2__SQID0">
         <value caption="Data is present on SQID0" name="" value="0x1" />
         <value caption="Data is not present on SQID0" name="" value="0x0" />
      </value-group>
      <value-group caption="SQID1 Status bit" name="SQI1STAT2__SQID1">
         <value caption="Data is present on SQID1" name="" value="0x1" />
         <value caption="Data is not present on SQID1" name="" value="0x0" />
      </value-group>
      <value-group caption="SQID2 Status bit" name="SQI1STAT2__SQID2">
         <value caption="Data is present on SQID2" name="" value="0x1" />
         <value caption="Data is not present on SQID2" name="" value="0x0" />
      </value-group>
      <value-group caption="SQID3 Status bit" name="SQI1STAT2__SQID3">
         <value caption="Data is present on SQID3" name="" value="0x1" />
         <value caption="Data is not present on SQID3" name="" value="0x0" />
      </value-group>
      <value-group caption="Control IFO Space Available bits" name="SQI1STAT2__CONAVAIL">
         <value caption="32 bytes are available" name="" value="0x1f" />
         <value caption="31 bytes are available" name="" value="0x1e" />
         <value caption="1 byte is available" name="" value="0x1" />
         <value caption="No bytes are available" name="" value="0x0" />
      </value-group>
      <value-group caption="Current Command Status bits" name="SQI1STAT2__CMDSTAT">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Receive" name="" value="0x2" />
         <value caption="Transmit" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Enable bit" name="SQI1BDCON__DMAEN">
         <value caption="DMA is enabled" name="" value="0x1" />
         <value caption="DMA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Descriptor Poll Enable bit" name="SQI1BDCON__POLLEN">
         <value caption="BDP poll enabled" name="" value="0x1" />
         <value caption="BDP poll is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Descriptor Processor Start bit" name="SQI1BDCON__START">
         <value caption="Start the buffer descriptor processor" name="" value="0x1" />
         <value caption="Disable the buffer descriptor processor" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Active Status bit" name="SQI1BDSTAT__DMAACTV">
         <value caption="Buffer Descriptor Processor is active" name="" value="0x1" />
         <value caption="Buffer Descriptor Processor is idle" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Start Status bit" name="SQI1BDSTAT__DMASTART">
         <value caption="DMA has started" name="" value="0x1" />
         <value caption="DMA has not started" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor State Status bits" name="SQI1BDSTAT__BDSTATE">
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Fetched buffer descriptor is disabled" name="" value="0x5" />
         <value caption="Descriptor is done" name="" value="0x4" />
         <value caption="Data phase" name="" value="0x3" />
         <value caption="Buffer descriptor is loading" name="" value="0x2" />
         <value caption="Descriptor fetch request is pending" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Signal Enable bit" name="SQI1INTSIGEN__BDDONEISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Buffer Descriptor Packet Complete Interrupt Signal Enable bit" name="SQI1INTSIGEN__PKTCOMPISE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Signal Enable bit" name="SQI1INTSIGEN__DMAEISE">
         <value caption="Interrupt signal is enabled" name="" value="0x1" />
         <value caption="Interrupt signal is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Clock Output Delay bits" name="SQI1TAPCON__CLKOUTDLY">
         <value caption="16 taps added on clock output" name="" value="0xf" />
         <value caption="15 taps added on clock output" name="" value="0xe" />
         <value caption="2 taps added on clock output" name="" value="0x1" />
         <value caption="1 tap added on clock output" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Data Output Delay bits" name="SQI1TAPCON__DATAOUTDLY">
         <value caption="16 taps added on clock output" name="" value="0xf" />
         <value caption="15 taps added on clock output" name="" value="0xe" />
         <value caption="2 taps added on clock output" name="" value="0x1" />
         <value caption="1 tap added on clock output" name="" value="0x0" />
      </value-group>
      <value-group caption="SQI Clock Input Delay bits" name="SQI1TAPCON__SDRCLKINDLY">
         <value caption="64 taps added on clock input" name="" value="0x3f" />
         <value caption="63 taps added on clock input" name="" value="0x3e" />
         <value caption="2 taps added on clock input" name="" value="0x1" />
         <value caption="1 tap added on clock input" name="" value="0x0" />
      </value-group>
      <value-group caption="Number of Status Bytes bits" name="SQI1MEMSTAT__STATBYTES">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Status command/read is 2 bytes long" name="" value="0x2" />
         <value caption="Status command/read is 1 byte long" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Command/Read Lane Mode bits" name="SQI1MEMSTAT__STATTYPE">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Status command and read are executed in Quad Lane mode" name="" value="0x2" />
         <value caption="Status command and read are executed in Dual Lane mode" name="" value="0x1" />
         <value caption="Status command and read are executed in Single Lane mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Statis Bit Position in Flash bit" name="SQI1MEMSTAT__STATPOS">
         <value caption="BUSY bit position is bit 7 in status register" name="" value="0x1" />
         <value caption="BUSY bit position is bit 0 in status register" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 1 Command Type bits" name="SQI1XCON3__INIT1TYPE">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="INIT1 commands are sent in Quad Lane mode" name="" value="0x2" />
         <value caption="INIT1 commands are sent in Dual Lane mode" name="" value="0x1" />
         <value caption="INIT1 commadns are sent in Single Lane mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 1 Command Count bits" name="SQI1XCON3__INIT1COUNT">
         <value caption="INIT1CMD3, INIT1CMD2, and INIT1CMD3 are sent." name="" value="0x3" />
         <value caption="INIT1CMD1 and INIT1CMD2 are sent, but INIT1CMD3 is still pending." name="" value="0x2" />
         <value caption="INIT1CMD1 is sent, but INIT1CMD2 and INIT1CMD3 are still pending." name="" value="0x1" />
         <value caption="No commands are sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 1 Command Status Check bit" name="SQI1XCON3__INIT1SCHECK">
         <value caption="Check the status after executing the INIT1 command" name="" value="0x1" />
         <value caption="Do not check the status" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 2 Command Type bits" name="SQI1XCON4__INIT2TYPE">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="INIT2 commands are sent in Quad Lane mode" name="" value="0x2" />
         <value caption="INIT2 commands are sent in Dual Lane mode" name="" value="0x1" />
         <value caption="INIT2 commands are sent in Single Lane mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 2 Command Count bits" name="SQI1XCON4__INIT2COUNT">
         <value caption="INIT2CMD1, INIT2CMD2, and INIT2CMD3 are sent" name="" value="0x3" />
         <value caption="INIT2CMD1 and INIT2CMD2 are sent, but INIT2CMD3 is still pending" name="" value="0x2" />
         <value caption="INIT2CMD1 is sent, but INIT2CMD2 and INIT2CMD3 are still pending" name="" value="0x1" />
         <value caption="No commands are sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Initialization 2 Command Status Check bit" name="SQI1XCON4__INIT2SCHECK">
         <value caption="Check the status after executing the INIT2 command" name="" value="0x1" />
         <value caption="Do not check the status" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02141" name="TMR1" version="2">
      <register-group name="TMR1">
         <register caption="TYPE A TIMER CONTROL REGISTER" name="T1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T1CON__TCS" />
            <bitfield caption="Timer External Clock Input Synchronization Selection bit" mask="0x00000004" name="TSYNC" values="T1CON__TSYNC" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000030" name="TCKPS" values="T1CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T1CON__TGATE" />
            <bitfield caption="Timer1 External Clock Selection bits" mask="0x00000300" name="TECS" values="T1CON__TECS" />
            <bitfield caption="Asynchronous Timer Write in Progress bit" mask="0x00000800" name="TWIP" values="T1CON__TWIP" />
            <bitfield caption="Asynchronous Timer Write Disable bit" mask="0x00001000" name="TWDIS" values="T1CON__TWDIS" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T1CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T1CON__ON" />
         </register>
         <register caption="Timer Count Register Bits" name="TMR1" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR1" />
         </register>
         <register caption="Period Register Bits" name="PR1" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR1" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T1CON__TCS">
         <value caption="External clock is defined by the TECS bits" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer External Clock Input Synchronization Selection bit" name="T1CON__TSYNC">
         <value caption="(When TCS is 1) External clock input is synchronized / (When TCS is 0) This bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 1) External clock input is not synchronized / (When TCS is 0) This bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T1CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x3" />
         <value caption="1:64 prescale value" name="" value="0x2" />
         <value caption="1:8 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T1CON__TGATE">
         <value caption="(When TCS is 0) Gated time accumulation is enabled / (When TCS is 1) bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 0) Gated time accumulation is disabled / (When TCS is 1) bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer1 External Clock Selection bits" name="T1CON__TECS">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="External clock comes from the LPRC" name="" value="0x2" />
         <value caption="External clock comes from the T1CK pin" name="" value="0x1" />
         <value caption="External clock comes from the SOSC" name="" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write in Progress bit" name="T1CON__TWIP">
         <value caption="(In Asynchronous Timer mode) Asynchronous write to TMR1 register in progress / (In Synchronous Timer mode)bit is read as 0" name="" value="0x1" />
         <value caption="In Asynchronous Timer mode Asynchronous write to TMR1 register complete / (In Synchronous Timer mode)bit is read as 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write Disable bit" name="T1CON__TWDIS">
         <value caption="Writes to TMR1 are ignored until pending write operation completes" name="" value="0x1" />
         <value caption="Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T1CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T1CON__ON">
         <value caption="Timer is enabled" name="" value="0x1" />
         <value caption="Timer is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00745" name="TMR" version="1">
      <register-group name="TMR">
         <register caption="Type B Timer Control Register" name="T2CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T2CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T2CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T2CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T2CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T2CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T2CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T3CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T3CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T3CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T3CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T3CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T3CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T3CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T4CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T4CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T4CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T4CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T4CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T4CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T4CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T5CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T5CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T5CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T5CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T5CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T5CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T5CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T6CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T6CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T6CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T6CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T6CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T6CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T6CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T7CON" offset="0xA00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T7CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T7CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T7CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T7CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T7CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T7CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T8CON" offset="0xC00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T8CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T8CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T8CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T8CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T8CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T8CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T9CON" offset="0xE00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T9CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T9CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T9CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T9CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T9CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T9CON__ON" />
         </register>
         <register caption="Timer Count Register Bits" name="TMR2" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR2" />
         </register>
         <register caption="" name="TMR3" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR3" />
         </register>
         <register caption="" name="TMR4" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR4" />
         </register>
         <register caption="" name="TMR5" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR5" />
         </register>
         <register caption="" name="TMR6" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR6" />
         </register>
         <register caption="" name="TMR7" offset="0xA10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR7" />
         </register>
         <register caption="" name="TMR8" offset="0xC10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR8" />
         </register>
         <register caption="" name="TMR9" offset="0xE10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR9" />
         </register>
         <register caption="Period Register Bits" name="PR2" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR2" />
         </register>
         <register caption="" name="PR3" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR3" />
         </register>
         <register caption="" name="PR4" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR4" />
         </register>
         <register caption="" name="PR5" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR5" />
         </register>
         <register caption="" name="PR6" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR6" />
         </register>
         <register caption="" name="PR7" offset="0xA20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR7" />
         </register>
         <register caption="" name="PR8" offset="0xC20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR8" />
         </register>
         <register caption="" name="PR9" offset="0xE20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR9" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T2CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T2CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1" />
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T2CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T2CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1" />
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T2CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T2CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T3CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T3CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1" />
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T3CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T3CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1" />
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ig