
testsx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d7c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000f54  08000f54  00010f54  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f84  08000f84  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  08000f84  08000f84  00010f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000f8c  08000f8c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f8c  08000f8c  00010f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f90  08000f90  00010f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000f98  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000f98  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000050  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000000ac  00000000  00000000  00020084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08000f3c 	.word	0x08000f3c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	08000f3c 	.word	0x08000f3c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <SPI_Write_8>:
 800051c:	4b02      	ldr	r3, [pc, #8]	; (8000528 <SPI_Write_8+0xc>)
 800051e:	689a      	ldr	r2, [r3, #8]
 8000520:	0792      	lsls	r2, r2, #30
 8000522:	d5fc      	bpl.n	800051e <SPI_Write_8+0x2>
 8000524:	7318      	strb	r0, [r3, #12]
 8000526:	4770      	bx	lr
 8000528:	40003c00 	.word	0x40003c00

0800052c <LoRa_Read>:
 800052c:	490a      	ldr	r1, [pc, #40]	; (8000558 <LoRa_Read+0x2c>)
 800052e:	b508      	push	{r3, lr}
 8000530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000534:	628b      	str	r3, [r1, #40]	; 0x28
 8000536:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800053a:	f7ff ffef 	bl	800051c <SPI_Write_8>
 800053e:	20ff      	movs	r0, #255	; 0xff
 8000540:	f7ff ffec 	bl	800051c <SPI_Write_8>
 8000544:	4b05      	ldr	r3, [pc, #20]	; (800055c <LoRa_Read+0x30>)
 8000546:	689a      	ldr	r2, [r3, #8]
 8000548:	07d2      	lsls	r2, r2, #31
 800054a:	d5fc      	bpl.n	8000546 <LoRa_Read+0x1a>
 800054c:	7b18      	ldrb	r0, [r3, #12]
 800054e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000552:	618b      	str	r3, [r1, #24]
 8000554:	bd08      	pop	{r3, pc}
 8000556:	bf00      	nop
 8000558:	48000800 	.word	0x48000800
 800055c:	40003c00 	.word	0x40003c00

08000560 <LL_AHB2_GRP1_EnableClock>:
 8000560:	4b05      	ldr	r3, [pc, #20]	; (8000578 <LL_AHB2_GRP1_EnableClock+0x18>)
 8000562:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000564:	4302      	orrs	r2, r0
 8000566:	64da      	str	r2, [r3, #76]	; 0x4c
 8000568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056a:	b082      	sub	sp, #8
 800056c:	4018      	ands	r0, r3
 800056e:	9001      	str	r0, [sp, #4]
 8000570:	9b01      	ldr	r3, [sp, #4]
 8000572:	b002      	add	sp, #8
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	40021000 	.word	0x40021000

0800057c <MX_GPIO_Init>:
 800057c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057e:	b08b      	sub	sp, #44	; 0x2c
 8000580:	2218      	movs	r2, #24
 8000582:	2100      	movs	r1, #0
 8000584:	a804      	add	r0, sp, #16
 8000586:	e9cd 1101 	strd	r1, r1, [sp, #4]
 800058a:	9103      	str	r1, [sp, #12]
 800058c:	f000 fcce 	bl	8000f2c <memset>
 8000590:	2004      	movs	r0, #4
 8000592:	f7ff ffe5 	bl	8000560 <LL_AHB2_GRP1_EnableClock>
 8000596:	2020      	movs	r0, #32
 8000598:	f7ff ffe2 	bl	8000560 <LL_AHB2_GRP1_EnableClock>
 800059c:	2001      	movs	r0, #1
 800059e:	f7ff ffdf 	bl	8000560 <LL_AHB2_GRP1_EnableClock>
 80005a2:	2002      	movs	r0, #2
 80005a4:	f7ff ffdc 	bl	8000560 <LL_AHB2_GRP1_EnableClock>
 80005a8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80005ac:	2320      	movs	r3, #32
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	6293      	str	r3, [r2, #40]	; 0x28
 80005b2:	4837      	ldr	r0, [pc, #220]	; (8000690 <MX_GPIO_Init+0x114>)
 80005b4:	f8c2 1818 	str.w	r1, [r2, #2072]	; 0x818
 80005b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005bc:	f8c2 1818 	str.w	r1, [r2, #2072]	; 0x818
 80005c0:	6941      	ldr	r1, [r0, #20]
 80005c2:	22f0      	movs	r2, #240	; 0xf0
 80005c4:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 80005c8:	fa92 f2a2 	rbit	r2, r2
 80005cc:	b10a      	cbz	r2, 80005d2 <MX_GPIO_Init+0x56>
 80005ce:	fab2 f382 	clz	r3, r2
 80005d2:	2202      	movs	r2, #2
 80005d4:	f003 031f 	and.w	r3, r3, #31
 80005d8:	fa02 f303 	lsl.w	r3, r2, r3
 80005dc:	430b      	orrs	r3, r1
 80005de:	6143      	str	r3, [r0, #20]
 80005e0:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80005e4:	2301      	movs	r3, #1
 80005e6:	a801      	add	r0, sp, #4
 80005e8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80005ec:	f88d 300e 	strb.w	r3, [sp, #14]
 80005f0:	9401      	str	r4, [sp, #4]
 80005f2:	f000 fa19 	bl	8000a28 <LL_EXTI_Init>
 80005f6:	4b27      	ldr	r3, [pc, #156]	; (8000694 <MX_GPIO_Init+0x118>)
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	fa94 f4a4 	rbit	r4, r4
 80005fe:	fab4 f484 	clz	r4, r4
 8000602:	2203      	movs	r2, #3
 8000604:	0064      	lsls	r4, r4, #1
 8000606:	fa02 f404 	lsl.w	r4, r2, r4
 800060a:	ea23 0404 	bic.w	r4, r3, r4
 800060e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000612:	fa93 f2a3 	rbit	r2, r3
 8000616:	4a1f      	ldr	r2, [pc, #124]	; (8000694 <MX_GPIO_Init+0x118>)
 8000618:	60d4      	str	r4, [r2, #12]
 800061a:	6812      	ldr	r2, [r2, #0]
 800061c:	fa93 f3a3 	rbit	r3, r3
 8000620:	fab3 f383 	clz	r3, r3
 8000624:	2103      	movs	r1, #3
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	fa01 f303 	lsl.w	r3, r1, r3
 800062c:	ea22 0303 	bic.w	r3, r2, r3
 8000630:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000634:	fa92 f2a2 	rbit	r2, r2
 8000638:	4d16      	ldr	r5, [pc, #88]	; (8000694 <MX_GPIO_Init+0x118>)
 800063a:	2400      	movs	r4, #0
 800063c:	602b      	str	r3, [r5, #0]
 800063e:	2601      	movs	r6, #1
 8000640:	2320      	movs	r3, #32
 8000642:	a904      	add	r1, sp, #16
 8000644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000648:	e9cd 3604 	strd	r3, r6, [sp, #16]
 800064c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000650:	9408      	str	r4, [sp, #32]
 8000652:	f000 fa8d 	bl	8000b70 <LL_GPIO_Init>
 8000656:	2340      	movs	r3, #64	; 0x40
 8000658:	a904      	add	r1, sp, #16
 800065a:	4628      	mov	r0, r5
 800065c:	e9cd 3604 	strd	r3, r6, [sp, #16]
 8000660:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000664:	9408      	str	r4, [sp, #32]
 8000666:	f44f 7780 	mov.w	r7, #256	; 0x100
 800066a:	f000 fa81 	bl	8000b70 <LL_GPIO_Init>
 800066e:	a904      	add	r1, sp, #16
 8000670:	4628      	mov	r0, r5
 8000672:	e9cd 7604 	strd	r7, r6, [sp, #16]
 8000676:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800067a:	9408      	str	r4, [sp, #32]
 800067c:	f000 fa78 	bl	8000b70 <LL_GPIO_Init>
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <MX_GPIO_Init+0x11c>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <MX_GPIO_Init+0x120>)
 8000686:	f883 4328 	strb.w	r4, [r3, #808]	; 0x328
 800068a:	605f      	str	r7, [r3, #4]
 800068c:	b00b      	add	sp, #44	; 0x2c
 800068e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000690:	40010000 	.word	0x40010000
 8000694:	48000800 	.word	0x48000800
 8000698:	e000ed00 	.word	0xe000ed00
 800069c:	e000e100 	.word	0xe000e100

080006a0 <SystemClock_Config>:
 80006a0:	4a29      	ldr	r2, [pc, #164]	; (8000748 <SystemClock_Config+0xa8>)
 80006a2:	b508      	push	{r3, lr}
 80006a4:	6813      	ldr	r3, [r2, #0]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	f043 0301 	orr.w	r3, r3, #1
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	6813      	ldr	r3, [r2, #0]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d1fa      	bne.n	80006b0 <SystemClock_Config+0x10>
 80006ba:	4a24      	ldr	r2, [pc, #144]	; (800074c <SystemClock_Config+0xac>)
 80006bc:	6813      	ldr	r3, [r2, #0]
 80006be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80006c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006c6:	6013      	str	r3, [r2, #0]
 80006c8:	4b21      	ldr	r3, [pc, #132]	; (8000750 <SystemClock_Config+0xb0>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	0551      	lsls	r1, r2, #21
 80006d6:	d5fc      	bpl.n	80006d2 <SystemClock_Config+0x32>
 80006d8:	685a      	ldr	r2, [r3, #4]
 80006da:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80006de:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	68d9      	ldr	r1, [r3, #12]
 80006e6:	4a1b      	ldr	r2, [pc, #108]	; (8000754 <SystemClock_Config+0xb4>)
 80006e8:	400a      	ands	r2, r1
 80006ea:	f442 6220 	orr.w	r2, r2, #2560	; 0xa00
 80006ee:	f042 0202 	orr.w	r2, r2, #2
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	68da      	ldr	r2, [r3, #12]
 80006f6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80006fa:	60da      	str	r2, [r3, #12]
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	0192      	lsls	r2, r2, #6
 8000708:	d5fc      	bpl.n	8000704 <SystemClock_Config+0x64>
 800070a:	689a      	ldr	r2, [r3, #8]
 800070c:	f042 0203 	orr.w	r2, r2, #3
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	689a      	ldr	r2, [r3, #8]
 8000714:	f002 020c 	and.w	r2, r2, #12
 8000718:	2a0c      	cmp	r2, #12
 800071a:	d1fa      	bne.n	8000712 <SystemClock_Config+0x72>
 800071c:	689a      	ldr	r2, [r3, #8]
 800071e:	480e      	ldr	r0, [pc, #56]	; (8000758 <SystemClock_Config+0xb8>)
 8000720:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000724:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	689a      	ldr	r2, [r3, #8]
 800072c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	689a      	ldr	r2, [r3, #8]
 8000734:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	f000 fbc0 	bl	8000ebe <LL_Init1msTick>
 800073e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <SystemClock_Config+0xb8>)
 8000744:	f000 bbc8 	b.w	8000ed8 <LL_SetSystemCoreClock>
 8000748:	40022000 	.word	0x40022000
 800074c:	40007000 	.word	0x40007000
 8000750:	40021000 	.word	0x40021000
 8000754:	f9ff800c 	.word	0xf9ff800c
 8000758:	02625a00 	.word	0x02625a00

0800075c <main>:
 800075c:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <main+0x6c>)
 800075e:	b507      	push	{r0, r1, r2, lr}
 8000760:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000762:	491a      	ldr	r1, [pc, #104]	; (80007cc <main+0x70>)
 8000764:	f042 0201 	orr.w	r2, r2, #1
 8000768:	661a      	str	r2, [r3, #96]	; 0x60
 800076a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800076c:	f002 0201 	and.w	r2, r2, #1
 8000770:	9201      	str	r2, [sp, #4]
 8000772:	9a01      	ldr	r2, [sp, #4]
 8000774:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000776:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800077a:	659a      	str	r2, [r3, #88]	; 0x58
 800077c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800077e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	9b00      	ldr	r3, [sp, #0]
 8000786:	68ca      	ldr	r2, [r1, #12]
 8000788:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <main+0x74>)
 800078a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800078e:	0412      	lsls	r2, r2, #16
 8000790:	0c12      	lsrs	r2, r2, #16
 8000792:	4313      	orrs	r3, r2
 8000794:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <main+0x78>)
 8000796:	60cb      	str	r3, [r1, #12]
 8000798:	6893      	ldr	r3, [r2, #8]
 800079a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800079e:	6093      	str	r3, [r2, #8]
 80007a0:	f7ff ff7e 	bl	80006a0 <SystemClock_Config>
 80007a4:	f7ff feea 	bl	800057c <MX_GPIO_Init>
 80007a8:	f000 f8a2 	bl	80008f0 <MX_LPUART1_UART_Init>
 80007ac:	f000 f818 	bl	80007e0 <MX_SPI3_Init>
 80007b0:	4a09      	ldr	r2, [pc, #36]	; (80007d8 <main+0x7c>)
 80007b2:	6813      	ldr	r3, [r2, #0]
 80007b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007b8:	6013      	str	r3, [r2, #0]
 80007ba:	2001      	movs	r0, #1
 80007bc:	f7ff feb6 	bl	800052c <LoRa_Read>
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <main+0x80>)
 80007c2:	7018      	strb	r0, [r3, #0]
 80007c4:	e7fe      	b.n	80007c4 <main+0x68>
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000
 80007cc:	e000ed00 	.word	0xe000ed00
 80007d0:	05fa0300 	.word	0x05fa0300
 80007d4:	40007000 	.word	0x40007000
 80007d8:	40003c00 	.word	0x40003c00
 80007dc:	20000020 	.word	0x20000020

080007e0 <MX_SPI3_Init>:
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	b093      	sub	sp, #76	; 0x4c
 80007e4:	2400      	movs	r4, #0
 80007e6:	2228      	movs	r2, #40	; 0x28
 80007e8:	2100      	movs	r1, #0
 80007ea:	a808      	add	r0, sp, #32
 80007ec:	f000 fb9e 	bl	8000f2c <memset>
 80007f0:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80007f4:	4b2c      	ldr	r3, [pc, #176]	; (80008a8 <MX_SPI3_Init+0xc8>)
 80007f6:	9406      	str	r4, [sp, #24]
 80007f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80007fa:	4d2c      	ldr	r5, [pc, #176]	; (80008ac <MX_SPI3_Init+0xcc>)
 80007fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000800:	659a      	str	r2, [r3, #88]	; 0x58
 8000802:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000804:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8000808:	9201      	str	r2, [sp, #4]
 800080a:	9a01      	ldr	r2, [sp, #4]
 800080c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800080e:	f042 0204 	orr.w	r2, r2, #4
 8000812:	64da      	str	r2, [r3, #76]	; 0x4c
 8000814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000816:	f003 0304 	and.w	r3, r3, #4
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	2702      	movs	r7, #2
 800081e:	2606      	movs	r6, #6
 8000820:	9b00      	ldr	r3, [sp, #0]
 8000822:	9607      	str	r6, [sp, #28]
 8000824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000828:	a902      	add	r1, sp, #8
 800082a:	4628      	mov	r0, r5
 800082c:	e9cd 3702 	strd	r3, r7, [sp, #8]
 8000830:	f000 f99e 	bl	8000b70 <LL_GPIO_Init>
 8000834:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000838:	a902      	add	r1, sp, #8
 800083a:	4628      	mov	r0, r5
 800083c:	e9cd 3702 	strd	r3, r7, [sp, #8]
 8000840:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000844:	e9cd 4606 	strd	r4, r6, [sp, #24]
 8000848:	f000 f992 	bl	8000b70 <LL_GPIO_Init>
 800084c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000850:	a902      	add	r1, sp, #8
 8000852:	4628      	mov	r0, r5
 8000854:	e9cd 3702 	strd	r3, r7, [sp, #8]
 8000858:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800085c:	e9cd 4606 	strd	r4, r6, [sp, #24]
 8000860:	f000 f986 	bl	8000b70 <LL_GPIO_Init>
 8000864:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000868:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800086c:	9408      	str	r4, [sp, #32]
 800086e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000872:	4c0f      	ldr	r4, [pc, #60]	; (80008b0 <MX_SPI3_Init+0xd0>)
 8000874:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000878:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
 800087c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000880:	2320      	movs	r3, #32
 8000882:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8000886:	4620      	mov	r0, r4
 8000888:	2307      	movs	r3, #7
 800088a:	a908      	add	r1, sp, #32
 800088c:	9311      	str	r3, [sp, #68]	; 0x44
 800088e:	f000 fadd 	bl	8000e4c <LL_SPI_Init>
 8000892:	6863      	ldr	r3, [r4, #4]
 8000894:	f023 0310 	bic.w	r3, r3, #16
 8000898:	6063      	str	r3, [r4, #4]
 800089a:	6863      	ldr	r3, [r4, #4]
 800089c:	f023 0308 	bic.w	r3, r3, #8
 80008a0:	6063      	str	r3, [r4, #4]
 80008a2:	b013      	add	sp, #76	; 0x4c
 80008a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40021000 	.word	0x40021000
 80008ac:	48000800 	.word	0x48000800
 80008b0:	40003c00 	.word	0x40003c00

080008b4 <NMI_Handler>:
 80008b4:	e7fe      	b.n	80008b4 <NMI_Handler>

080008b6 <HardFault_Handler>:
 80008b6:	e7fe      	b.n	80008b6 <HardFault_Handler>

080008b8 <MemManage_Handler>:
 80008b8:	e7fe      	b.n	80008b8 <MemManage_Handler>

080008ba <BusFault_Handler>:
 80008ba:	e7fe      	b.n	80008ba <BusFault_Handler>

080008bc <UsageFault_Handler>:
 80008bc:	e7fe      	b.n	80008bc <UsageFault_Handler>

080008be <SVC_Handler>:
 80008be:	4770      	bx	lr

080008c0 <DebugMon_Handler>:
 80008c0:	4770      	bx	lr

080008c2 <PendSV_Handler>:
 80008c2:	4770      	bx	lr

080008c4 <SysTick_Handler>:
 80008c4:	4770      	bx	lr
	...

080008c8 <EXTI15_10_IRQHandler>:
 80008c8:	4b03      	ldr	r3, [pc, #12]	; (80008d8 <EXTI15_10_IRQHandler+0x10>)
 80008ca:	695a      	ldr	r2, [r3, #20]
 80008cc:	0492      	lsls	r2, r2, #18
 80008ce:	bf44      	itt	mi
 80008d0:	f44f 5200 	movmi.w	r2, #8192	; 0x2000
 80008d4:	615a      	strmi	r2, [r3, #20]
 80008d6:	4770      	bx	lr
 80008d8:	40010400 	.word	0x40010400

080008dc <SystemInit>:
 80008dc:	4a03      	ldr	r2, [pc, #12]	; (80008ec <SystemInit+0x10>)
 80008de:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80008e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80008ea:	4770      	bx	lr
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <MX_LPUART1_UART_Init>:
 80008f0:	b570      	push	{r4, r5, r6, lr}
 80008f2:	b090      	sub	sp, #64	; 0x40
 80008f4:	2400      	movs	r4, #0
 80008f6:	221c      	movs	r2, #28
 80008f8:	2100      	movs	r1, #0
 80008fa:	a809      	add	r0, sp, #36	; 0x24
 80008fc:	f000 fb16 	bl	8000f2c <memset>
 8000900:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000904:	4b30      	ldr	r3, [pc, #192]	; (80009c8 <MX_LPUART1_UART_Init+0xd8>)
 8000906:	9407      	str	r4, [sp, #28]
 8000908:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800090c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000910:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8000914:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000916:	f042 0201 	orr.w	r2, r2, #1
 800091a:	65da      	str	r2, [r3, #92]	; 0x5c
 800091c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800091e:	f002 0201 	and.w	r2, r2, #1
 8000922:	9202      	str	r2, [sp, #8]
 8000924:	9a02      	ldr	r2, [sp, #8]
 8000926:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000928:	f042 0201 	orr.w	r2, r2, #1
 800092c:	64da      	str	r2, [r3, #76]	; 0x4c
 800092e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	250c      	movs	r5, #12
 8000936:	9301      	str	r3, [sp, #4]
 8000938:	9b01      	ldr	r3, [sp, #4]
 800093a:	9508      	str	r5, [sp, #32]
 800093c:	2304      	movs	r3, #4
 800093e:	2602      	movs	r6, #2
 8000940:	eb0d 0105 	add.w	r1, sp, r5
 8000944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000948:	e9cd 3603 	strd	r3, r6, [sp, #12]
 800094c:	f000 f910 	bl	8000b70 <LL_GPIO_Init>
 8000950:	2308      	movs	r3, #8
 8000952:	eb0d 0105 	add.w	r1, sp, r5
 8000956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800095a:	e9cd 3603 	strd	r3, r6, [sp, #12]
 800095e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000962:	e9cd 4507 	strd	r4, r5, [sp, #28]
 8000966:	f000 f903 	bl	8000b70 <LL_GPIO_Init>
 800096a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800096e:	4817      	ldr	r0, [pc, #92]	; (80009cc <MX_LPUART1_UART_Init+0xdc>)
 8000970:	9409      	str	r4, [sp, #36]	; 0x24
 8000972:	a909      	add	r1, sp, #36	; 0x24
 8000974:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8000978:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800097c:	e9cd 540e 	strd	r5, r4, [sp, #56]	; 0x38
 8000980:	f000 f992 	bl	8000ca8 <LL_LPUART_Init>
 8000984:	4a12      	ldr	r2, [pc, #72]	; (80009d0 <MX_LPUART1_UART_Init+0xe0>)
 8000986:	e852 3f00 	ldrex	r3, [r2]
 800098a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800098e:	e842 3100 	strex	r1, r3, [r2]
 8000992:	2900      	cmp	r1, #0
 8000994:	d1f7      	bne.n	8000986 <MX_LPUART1_UART_Init+0x96>
 8000996:	e852 3f00 	ldrex	r3, [r2]
 800099a:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 800099e:	e842 3100 	strex	r1, r3, [r2]
 80009a2:	2900      	cmp	r1, #0
 80009a4:	d1f7      	bne.n	8000996 <MX_LPUART1_UART_Init+0xa6>
 80009a6:	4b09      	ldr	r3, [pc, #36]	; (80009cc <MX_LPUART1_UART_Init+0xdc>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	f042 0201 	orr.w	r2, r2, #1
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	69da      	ldr	r2, [r3, #28]
 80009ba:	0291      	lsls	r1, r2, #10
 80009bc:	d5fc      	bpl.n	80009b8 <MX_LPUART1_UART_Init+0xc8>
 80009be:	69da      	ldr	r2, [r3, #28]
 80009c0:	0252      	lsls	r2, r2, #9
 80009c2:	d5f9      	bpl.n	80009b8 <MX_LPUART1_UART_Init+0xc8>
 80009c4:	b010      	add	sp, #64	; 0x40
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40008000 	.word	0x40008000
 80009d0:	40008008 	.word	0x40008008

080009d4 <Reset_Handler>:
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <LoopForever+0x2>)
 80009d6:	4685      	mov	sp, r0
 80009d8:	f7ff ff80 	bl	80008dc <SystemInit>
 80009dc:	480c      	ldr	r0, [pc, #48]	; (8000a10 <LoopForever+0x6>)
 80009de:	490d      	ldr	r1, [pc, #52]	; (8000a14 <LoopForever+0xa>)
 80009e0:	4a0d      	ldr	r2, [pc, #52]	; (8000a18 <LoopForever+0xe>)
 80009e2:	2300      	movs	r3, #0
 80009e4:	e002      	b.n	80009ec <LoopCopyDataInit>

080009e6 <CopyDataInit>:
 80009e6:	58d4      	ldr	r4, [r2, r3]
 80009e8:	50c4      	str	r4, [r0, r3]
 80009ea:	3304      	adds	r3, #4

080009ec <LoopCopyDataInit>:
 80009ec:	18c4      	adds	r4, r0, r3
 80009ee:	428c      	cmp	r4, r1
 80009f0:	d3f9      	bcc.n	80009e6 <CopyDataInit>
 80009f2:	4a0a      	ldr	r2, [pc, #40]	; (8000a1c <LoopForever+0x12>)
 80009f4:	4c0a      	ldr	r4, [pc, #40]	; (8000a20 <LoopForever+0x16>)
 80009f6:	2300      	movs	r3, #0
 80009f8:	e001      	b.n	80009fe <LoopFillZerobss>

080009fa <FillZerobss>:
 80009fa:	6013      	str	r3, [r2, #0]
 80009fc:	3204      	adds	r2, #4

080009fe <LoopFillZerobss>:
 80009fe:	42a2      	cmp	r2, r4
 8000a00:	d3fb      	bcc.n	80009fa <FillZerobss>
 8000a02:	f000 fa6f 	bl	8000ee4 <__libc_init_array>
 8000a06:	f7ff fea9 	bl	800075c <main>

08000a0a <LoopForever>:
 8000a0a:	e7fe      	b.n	8000a0a <LoopForever>
 8000a0c:	2001c000 	.word	0x2001c000
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000004 	.word	0x20000004
 8000a18:	08000f94 	.word	0x08000f94
 8000a1c:	20000004 	.word	0x20000004
 8000a20:	20000024 	.word	0x20000024

08000a24 <ADC1_2_IRQHandler>:
 8000a24:	e7fe      	b.n	8000a24 <ADC1_2_IRQHandler>
	...

08000a28 <LL_EXTI_Init>:
 8000a28:	b530      	push	{r4, r5, lr}
 8000a2a:	e9d0 3200 	ldrd	r3, r2, [r0]
 8000a2e:	4601      	mov	r1, r0
 8000a30:	7a00      	ldrb	r0, [r0, #8]
 8000a32:	2800      	cmp	r0, #0
 8000a34:	f000 8087 	beq.w	8000b46 <LL_EXTI_Init+0x11e>
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d062      	beq.n	8000b02 <LL_EXTI_Init+0xda>
 8000a3c:	7a48      	ldrb	r0, [r1, #9]
 8000a3e:	2801      	cmp	r0, #1
 8000a40:	d03f      	beq.n	8000ac2 <LL_EXTI_Init+0x9a>
 8000a42:	2802      	cmp	r0, #2
 8000a44:	d047      	beq.n	8000ad6 <LL_EXTI_Init+0xae>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	d149      	bne.n	8000ade <LL_EXTI_Init+0xb6>
 8000a4a:	4c48      	ldr	r4, [pc, #288]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000a4c:	6865      	ldr	r5, [r4, #4]
 8000a4e:	ea25 0503 	bic.w	r5, r5, r3
 8000a52:	6065      	str	r5, [r4, #4]
 8000a54:	6825      	ldr	r5, [r4, #0]
 8000a56:	431d      	orrs	r5, r3
 8000a58:	6025      	str	r5, [r4, #0]
 8000a5a:	7a8c      	ldrb	r4, [r1, #10]
 8000a5c:	b16c      	cbz	r4, 8000a7a <LL_EXTI_Init+0x52>
 8000a5e:	2c02      	cmp	r4, #2
 8000a60:	d03f      	beq.n	8000ae2 <LL_EXTI_Init+0xba>
 8000a62:	2c03      	cmp	r4, #3
 8000a64:	d046      	beq.n	8000af4 <LL_EXTI_Init+0xcc>
 8000a66:	2c01      	cmp	r4, #1
 8000a68:	d148      	bne.n	8000afc <LL_EXTI_Init+0xd4>
 8000a6a:	4c40      	ldr	r4, [pc, #256]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000a6c:	68e5      	ldr	r5, [r4, #12]
 8000a6e:	ea25 0503 	bic.w	r5, r5, r3
 8000a72:	60e5      	str	r5, [r4, #12]
 8000a74:	68a5      	ldr	r5, [r4, #8]
 8000a76:	432b      	orrs	r3, r5
 8000a78:	60a3      	str	r3, [r4, #8]
 8000a7a:	b30a      	cbz	r2, 8000ac0 <LL_EXTI_Init+0x98>
 8000a7c:	7a4b      	ldrb	r3, [r1, #9]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d041      	beq.n	8000b06 <LL_EXTI_Init+0xde>
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d048      	beq.n	8000b18 <LL_EXTI_Init+0xf0>
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d14a      	bne.n	8000b20 <LL_EXTI_Init+0xf8>
 8000a8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a8e:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8000a92:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000a94:	ea24 0402 	bic.w	r4, r4, r2
 8000a98:	625c      	str	r4, [r3, #36]	; 0x24
 8000a9a:	6a1c      	ldr	r4, [r3, #32]
 8000a9c:	4314      	orrs	r4, r2
 8000a9e:	621c      	str	r4, [r3, #32]
 8000aa0:	7a8b      	ldrb	r3, [r1, #10]
 8000aa2:	b16b      	cbz	r3, 8000ac0 <LL_EXTI_Init+0x98>
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d03e      	beq.n	8000b26 <LL_EXTI_Init+0xfe>
 8000aa8:	2b03      	cmp	r3, #3
 8000aaa:	d045      	beq.n	8000b38 <LL_EXTI_Init+0x110>
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d147      	bne.n	8000b40 <LL_EXTI_Init+0x118>
 8000ab0:	4b2e      	ldr	r3, [pc, #184]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000ab2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ab4:	ea21 0102 	bic.w	r1, r1, r2
 8000ab8:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000aba:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000abc:	430a      	orrs	r2, r1
 8000abe:	629a      	str	r2, [r3, #40]	; 0x28
 8000ac0:	bd30      	pop	{r4, r5, pc}
 8000ac2:	482a      	ldr	r0, [pc, #168]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000ac4:	6804      	ldr	r4, [r0, #0]
 8000ac6:	ea24 0403 	bic.w	r4, r4, r3
 8000aca:	6004      	str	r4, [r0, #0]
 8000acc:	6844      	ldr	r4, [r0, #4]
 8000ace:	431c      	orrs	r4, r3
 8000ad0:	6044      	str	r4, [r0, #4]
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	e7c1      	b.n	8000a5a <LL_EXTI_Init+0x32>
 8000ad6:	4825      	ldr	r0, [pc, #148]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000ad8:	6804      	ldr	r4, [r0, #0]
 8000ada:	431c      	orrs	r4, r3
 8000adc:	e7f5      	b.n	8000aca <LL_EXTI_Init+0xa2>
 8000ade:	2001      	movs	r0, #1
 8000ae0:	e7bb      	b.n	8000a5a <LL_EXTI_Init+0x32>
 8000ae2:	4c22      	ldr	r4, [pc, #136]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000ae4:	68a5      	ldr	r5, [r4, #8]
 8000ae6:	ea25 0503 	bic.w	r5, r5, r3
 8000aea:	60a5      	str	r5, [r4, #8]
 8000aec:	68e5      	ldr	r5, [r4, #12]
 8000aee:	432b      	orrs	r3, r5
 8000af0:	60e3      	str	r3, [r4, #12]
 8000af2:	e7c2      	b.n	8000a7a <LL_EXTI_Init+0x52>
 8000af4:	4c1d      	ldr	r4, [pc, #116]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000af6:	68a5      	ldr	r5, [r4, #8]
 8000af8:	431d      	orrs	r5, r3
 8000afa:	e7f6      	b.n	8000aea <LL_EXTI_Init+0xc2>
 8000afc:	f040 0002 	orr.w	r0, r0, #2
 8000b00:	e7bb      	b.n	8000a7a <LL_EXTI_Init+0x52>
 8000b02:	4618      	mov	r0, r3
 8000b04:	e7b9      	b.n	8000a7a <LL_EXTI_Init+0x52>
 8000b06:	4b19      	ldr	r3, [pc, #100]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000b08:	6a1c      	ldr	r4, [r3, #32]
 8000b0a:	ea24 0402 	bic.w	r4, r4, r2
 8000b0e:	621c      	str	r4, [r3, #32]
 8000b10:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000b12:	4314      	orrs	r4, r2
 8000b14:	625c      	str	r4, [r3, #36]	; 0x24
 8000b16:	e7c3      	b.n	8000aa0 <LL_EXTI_Init+0x78>
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000b1a:	6a1c      	ldr	r4, [r3, #32]
 8000b1c:	4314      	orrs	r4, r2
 8000b1e:	e7f6      	b.n	8000b0e <LL_EXTI_Init+0xe6>
 8000b20:	f040 0004 	orr.w	r0, r0, #4
 8000b24:	e7bc      	b.n	8000aa0 <LL_EXTI_Init+0x78>
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000b28:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000b2a:	ea21 0102 	bic.w	r1, r1, r2
 8000b2e:	6299      	str	r1, [r3, #40]	; 0x28
 8000b30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b32:	430a      	orrs	r2, r1
 8000b34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b36:	e7c3      	b.n	8000ac0 <LL_EXTI_Init+0x98>
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000b3a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000b3c:	4311      	orrs	r1, r2
 8000b3e:	e7f6      	b.n	8000b2e <LL_EXTI_Init+0x106>
 8000b40:	f040 0005 	orr.w	r0, r0, #5
 8000b44:	e7bc      	b.n	8000ac0 <LL_EXTI_Init+0x98>
 8000b46:	4909      	ldr	r1, [pc, #36]	; (8000b6c <LL_EXTI_Init+0x144>)
 8000b48:	680c      	ldr	r4, [r1, #0]
 8000b4a:	ea24 0403 	bic.w	r4, r4, r3
 8000b4e:	600c      	str	r4, [r1, #0]
 8000b50:	684c      	ldr	r4, [r1, #4]
 8000b52:	ea24 0303 	bic.w	r3, r4, r3
 8000b56:	604b      	str	r3, [r1, #4]
 8000b58:	6a0b      	ldr	r3, [r1, #32]
 8000b5a:	ea23 0302 	bic.w	r3, r3, r2
 8000b5e:	620b      	str	r3, [r1, #32]
 8000b60:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8000b62:	ea23 0202 	bic.w	r2, r3, r2
 8000b66:	624a      	str	r2, [r1, #36]	; 0x24
 8000b68:	e7aa      	b.n	8000ac0 <LL_EXTI_Init+0x98>
 8000b6a:	bf00      	nop
 8000b6c:	40010400 	.word	0x40010400

08000b70 <LL_GPIO_Init>:
 8000b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b74:	4602      	mov	r2, r0
 8000b76:	680d      	ldr	r5, [r1, #0]
 8000b78:	fa95 f4a5 	rbit	r4, r5
 8000b7c:	f04f 0e01 	mov.w	lr, #1
 8000b80:	fab4 f484 	clz	r4, r4
 8000b84:	2703      	movs	r7, #3
 8000b86:	f04f 0c0f 	mov.w	ip, #15
 8000b8a:	ea6f 0805 	mvn.w	r8, r5
 8000b8e:	fa35 f004 	lsrs.w	r0, r5, r4
 8000b92:	d101      	bne.n	8000b98 <LL_GPIO_Init+0x28>
 8000b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b98:	fa0e f304 	lsl.w	r3, lr, r4
 8000b9c:	402b      	ands	r3, r5
 8000b9e:	d068      	beq.n	8000c72 <LL_GPIO_Init+0x102>
 8000ba0:	6848      	ldr	r0, [r1, #4]
 8000ba2:	1e46      	subs	r6, r0, #1
 8000ba4:	2e01      	cmp	r6, #1
 8000ba6:	d81e      	bhi.n	8000be6 <LL_GPIO_Init+0x76>
 8000ba8:	6896      	ldr	r6, [r2, #8]
 8000baa:	fa93 f9a3 	rbit	r9, r3
 8000bae:	fab9 f989 	clz	r9, r9
 8000bb2:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8000bb6:	fa07 f909 	lsl.w	r9, r7, r9
 8000bba:	ea26 0909 	bic.w	r9, r6, r9
 8000bbe:	fa93 faa3 	rbit	sl, r3
 8000bc2:	688e      	ldr	r6, [r1, #8]
 8000bc4:	faba fa8a 	clz	sl, sl
 8000bc8:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8000bcc:	fa06 f60a 	lsl.w	r6, r6, sl
 8000bd0:	ea46 0609 	orr.w	r6, r6, r9
 8000bd4:	6096      	str	r6, [r2, #8]
 8000bd6:	6856      	ldr	r6, [r2, #4]
 8000bd8:	ea08 0906 	and.w	r9, r8, r6
 8000bdc:	68ce      	ldr	r6, [r1, #12]
 8000bde:	436e      	muls	r6, r5
 8000be0:	ea49 0606 	orr.w	r6, r9, r6
 8000be4:	6056      	str	r6, [r2, #4]
 8000be6:	68d6      	ldr	r6, [r2, #12]
 8000be8:	fa93 f9a3 	rbit	r9, r3
 8000bec:	fab9 f989 	clz	r9, r9
 8000bf0:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8000bf4:	fa07 f909 	lsl.w	r9, r7, r9
 8000bf8:	ea26 0909 	bic.w	r9, r6, r9
 8000bfc:	fa93 faa3 	rbit	sl, r3
 8000c00:	690e      	ldr	r6, [r1, #16]
 8000c02:	faba fa8a 	clz	sl, sl
 8000c06:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8000c0a:	fa06 f60a 	lsl.w	r6, r6, sl
 8000c0e:	ea46 0609 	orr.w	r6, r6, r9
 8000c12:	2802      	cmp	r0, #2
 8000c14:	60d6      	str	r6, [r2, #12]
 8000c16:	d118      	bne.n	8000c4a <LL_GPIO_Init+0xda>
 8000c18:	2bff      	cmp	r3, #255	; 0xff
 8000c1a:	f8d1 a014 	ldr.w	sl, [r1, #20]
 8000c1e:	d82a      	bhi.n	8000c76 <LL_GPIO_Init+0x106>
 8000c20:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8000c24:	fa93 f6a3 	rbit	r6, r3
 8000c28:	fab6 f686 	clz	r6, r6
 8000c2c:	00b6      	lsls	r6, r6, #2
 8000c2e:	fa0c f606 	lsl.w	r6, ip, r6
 8000c32:	ea29 0906 	bic.w	r9, r9, r6
 8000c36:	fa93 f6a3 	rbit	r6, r3
 8000c3a:	fab6 f686 	clz	r6, r6
 8000c3e:	00b6      	lsls	r6, r6, #2
 8000c40:	fa0a f606 	lsl.w	r6, sl, r6
 8000c44:	ea46 0609 	orr.w	r6, r6, r9
 8000c48:	6216      	str	r6, [r2, #32]
 8000c4a:	f8d2 9000 	ldr.w	r9, [r2]
 8000c4e:	fa93 f6a3 	rbit	r6, r3
 8000c52:	fab6 f686 	clz	r6, r6
 8000c56:	0076      	lsls	r6, r6, #1
 8000c58:	fa07 f606 	lsl.w	r6, r7, r6
 8000c5c:	ea29 0606 	bic.w	r6, r9, r6
 8000c60:	fa93 f3a3 	rbit	r3, r3
 8000c64:	fab3 f383 	clz	r3, r3
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	fa00 f303 	lsl.w	r3, r0, r3
 8000c6e:	4333      	orrs	r3, r6
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	3401      	adds	r4, #1
 8000c74:	e78b      	b.n	8000b8e <LL_GPIO_Init+0x1e>
 8000c76:	f8d2 b024 	ldr.w	fp, [r2, #36]	; 0x24
 8000c7a:	ea4f 2913 	mov.w	r9, r3, lsr #8
 8000c7e:	fa99 f6a9 	rbit	r6, r9
 8000c82:	fab6 f686 	clz	r6, r6
 8000c86:	00b6      	lsls	r6, r6, #2
 8000c88:	fa0c f606 	lsl.w	r6, ip, r6
 8000c8c:	ea2b 0b06 	bic.w	fp, fp, r6
 8000c90:	fa99 f6a9 	rbit	r6, r9
 8000c94:	fab6 f686 	clz	r6, r6
 8000c98:	00b6      	lsls	r6, r6, #2
 8000c9a:	fa0a f606 	lsl.w	r6, sl, r6
 8000c9e:	ea46 060b 	orr.w	r6, r6, fp
 8000ca2:	6256      	str	r6, [r2, #36]	; 0x24
 8000ca4:	e7d1      	b.n	8000c4a <LL_GPIO_Init+0xda>
	...

08000ca8 <LL_LPUART_Init>:
 8000ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000caa:	6804      	ldr	r4, [r0, #0]
 8000cac:	f014 0401 	ands.w	r4, r4, #1
 8000cb0:	4605      	mov	r5, r0
 8000cb2:	460f      	mov	r7, r1
 8000cb4:	d13f      	bne.n	8000d36 <LL_LPUART_Init+0x8e>
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	6801      	ldr	r1, [r0, #0]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	4a1e      	ldr	r2, [pc, #120]	; (8000d3c <LL_LPUART_Init+0x94>)
 8000cc4:	400a      	ands	r2, r1
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	6003      	str	r3, [r0, #0]
 8000cca:	6843      	ldr	r3, [r0, #4]
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	6043      	str	r3, [r0, #4]
 8000cd6:	6883      	ldr	r3, [r0, #8]
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	6083      	str	r3, [r0, #8]
 8000ce2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000ce6:	f000 f885 	bl	8000df4 <LL_RCC_GetLPUARTClockFreq>
 8000cea:	683e      	ldr	r6, [r7, #0]
 8000cec:	b308      	cbz	r0, 8000d32 <LL_LPUART_Init+0x8a>
 8000cee:	687f      	ldr	r7, [r7, #4]
 8000cf0:	b1ff      	cbz	r7, 8000d32 <LL_LPUART_Init+0x8a>
 8000cf2:	b2b3      	uxth	r3, r6
 8000cf4:	4a12      	ldr	r2, [pc, #72]	; (8000d40 <LL_LPUART_Init+0x98>)
 8000cf6:	4621      	mov	r1, r4
 8000cf8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000cfc:	4623      	mov	r3, r4
 8000cfe:	f7ff fa8b 	bl	8000218 <__aeabi_uldivmod>
 8000d02:	4603      	mov	r3, r0
 8000d04:	0209      	lsls	r1, r1, #8
 8000d06:	ea41 6113 	orr.w	r1, r1, r3, lsr #24
 8000d0a:	0878      	lsrs	r0, r7, #1
 8000d0c:	021b      	lsls	r3, r3, #8
 8000d0e:	1818      	adds	r0, r3, r0
 8000d10:	463a      	mov	r2, r7
 8000d12:	4623      	mov	r3, r4
 8000d14:	f141 0100 	adc.w	r1, r1, #0
 8000d18:	f7ff fa7e 	bl	8000218 <__aeabi_uldivmod>
 8000d1c:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8000d20:	60e8      	str	r0, [r5, #12]
 8000d22:	4620      	mov	r0, r4
 8000d24:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000d26:	b2b6      	uxth	r6, r6
 8000d28:	f023 030f 	bic.w	r3, r3, #15
 8000d2c:	431e      	orrs	r6, r3
 8000d2e:	62ee      	str	r6, [r5, #44]	; 0x2c
 8000d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d32:	2001      	movs	r0, #1
 8000d34:	e7f6      	b.n	8000d24 <LL_LPUART_Init+0x7c>
 8000d36:	2001      	movs	r0, #1
 8000d38:	e7fa      	b.n	8000d30 <LL_LPUART_Init+0x88>
 8000d3a:	bf00      	nop
 8000d3c:	efffe9f3 	.word	0xefffe9f3
 8000d40:	08000f6c 	.word	0x08000f6c

08000d44 <LL_RCC_HSI_IsReady>:
 8000d44:	4b02      	ldr	r3, [pc, #8]	; (8000d50 <LL_RCC_HSI_IsReady+0xc>)
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	40021000 	.word	0x40021000

08000d54 <LL_RCC_LSE_IsReady>:
 8000d54:	4b02      	ldr	r3, [pc, #8]	; (8000d60 <LL_RCC_LSE_IsReady+0xc>)
 8000d56:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8000d5a:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000d5e:	4770      	bx	lr
 8000d60:	40021000 	.word	0x40021000

08000d64 <RCC_GetHCLKClockFreq>:
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <RCC_GetHCLKClockFreq+0x14>)
 8000d66:	4a05      	ldr	r2, [pc, #20]	; (8000d7c <RCC_GetHCLKClockFreq+0x18>)
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d6e:	5cd3      	ldrb	r3, [r2, r3]
 8000d70:	f003 031f 	and.w	r3, r3, #31
 8000d74:	40d8      	lsrs	r0, r3
 8000d76:	4770      	bx	lr
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	08000f54 	.word	0x08000f54

08000d80 <RCC_GetPCLK1ClockFreq>:
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <RCC_GetPCLK1ClockFreq+0x14>)
 8000d82:	4a05      	ldr	r2, [pc, #20]	; (8000d98 <RCC_GetPCLK1ClockFreq+0x18>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000d8a:	5cd3      	ldrb	r3, [r2, r3]
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	40d8      	lsrs	r0, r3
 8000d92:	4770      	bx	lr
 8000d94:	40021000 	.word	0x40021000
 8000d98:	08000f64 	.word	0x08000f64

08000d9c <RCC_GetSystemClockFreq>:
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <RCC_GetSystemClockFreq+0x4c>)
 8000d9e:	689a      	ldr	r2, [r3, #8]
 8000da0:	f002 020c 	and.w	r2, r2, #12
 8000da4:	2a08      	cmp	r2, #8
 8000da6:	d01b      	beq.n	8000de0 <RCC_GetSystemClockFreq+0x44>
 8000da8:	2a0c      	cmp	r2, #12
 8000daa:	d11b      	bne.n	8000de4 <RCC_GetSystemClockFreq+0x48>
 8000dac:	68da      	ldr	r2, [r3, #12]
 8000dae:	480f      	ldr	r0, [pc, #60]	; (8000dec <RCC_GetSystemClockFreq+0x50>)
 8000db0:	490f      	ldr	r1, [pc, #60]	; (8000df0 <RCC_GetSystemClockFreq+0x54>)
 8000db2:	f002 0203 	and.w	r2, r2, #3
 8000db6:	2a03      	cmp	r2, #3
 8000db8:	bf18      	it	ne
 8000dba:	4601      	movne	r1, r0
 8000dbc:	68d8      	ldr	r0, [r3, #12]
 8000dbe:	68da      	ldr	r2, [r3, #12]
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000dc6:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8000dca:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8000dce:	3301      	adds	r3, #1
 8000dd0:	4348      	muls	r0, r1
 8000dd2:	3201      	adds	r2, #1
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	fbb0 f0f2 	udiv	r0, r0, r2
 8000dda:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dde:	4770      	bx	lr
 8000de0:	4803      	ldr	r0, [pc, #12]	; (8000df0 <RCC_GetSystemClockFreq+0x54>)
 8000de2:	4770      	bx	lr
 8000de4:	4801      	ldr	r0, [pc, #4]	; (8000dec <RCC_GetSystemClockFreq+0x50>)
 8000de6:	4770      	bx	lr
 8000de8:	40021000 	.word	0x40021000
 8000dec:	00f42400 	.word	0x00f42400
 8000df0:	00989680 	.word	0x00989680

08000df4 <LL_RCC_GetLPUARTClockFreq>:
 8000df4:	b508      	push	{r3, lr}
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <LL_RCC_GetLPUARTClockFreq+0x50>)
 8000df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dfc:	4018      	ands	r0, r3
 8000dfe:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8000e02:	d009      	beq.n	8000e18 <LL_RCC_GetLPUARTClockFreq+0x24>
 8000e04:	f5b0 6f40 	cmp.w	r0, #3072	; 0xc00
 8000e08:	d00b      	beq.n	8000e22 <LL_RCC_GetLPUARTClockFreq+0x2e>
 8000e0a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000e0e:	d10f      	bne.n	8000e30 <LL_RCC_GetLPUARTClockFreq+0x3c>
 8000e10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e14:	f7ff bfc2 	b.w	8000d9c <RCC_GetSystemClockFreq>
 8000e18:	f7ff ff94 	bl	8000d44 <LL_RCC_HSI_IsReady>
 8000e1c:	b980      	cbnz	r0, 8000e40 <LL_RCC_GetLPUARTClockFreq+0x4c>
 8000e1e:	2000      	movs	r0, #0
 8000e20:	bd08      	pop	{r3, pc}
 8000e22:	f7ff ff97 	bl	8000d54 <LL_RCC_LSE_IsReady>
 8000e26:	2800      	cmp	r0, #0
 8000e28:	d0f9      	beq.n	8000e1e <LL_RCC_GetLPUARTClockFreq+0x2a>
 8000e2a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000e2e:	e7f7      	b.n	8000e20 <LL_RCC_GetLPUARTClockFreq+0x2c>
 8000e30:	f7ff ffb4 	bl	8000d9c <RCC_GetSystemClockFreq>
 8000e34:	f7ff ff96 	bl	8000d64 <RCC_GetHCLKClockFreq>
 8000e38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e3c:	f7ff bfa0 	b.w	8000d80 <RCC_GetPCLK1ClockFreq>
 8000e40:	4801      	ldr	r0, [pc, #4]	; (8000e48 <LL_RCC_GetLPUARTClockFreq+0x54>)
 8000e42:	e7ed      	b.n	8000e20 <LL_RCC_GetLPUARTClockFreq+0x2c>
 8000e44:	40021000 	.word	0x40021000
 8000e48:	00f42400 	.word	0x00f42400

08000e4c <LL_SPI_Init>:
 8000e4c:	6803      	ldr	r3, [r0, #0]
 8000e4e:	065b      	lsls	r3, r3, #25
 8000e50:	b570      	push	{r4, r5, r6, lr}
 8000e52:	d42d      	bmi.n	8000eb0 <LL_SPI_Init+0x64>
 8000e54:	e9d1 3600 	ldrd	r3, r6, [r1]
 8000e58:	4333      	orrs	r3, r6
 8000e5a:	68ce      	ldr	r6, [r1, #12]
 8000e5c:	694a      	ldr	r2, [r1, #20]
 8000e5e:	6805      	ldr	r5, [r0, #0]
 8000e60:	6a0c      	ldr	r4, [r1, #32]
 8000e62:	4333      	orrs	r3, r6
 8000e64:	690e      	ldr	r6, [r1, #16]
 8000e66:	4333      	orrs	r3, r6
 8000e68:	698e      	ldr	r6, [r1, #24]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	4333      	orrs	r3, r6
 8000e6e:	69ce      	ldr	r6, [r1, #28]
 8000e70:	f425 457f 	bic.w	r5, r5, #65280	; 0xff00
 8000e74:	4333      	orrs	r3, r6
 8000e76:	f025 05bf 	bic.w	r5, r5, #191	; 0xbf
 8000e7a:	4323      	orrs	r3, r4
 8000e7c:	432b      	orrs	r3, r5
 8000e7e:	6003      	str	r3, [r0, #0]
 8000e80:	6843      	ldr	r3, [r0, #4]
 8000e82:	688d      	ldr	r5, [r1, #8]
 8000e84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e88:	f023 0304 	bic.w	r3, r3, #4
 8000e8c:	ea45 4212 	orr.w	r2, r5, r2, lsr #16
 8000e90:	431a      	orrs	r2, r3
 8000e92:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000e96:	6042      	str	r2, [r0, #4]
 8000e98:	bf3e      	ittt	cc
 8000e9a:	6843      	ldrcc	r3, [r0, #4]
 8000e9c:	f443 5380 	orrcc.w	r3, r3, #4096	; 0x1000
 8000ea0:	6043      	strcc	r3, [r0, #4]
 8000ea2:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8000ea6:	d101      	bne.n	8000eac <LL_SPI_Init+0x60>
 8000ea8:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 8000eaa:	6103      	str	r3, [r0, #16]
 8000eac:	2300      	movs	r3, #0
 8000eae:	e000      	b.n	8000eb2 <LL_SPI_Init+0x66>
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	69c2      	ldr	r2, [r0, #28]
 8000eb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000eb8:	61c2      	str	r2, [r0, #28]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	bd70      	pop	{r4, r5, r6, pc}

08000ebe <LL_Init1msTick>:
 8000ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000eca:	2200      	movs	r2, #0
 8000ecc:	3801      	subs	r0, #1
 8000ece:	6158      	str	r0, [r3, #20]
 8000ed0:	619a      	str	r2, [r3, #24]
 8000ed2:	2205      	movs	r2, #5
 8000ed4:	611a      	str	r2, [r3, #16]
 8000ed6:	4770      	bx	lr

08000ed8 <LL_SetSystemCoreClock>:
 8000ed8:	4b01      	ldr	r3, [pc, #4]	; (8000ee0 <LL_SetSystemCoreClock+0x8>)
 8000eda:	6018      	str	r0, [r3, #0]
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000000 	.word	0x20000000

08000ee4 <__libc_init_array>:
 8000ee4:	b570      	push	{r4, r5, r6, lr}
 8000ee6:	4d0d      	ldr	r5, [pc, #52]	; (8000f1c <__libc_init_array+0x38>)
 8000ee8:	4c0d      	ldr	r4, [pc, #52]	; (8000f20 <__libc_init_array+0x3c>)
 8000eea:	1b64      	subs	r4, r4, r5
 8000eec:	10a4      	asrs	r4, r4, #2
 8000eee:	2600      	movs	r6, #0
 8000ef0:	42a6      	cmp	r6, r4
 8000ef2:	d109      	bne.n	8000f08 <__libc_init_array+0x24>
 8000ef4:	4d0b      	ldr	r5, [pc, #44]	; (8000f24 <__libc_init_array+0x40>)
 8000ef6:	4c0c      	ldr	r4, [pc, #48]	; (8000f28 <__libc_init_array+0x44>)
 8000ef8:	f000 f820 	bl	8000f3c <_init>
 8000efc:	1b64      	subs	r4, r4, r5
 8000efe:	10a4      	asrs	r4, r4, #2
 8000f00:	2600      	movs	r6, #0
 8000f02:	42a6      	cmp	r6, r4
 8000f04:	d105      	bne.n	8000f12 <__libc_init_array+0x2e>
 8000f06:	bd70      	pop	{r4, r5, r6, pc}
 8000f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f0c:	4798      	blx	r3
 8000f0e:	3601      	adds	r6, #1
 8000f10:	e7ee      	b.n	8000ef0 <__libc_init_array+0xc>
 8000f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f16:	4798      	blx	r3
 8000f18:	3601      	adds	r6, #1
 8000f1a:	e7f2      	b.n	8000f02 <__libc_init_array+0x1e>
 8000f1c:	08000f8c 	.word	0x08000f8c
 8000f20:	08000f8c 	.word	0x08000f8c
 8000f24:	08000f8c 	.word	0x08000f8c
 8000f28:	08000f90 	.word	0x08000f90

08000f2c <memset>:
 8000f2c:	4402      	add	r2, r0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d100      	bne.n	8000f36 <memset+0xa>
 8000f34:	4770      	bx	lr
 8000f36:	f803 1b01 	strb.w	r1, [r3], #1
 8000f3a:	e7f9      	b.n	8000f30 <memset+0x4>

08000f3c <_init>:
 8000f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f3e:	bf00      	nop
 8000f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f42:	bc08      	pop	{r3}
 8000f44:	469e      	mov	lr, r3
 8000f46:	4770      	bx	lr

08000f48 <_fini>:
 8000f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f4a:	bf00      	nop
 8000f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f4e:	bc08      	pop	{r3}
 8000f50:	469e      	mov	lr, r3
 8000f52:	4770      	bx	lr
