{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606136117768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606136117774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 20:55:17 2020 " "Processing started: Mon Nov 23 20:55:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606136117774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136117774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136117774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606136118824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606136118824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136129435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process.v 1 1 " "Found 1 design units, including 1 entities, in source file process.v" { { "Info" "ISGN_ENTITY_NAME" "1 process " "Found entity 1: process" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136129439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136129443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file display_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_panel " "Found entity 1: display_panel" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136129448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129448 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N.v(4) " "Verilog HDL information at div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606136129451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136129452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp8 " "Elaborating entity \"exp8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606136129629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl exp8.v(23) " "Verilog HDL or VHDL warning at exp8.v(23): object \"ctrl\" assigned a value but never read" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606136129630 "|exp8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp8.v(98) " "Verilog HDL assignment warning at exp8.v(98): truncated value with size 32 to match size of target (8)" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606136129631 "|exp8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:A " "Elaborating entity \"div_N\" for hierarchy \"div_N:A\"" {  } { { "exp8.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136129644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N.v(9) " "Verilog HDL assignment warning at div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606136129645 "|exp8|div_N:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:B " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:B\"" {  } { { "exp8.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136129646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process process:C " "Elaborating entity \"process\" for hierarchy \"process:C\"" {  } { { "exp8.v" "C" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136129649 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lut process.v(5) " "Verilog HDL warning at process.v(5): object lut used but never assigned" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/process.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606136129650 "|exp8|process:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_panel display_panel:D " "Elaborating entity \"display_panel\" for hierarchy \"display_panel:D\"" {  } { { "exp8.v" "D" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136129653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(21) " "Verilog HDL assignment warning at display_panel.v(21): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606136129655 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(27) " "Verilog HDL assignment warning at display_panel.v(27): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606136129655 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129669 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129669 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129670 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129670 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 display_panel.v(204) " "Verilog HDL Always Construct warning at display_panel.v(204): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129674 "|exp8|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 display_panel.v(204) " "Verilog HDL Always Construct warning at display_panel.v(204): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606136129674 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] display_panel.v(227) " "Inferred latch for \"HEX5\[0\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129686 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] display_panel.v(227) " "Inferred latch for \"HEX5\[1\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129686 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] display_panel.v(227) " "Inferred latch for \"HEX5\[2\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129686 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] display_panel.v(227) " "Inferred latch for \"HEX5\[3\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] display_panel.v(227) " "Inferred latch for \"HEX5\[4\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] display_panel.v(227) " "Inferred latch for \"HEX5\[5\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] display_panel.v(227) " "Inferred latch for \"HEX5\[6\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] display_panel.v(206) " "Inferred latch for \"HEX4\[0\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] display_panel.v(206) " "Inferred latch for \"HEX4\[1\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129687 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] display_panel.v(206) " "Inferred latch for \"HEX4\[2\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129688 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] display_panel.v(206) " "Inferred latch for \"HEX4\[3\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129688 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] display_panel.v(206) " "Inferred latch for \"HEX4\[4\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129688 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] display_panel.v(206) " "Inferred latch for \"HEX4\[5\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129688 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] display_panel.v(206) " "Inferred latch for \"HEX4\[6\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129688 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] display_panel.v(23) " "Inferred latch for \"HEX3\[0\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129689 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] display_panel.v(23) " "Inferred latch for \"HEX3\[1\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129689 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] display_panel.v(23) " "Inferred latch for \"HEX3\[2\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129689 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] display_panel.v(23) " "Inferred latch for \"HEX3\[3\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129689 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] display_panel.v(23) " "Inferred latch for \"HEX3\[4\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129690 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] display_panel.v(23) " "Inferred latch for \"HEX3\[5\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129690 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] display_panel.v(23) " "Inferred latch for \"HEX3\[6\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129690 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] display_panel.v(23) " "Inferred latch for \"HEX2\[0\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129690 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] display_panel.v(23) " "Inferred latch for \"HEX2\[1\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129691 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] display_panel.v(23) " "Inferred latch for \"HEX2\[2\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129691 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] display_panel.v(23) " "Inferred latch for \"HEX2\[3\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129691 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] display_panel.v(23) " "Inferred latch for \"HEX2\[4\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129691 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] display_panel.v(23) " "Inferred latch for \"HEX2\[5\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129692 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] display_panel.v(23) " "Inferred latch for \"HEX2\[6\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129692 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] display_panel.v(23) " "Inferred latch for \"HEX0\[0\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129692 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] display_panel.v(23) " "Inferred latch for \"HEX0\[1\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129693 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] display_panel.v(23) " "Inferred latch for \"HEX0\[2\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129693 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] display_panel.v(23) " "Inferred latch for \"HEX0\[3\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129693 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] display_panel.v(23) " "Inferred latch for \"HEX0\[4\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129693 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] display_panel.v(23) " "Inferred latch for \"HEX0\[5\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129694 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] display_panel.v(23) " "Inferred latch for \"HEX0\[6\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129694 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] display_panel.v(23) " "Inferred latch for \"HEX1\[0\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129694 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] display_panel.v(23) " "Inferred latch for \"HEX1\[1\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129694 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] display_panel.v(23) " "Inferred latch for \"HEX1\[2\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129695 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] display_panel.v(23) " "Inferred latch for \"HEX1\[3\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129695 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] display_panel.v(23) " "Inferred latch for \"HEX1\[4\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129695 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] display_panel.v(23) " "Inferred latch for \"HEX1\[5\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129695 "|exp8|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] display_panel.v(23) " "Inferred latch for \"HEX1\[6\]\" at display_panel.v(23)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136129696 "|exp8|display_panel:D"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ps2_keyboard:B\|fifo_rtl_0 " "Inferred RAM node \"ps2_keyboard:B\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606136130320 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2_keyboard:B\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_keyboard:B\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606136130686 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606136130686 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606136130686 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_panel:D\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_panel:D\|Mod0\"" {  } { { "display_panel.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606136130688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_panel:D\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_panel:D\|Div0\"" {  } { { "display_panel.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606136130688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606136130688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_keyboard:B\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"ps2_keyboard:B\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136130855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_keyboard:B\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"ps2_keyboard:B\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130855 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606136130855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136130902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136130902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_panel:D\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_panel:D\|lpm_divide:Mod0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136130944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_panel:D\|lpm_divide:Mod0 " "Instantiated megafunction \"display_panel:D\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136130944 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606136130944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136131010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136131010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136131029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136131029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136131051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136131051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_panel:D\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_panel:D\|lpm_divide:Div0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136131069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_panel:D\|lpm_divide:Div0 " "Instantiated megafunction \"display_panel:D\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136131070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136131070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136131070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606136131070 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606136131070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606136131131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136131131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[0\] " "Latch display_panel:D\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[1\] " "Ports D and ENA on the latch are fed by the same signal data_out\[1\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131269 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[1\] " "Latch display_panel:D\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[2\] " "Ports D and ENA on the latch are fed by the same signal data_out\[2\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131269 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[2\] " "Latch display_panel:D\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[2\] " "Ports D and ENA on the latch are fed by the same signal data_out\[2\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131269 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[3\] " "Latch display_panel:D\|HEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal data_out\[3\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131269 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[4\] " "Latch display_panel:D\|HEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal data_out\[3\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[5\] " "Latch display_panel:D\|HEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[2\] " "Ports D and ENA on the latch are fed by the same signal data_out\[2\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX0\[6\] " "Latch display_panel:D\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal data_out\[3\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[0\] " "Latch display_panel:D\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[4\] " "Ports D and ENA on the latch are fed by the same signal data_out\[4\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[1\] " "Latch display_panel:D\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[4\] " "Ports D and ENA on the latch are fed by the same signal data_out\[4\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[2\] " "Latch display_panel:D\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal data_out\[6\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[3\] " "Latch display_panel:D\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[4\] " "Latch display_panel:D\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[5\] " "Latch display_panel:D\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[4\] " "Ports D and ENA on the latch are fed by the same signal data_out\[4\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX1\[6\] " "Latch display_panel:D\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[0\] " "Latch display_panel:D\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[1\] " "Latch display_panel:D\|HEX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[2\] " "Latch display_panel:D\|HEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131270 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[3\] " "Latch display_panel:D\|HEX2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[4\] " "Latch display_panel:D\|HEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[5\] " "Latch display_panel:D\|HEX2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX2\[6\] " "Latch display_panel:D\|HEX2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[0\] " "Latch display_panel:D\|HEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[1\] " "Latch display_panel:D\|HEX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[2\] " "Latch display_panel:D\|HEX3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[3\] " "Latch display_panel:D\|HEX3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[4\] " "Latch display_panel:D\|HEX3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[5\] " "Latch display_panel:D\|HEX3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_panel:D\|HEX3\[6\] " "Latch display_panel:D\|HEX3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal data_out\[7\]" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606136131271 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606136131271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606136132171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136132720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606136132967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606136132967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606136133160 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606136133160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606136133160 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606136133160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606136133160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606136133217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 20:55:33 2020 " "Processing ended: Mon Nov 23 20:55:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606136133217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606136133217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606136133217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606136133217 ""}
