// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/22/2017 21:15:14"

// 
// Device: Altera EP2C8F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g21_lab2 (
	P_EN,
	clk,
	N,
	\rand ,
	seed,
	segments_out,
	mode,
	code);
output 	[51:0] P_EN;
input 	clk;
input 	[5:0] N;
output 	[31:0] \rand ;
input 	[31:0] seed;
output 	[6:0] segments_out;
input 	mode;
input 	[3:0] code;

// Design Ports Information
// P_EN[51]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[50]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[49]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[48]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[47]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[46]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[45]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[44]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[43]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[42]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[41]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[40]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[39]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[38]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[37]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[36]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[35]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[34]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[33]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[32]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[31]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[30]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[29]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[28]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[27]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[26]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[25]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[24]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[23]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[22]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[20]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[19]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[18]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[17]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[16]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[14]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[13]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[12]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[11]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[10]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[9]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[6]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[5]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[4]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[2]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[1]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// P_EN[0]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[31]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[30]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[29]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[28]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[27]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[25]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[24]	=>  Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[23]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[22]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[21]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[20]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[19]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[18]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[17]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[16]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[15]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[14]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[13]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[12]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[11]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[10]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[9]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[8]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[7]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[2]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seed[31]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// segments_out[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[5]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[4]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segments_out[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seed[14]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[29]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[13]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[28]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[12]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[27]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[11]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[26]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[10]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[25]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[24]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[23]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[7]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[22]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[21]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[5]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[20]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[19]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[3]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[18]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[1]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[16]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[0]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[15]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[30]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mode	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[1]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[3]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[0]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[2]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[3]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[5]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27 ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57 ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ;
wire \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \inst1|Mux0~1_combout ;
wire \inst1|Mux0~0_combout ;
wire \inst1|Mux0~2_combout ;
wire \inst1|Mux1~1_combout ;
wire \inst1|Mux1~0_combout ;
wire \inst1|Mux1~2_combout ;
wire \mode~combout ;
wire \inst1|Mux2~0_combout ;
wire \inst1|Mux2~1_combout ;
wire \inst1|Mux3~0_combout ;
wire \inst1|Mux3~1_combout ;
wire \inst1|Mux4~0_combout ;
wire \inst1|Mux4~1_combout ;
wire \inst1|Mux5~0_combout ;
wire \inst1|Mux5~1_combout ;
wire \inst1|Mux6~1_combout ;
wire \inst1|Mux6~0_combout ;
wire \inst1|Mux6~2_combout ;
wire [51:0] \inst|R1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \seed~combout ;
wire [3:0] \code~combout ;
wire [5:0] \N~combout ;

wire [35:0] \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [15:0] \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|R1|altsyncram_component|auto_generated|q_a [16] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \inst|R1|altsyncram_component|auto_generated|q_a [17] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \inst|R1|altsyncram_component|auto_generated|q_a [18] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \inst|R1|altsyncram_component|auto_generated|q_a [19] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \inst|R1|altsyncram_component|auto_generated|q_a [20] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \inst|R1|altsyncram_component|auto_generated|q_a [21] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \inst|R1|altsyncram_component|auto_generated|q_a [22] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \inst|R1|altsyncram_component|auto_generated|q_a [23] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \inst|R1|altsyncram_component|auto_generated|q_a [24] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \inst|R1|altsyncram_component|auto_generated|q_a [25] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \inst|R1|altsyncram_component|auto_generated|q_a [26] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \inst|R1|altsyncram_component|auto_generated|q_a [27] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \inst|R1|altsyncram_component|auto_generated|q_a [28] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \inst|R1|altsyncram_component|auto_generated|q_a [29] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];
assign \inst|R1|altsyncram_component|auto_generated|q_a [30] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14];
assign \inst|R1|altsyncram_component|auto_generated|q_a [31] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15];
assign \inst|R1|altsyncram_component|auto_generated|q_a [32] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [16];
assign \inst|R1|altsyncram_component|auto_generated|q_a [33] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [17];
assign \inst|R1|altsyncram_component|auto_generated|q_a [34] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [18];
assign \inst|R1|altsyncram_component|auto_generated|q_a [35] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [19];
assign \inst|R1|altsyncram_component|auto_generated|q_a [36] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [20];
assign \inst|R1|altsyncram_component|auto_generated|q_a [37] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [21];
assign \inst|R1|altsyncram_component|auto_generated|q_a [38] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [22];
assign \inst|R1|altsyncram_component|auto_generated|q_a [39] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [23];
assign \inst|R1|altsyncram_component|auto_generated|q_a [40] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [24];
assign \inst|R1|altsyncram_component|auto_generated|q_a [41] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [25];
assign \inst|R1|altsyncram_component|auto_generated|q_a [42] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [26];
assign \inst|R1|altsyncram_component|auto_generated|q_a [43] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [27];
assign \inst|R1|altsyncram_component|auto_generated|q_a [44] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [28];
assign \inst|R1|altsyncram_component|auto_generated|q_a [45] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [29];
assign \inst|R1|altsyncram_component|auto_generated|q_a [46] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [30];
assign \inst|R1|altsyncram_component|auto_generated|q_a [47] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [31];
assign \inst|R1|altsyncram_component|auto_generated|q_a [48] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [32];
assign \inst|R1|altsyncram_component|auto_generated|q_a [49] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [33];
assign \inst|R1|altsyncram_component|auto_generated|q_a [50] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [34];
assign \inst|R1|altsyncram_component|auto_generated|q_a [51] = \inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [35];

assign \inst|R1|altsyncram_component|auto_generated|q_a [0] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|R1|altsyncram_component|auto_generated|q_a [1] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|R1|altsyncram_component|auto_generated|q_a [2] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|R1|altsyncram_component|auto_generated|q_a [3] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|R1|altsyncram_component|auto_generated|q_a [4] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|R1|altsyncram_component|auto_generated|q_a [5] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|R1|altsyncram_component|auto_generated|q_a [6] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|R1|altsyncram_component|auto_generated|q_a [7] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|R1|altsyncram_component|auto_generated|q_a [8] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|R1|altsyncram_component|auto_generated|q_a [9] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|R1|altsyncram_component|auto_generated|q_a [10] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|R1|altsyncram_component|auto_generated|q_a [11] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|R1|altsyncram_component|auto_generated|q_a [12] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|R1|altsyncram_component|auto_generated|q_a [13] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|R1|altsyncram_component|auto_generated|q_a [14] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|R1|altsyncram_component|auto_generated|q_a [15] = \inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[0]));
// synopsys translate_off
defparam \N[0]~I .input_async_reset = "none";
defparam \N[0]~I .input_power_up = "low";
defparam \N[0]~I .input_register_mode = "none";
defparam \N[0]~I .input_sync_reset = "none";
defparam \N[0]~I .oe_async_reset = "none";
defparam \N[0]~I .oe_power_up = "low";
defparam \N[0]~I .oe_register_mode = "none";
defparam \N[0]~I .oe_sync_reset = "none";
defparam \N[0]~I .operation_mode = "input";
defparam \N[0]~I .output_async_reset = "none";
defparam \N[0]~I .output_power_up = "low";
defparam \N[0]~I .output_register_mode = "none";
defparam \N[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[1]));
// synopsys translate_off
defparam \N[1]~I .input_async_reset = "none";
defparam \N[1]~I .input_power_up = "low";
defparam \N[1]~I .input_register_mode = "none";
defparam \N[1]~I .input_sync_reset = "none";
defparam \N[1]~I .oe_async_reset = "none";
defparam \N[1]~I .oe_power_up = "low";
defparam \N[1]~I .oe_register_mode = "none";
defparam \N[1]~I .oe_sync_reset = "none";
defparam \N[1]~I .operation_mode = "input";
defparam \N[1]~I .output_async_reset = "none";
defparam \N[1]~I .output_power_up = "low";
defparam \N[1]~I .output_register_mode = "none";
defparam \N[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[2]));
// synopsys translate_off
defparam \N[2]~I .input_async_reset = "none";
defparam \N[2]~I .input_power_up = "low";
defparam \N[2]~I .input_register_mode = "none";
defparam \N[2]~I .input_sync_reset = "none";
defparam \N[2]~I .oe_async_reset = "none";
defparam \N[2]~I .oe_power_up = "low";
defparam \N[2]~I .oe_register_mode = "none";
defparam \N[2]~I .oe_sync_reset = "none";
defparam \N[2]~I .operation_mode = "input";
defparam \N[2]~I .output_async_reset = "none";
defparam \N[2]~I .output_power_up = "low";
defparam \N[2]~I .output_register_mode = "none";
defparam \N[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[3]));
// synopsys translate_off
defparam \N[3]~I .input_async_reset = "none";
defparam \N[3]~I .input_power_up = "low";
defparam \N[3]~I .input_register_mode = "none";
defparam \N[3]~I .input_sync_reset = "none";
defparam \N[3]~I .oe_async_reset = "none";
defparam \N[3]~I .oe_power_up = "low";
defparam \N[3]~I .oe_register_mode = "none";
defparam \N[3]~I .oe_sync_reset = "none";
defparam \N[3]~I .operation_mode = "input";
defparam \N[3]~I .output_async_reset = "none";
defparam \N[3]~I .output_power_up = "low";
defparam \N[3]~I .output_register_mode = "none";
defparam \N[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[4]));
// synopsys translate_off
defparam \N[4]~I .input_async_reset = "none";
defparam \N[4]~I .input_power_up = "low";
defparam \N[4]~I .input_register_mode = "none";
defparam \N[4]~I .input_sync_reset = "none";
defparam \N[4]~I .oe_async_reset = "none";
defparam \N[4]~I .oe_power_up = "low";
defparam \N[4]~I .oe_register_mode = "none";
defparam \N[4]~I .oe_sync_reset = "none";
defparam \N[4]~I .operation_mode = "input";
defparam \N[4]~I .output_async_reset = "none";
defparam \N[4]~I .output_power_up = "low";
defparam \N[4]~I .output_register_mode = "none";
defparam \N[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[5]));
// synopsys translate_off
defparam \N[5]~I .input_async_reset = "none";
defparam \N[5]~I .input_power_up = "low";
defparam \N[5]~I .input_register_mode = "none";
defparam \N[5]~I .input_sync_reset = "none";
defparam \N[5]~I .oe_async_reset = "none";
defparam \N[5]~I .oe_power_up = "low";
defparam \N[5]~I .oe_register_mode = "none";
defparam \N[5]~I .oe_sync_reset = "none";
defparam \N[5]~I .operation_mode = "input";
defparam \N[5]~I .output_async_reset = "none";
defparam \N[5]~I .output_power_up = "low";
defparam \N[5]~I .output_register_mode = "none";
defparam \N[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \inst|R1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "g21_lab2.mif";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "g21_pop_enable:inst|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ALTSYNCRAM";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 36;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 52;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 36;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000800000000C00000000E00000000F00000000F80000000FC0000000FE0000000FF0000000FF8000000FFC000000FFE000000FFF000000FFF800000FFFC00000FFFE00000FFFF00000FFFF80000FFFFC0000FFFFE0000FFFFF0000FFFFF8000FFFFFC000FFFFFE000FFFFFF000FFFFFF800FFFFFFC00FFFFFFE00FFFFFFF00FFFFFFF80FFFFFFFC0FFFFFFFE0FFFFFFFF0FFFFFFFF8FFFFFFFFCFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y1
cycloneii_ram_block \inst|R1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "g21_lab2.mif";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "g21_pop_enable:inst|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ALTSYNCRAM";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 52;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|R1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000C000E000F000F800FC00FE00FF00FF80FFC0FFE0FFF0FFF8FFFCFFFEFFFF;
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[30]));
// synopsys translate_off
defparam \seed[30]~I .input_async_reset = "none";
defparam \seed[30]~I .input_power_up = "low";
defparam \seed[30]~I .input_register_mode = "none";
defparam \seed[30]~I .input_sync_reset = "none";
defparam \seed[30]~I .oe_async_reset = "none";
defparam \seed[30]~I .oe_power_up = "low";
defparam \seed[30]~I .oe_register_mode = "none";
defparam \seed[30]~I .oe_sync_reset = "none";
defparam \seed[30]~I .operation_mode = "input";
defparam \seed[30]~I .output_async_reset = "none";
defparam \seed[30]~I .output_power_up = "low";
defparam \seed[30]~I .output_register_mode = "none";
defparam \seed[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[14]));
// synopsys translate_off
defparam \seed[14]~I .input_async_reset = "none";
defparam \seed[14]~I .input_power_up = "low";
defparam \seed[14]~I .input_register_mode = "none";
defparam \seed[14]~I .input_sync_reset = "none";
defparam \seed[14]~I .oe_async_reset = "none";
defparam \seed[14]~I .oe_power_up = "low";
defparam \seed[14]~I .oe_register_mode = "none";
defparam \seed[14]~I .oe_sync_reset = "none";
defparam \seed[14]~I .operation_mode = "input";
defparam \seed[14]~I .output_async_reset = "none";
defparam \seed[14]~I .output_power_up = "low";
defparam \seed[14]~I .output_register_mode = "none";
defparam \seed[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[13]));
// synopsys translate_off
defparam \seed[13]~I .input_async_reset = "none";
defparam \seed[13]~I .input_power_up = "low";
defparam \seed[13]~I .input_register_mode = "none";
defparam \seed[13]~I .input_sync_reset = "none";
defparam \seed[13]~I .oe_async_reset = "none";
defparam \seed[13]~I .oe_power_up = "low";
defparam \seed[13]~I .oe_register_mode = "none";
defparam \seed[13]~I .oe_sync_reset = "none";
defparam \seed[13]~I .operation_mode = "input";
defparam \seed[13]~I .output_async_reset = "none";
defparam \seed[13]~I .output_power_up = "low";
defparam \seed[13]~I .output_register_mode = "none";
defparam \seed[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[27]));
// synopsys translate_off
defparam \seed[27]~I .input_async_reset = "none";
defparam \seed[27]~I .input_power_up = "low";
defparam \seed[27]~I .input_register_mode = "none";
defparam \seed[27]~I .input_sync_reset = "none";
defparam \seed[27]~I .oe_async_reset = "none";
defparam \seed[27]~I .oe_power_up = "low";
defparam \seed[27]~I .oe_register_mode = "none";
defparam \seed[27]~I .oe_sync_reset = "none";
defparam \seed[27]~I .operation_mode = "input";
defparam \seed[27]~I .output_async_reset = "none";
defparam \seed[27]~I .output_power_up = "low";
defparam \seed[27]~I .output_register_mode = "none";
defparam \seed[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[11]));
// synopsys translate_off
defparam \seed[11]~I .input_async_reset = "none";
defparam \seed[11]~I .input_power_up = "low";
defparam \seed[11]~I .input_register_mode = "none";
defparam \seed[11]~I .input_sync_reset = "none";
defparam \seed[11]~I .oe_async_reset = "none";
defparam \seed[11]~I .oe_power_up = "low";
defparam \seed[11]~I .oe_register_mode = "none";
defparam \seed[11]~I .oe_sync_reset = "none";
defparam \seed[11]~I .operation_mode = "input";
defparam \seed[11]~I .output_async_reset = "none";
defparam \seed[11]~I .output_power_up = "low";
defparam \seed[11]~I .output_register_mode = "none";
defparam \seed[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[25]));
// synopsys translate_off
defparam \seed[25]~I .input_async_reset = "none";
defparam \seed[25]~I .input_power_up = "low";
defparam \seed[25]~I .input_register_mode = "none";
defparam \seed[25]~I .input_sync_reset = "none";
defparam \seed[25]~I .oe_async_reset = "none";
defparam \seed[25]~I .oe_power_up = "low";
defparam \seed[25]~I .oe_register_mode = "none";
defparam \seed[25]~I .oe_sync_reset = "none";
defparam \seed[25]~I .operation_mode = "input";
defparam \seed[25]~I .output_async_reset = "none";
defparam \seed[25]~I .output_power_up = "low";
defparam \seed[25]~I .output_register_mode = "none";
defparam \seed[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[24]));
// synopsys translate_off
defparam \seed[24]~I .input_async_reset = "none";
defparam \seed[24]~I .input_power_up = "low";
defparam \seed[24]~I .input_register_mode = "none";
defparam \seed[24]~I .input_sync_reset = "none";
defparam \seed[24]~I .oe_async_reset = "none";
defparam \seed[24]~I .oe_power_up = "low";
defparam \seed[24]~I .oe_register_mode = "none";
defparam \seed[24]~I .oe_sync_reset = "none";
defparam \seed[24]~I .operation_mode = "input";
defparam \seed[24]~I .output_async_reset = "none";
defparam \seed[24]~I .output_power_up = "low";
defparam \seed[24]~I .output_register_mode = "none";
defparam \seed[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[23]));
// synopsys translate_off
defparam \seed[23]~I .input_async_reset = "none";
defparam \seed[23]~I .input_power_up = "low";
defparam \seed[23]~I .input_register_mode = "none";
defparam \seed[23]~I .input_sync_reset = "none";
defparam \seed[23]~I .oe_async_reset = "none";
defparam \seed[23]~I .oe_power_up = "low";
defparam \seed[23]~I .oe_register_mode = "none";
defparam \seed[23]~I .oe_sync_reset = "none";
defparam \seed[23]~I .operation_mode = "input";
defparam \seed[23]~I .output_async_reset = "none";
defparam \seed[23]~I .output_power_up = "low";
defparam \seed[23]~I .output_register_mode = "none";
defparam \seed[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[7]));
// synopsys translate_off
defparam \seed[7]~I .input_async_reset = "none";
defparam \seed[7]~I .input_power_up = "low";
defparam \seed[7]~I .input_register_mode = "none";
defparam \seed[7]~I .input_sync_reset = "none";
defparam \seed[7]~I .oe_async_reset = "none";
defparam \seed[7]~I .oe_power_up = "low";
defparam \seed[7]~I .oe_register_mode = "none";
defparam \seed[7]~I .oe_sync_reset = "none";
defparam \seed[7]~I .operation_mode = "input";
defparam \seed[7]~I .output_async_reset = "none";
defparam \seed[7]~I .output_power_up = "low";
defparam \seed[7]~I .output_register_mode = "none";
defparam \seed[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[6]));
// synopsys translate_off
defparam \seed[6]~I .input_async_reset = "none";
defparam \seed[6]~I .input_power_up = "low";
defparam \seed[6]~I .input_register_mode = "none";
defparam \seed[6]~I .input_sync_reset = "none";
defparam \seed[6]~I .oe_async_reset = "none";
defparam \seed[6]~I .oe_power_up = "low";
defparam \seed[6]~I .oe_register_mode = "none";
defparam \seed[6]~I .oe_sync_reset = "none";
defparam \seed[6]~I .operation_mode = "input";
defparam \seed[6]~I .output_async_reset = "none";
defparam \seed[6]~I .output_power_up = "low";
defparam \seed[6]~I .output_register_mode = "none";
defparam \seed[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[5]));
// synopsys translate_off
defparam \seed[5]~I .input_async_reset = "none";
defparam \seed[5]~I .input_power_up = "low";
defparam \seed[5]~I .input_register_mode = "none";
defparam \seed[5]~I .input_sync_reset = "none";
defparam \seed[5]~I .oe_async_reset = "none";
defparam \seed[5]~I .oe_power_up = "low";
defparam \seed[5]~I .oe_register_mode = "none";
defparam \seed[5]~I .oe_sync_reset = "none";
defparam \seed[5]~I .operation_mode = "input";
defparam \seed[5]~I .output_async_reset = "none";
defparam \seed[5]~I .output_power_up = "low";
defparam \seed[5]~I .output_register_mode = "none";
defparam \seed[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[4]));
// synopsys translate_off
defparam \seed[4]~I .input_async_reset = "none";
defparam \seed[4]~I .input_power_up = "low";
defparam \seed[4]~I .input_register_mode = "none";
defparam \seed[4]~I .input_sync_reset = "none";
defparam \seed[4]~I .oe_async_reset = "none";
defparam \seed[4]~I .oe_power_up = "low";
defparam \seed[4]~I .oe_register_mode = "none";
defparam \seed[4]~I .oe_sync_reset = "none";
defparam \seed[4]~I .operation_mode = "input";
defparam \seed[4]~I .output_async_reset = "none";
defparam \seed[4]~I .output_power_up = "low";
defparam \seed[4]~I .output_register_mode = "none";
defparam \seed[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[18]));
// synopsys translate_off
defparam \seed[18]~I .input_async_reset = "none";
defparam \seed[18]~I .input_power_up = "low";
defparam \seed[18]~I .input_register_mode = "none";
defparam \seed[18]~I .input_sync_reset = "none";
defparam \seed[18]~I .oe_async_reset = "none";
defparam \seed[18]~I .oe_power_up = "low";
defparam \seed[18]~I .oe_register_mode = "none";
defparam \seed[18]~I .oe_sync_reset = "none";
defparam \seed[18]~I .operation_mode = "input";
defparam \seed[18]~I .output_async_reset = "none";
defparam \seed[18]~I .output_power_up = "low";
defparam \seed[18]~I .output_register_mode = "none";
defparam \seed[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[17]));
// synopsys translate_off
defparam \seed[17]~I .input_async_reset = "none";
defparam \seed[17]~I .input_power_up = "low";
defparam \seed[17]~I .input_register_mode = "none";
defparam \seed[17]~I .input_sync_reset = "none";
defparam \seed[17]~I .oe_async_reset = "none";
defparam \seed[17]~I .oe_power_up = "low";
defparam \seed[17]~I .oe_register_mode = "none";
defparam \seed[17]~I .oe_sync_reset = "none";
defparam \seed[17]~I .operation_mode = "input";
defparam \seed[17]~I .output_async_reset = "none";
defparam \seed[17]~I .output_power_up = "low";
defparam \seed[17]~I .output_register_mode = "none";
defparam \seed[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[16]));
// synopsys translate_off
defparam \seed[16]~I .input_async_reset = "none";
defparam \seed[16]~I .input_power_up = "low";
defparam \seed[16]~I .input_register_mode = "none";
defparam \seed[16]~I .input_sync_reset = "none";
defparam \seed[16]~I .oe_async_reset = "none";
defparam \seed[16]~I .oe_power_up = "low";
defparam \seed[16]~I .oe_register_mode = "none";
defparam \seed[16]~I .oe_sync_reset = "none";
defparam \seed[16]~I .operation_mode = "input";
defparam \seed[16]~I .output_async_reset = "none";
defparam \seed[16]~I .output_power_up = "low";
defparam \seed[16]~I .output_register_mode = "none";
defparam \seed[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[15]));
// synopsys translate_off
defparam \seed[15]~I .input_async_reset = "none";
defparam \seed[15]~I .input_power_up = "low";
defparam \seed[15]~I .input_register_mode = "none";
defparam \seed[15]~I .input_sync_reset = "none";
defparam \seed[15]~I .oe_async_reset = "none";
defparam \seed[15]~I .oe_power_up = "low";
defparam \seed[15]~I .oe_register_mode = "none";
defparam \seed[15]~I .oe_sync_reset = "none";
defparam \seed[15]~I .operation_mode = "input";
defparam \seed[15]~I .output_async_reset = "none";
defparam \seed[15]~I .output_power_up = "low";
defparam \seed[15]~I .output_register_mode = "none";
defparam \seed[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\seed~combout [0] & (\seed~combout [15] $ (VCC))) # (!\seed~combout [0] & (\seed~combout [15] & VCC))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1  = CARRY((\seed~combout [0] & \seed~combout [15]))

	.dataa(\seed~combout [0]),
	.datab(\seed~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\seed~combout [1] & ((\seed~combout [16] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1  & VCC)) # (!\seed~combout [16] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 
// )))) # (!\seed~combout [1] & ((\seed~combout [16] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\seed~combout [16] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((\seed~combout [1] & (!\seed~combout [16] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\seed~combout [1] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # 
// (!\seed~combout [16]))))

	.dataa(\seed~combout [1]),
	.datab(\seed~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = ((\seed~combout [2] $ (\seed~combout [17] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\seed~combout [2] & ((\seed~combout [17]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 ))) # (!\seed~combout [2] & (\seed~combout [17] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 )))

	.dataa(\seed~combout [2]),
	.datab(\seed~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\seed~combout [3] & ((\seed~combout [18] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # (!\seed~combout [18] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 
// )))) # (!\seed~combout [3] & ((\seed~combout [18] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\seed~combout [18] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((\seed~combout [3] & (!\seed~combout [18] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\seed~combout [3] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # 
// (!\seed~combout [18]))))

	.dataa(\seed~combout [3]),
	.datab(\seed~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = ((\seed~combout [19] $ (\seed~combout [4] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9  = CARRY((\seed~combout [19] & ((\seed~combout [4]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 ))) # (!\seed~combout [19] & (\seed~combout [4] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 )))

	.dataa(\seed~combout [19]),
	.datab(\seed~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (\seed~combout [20] & ((\seed~combout [5] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9  & VCC)) # (!\seed~combout [5] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 
// )))) # (!\seed~combout [20] & ((\seed~combout [5] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\seed~combout [5] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11  = CARRY((\seed~combout [20] & (!\seed~combout [5] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\seed~combout [20] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # 
// (!\seed~combout [5]))))

	.dataa(\seed~combout [20]),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = ((\seed~combout [21] $ (\seed~combout [6] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13  = CARRY((\seed~combout [21] & ((\seed~combout [6]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 ))) # (!\seed~combout [21] & (\seed~combout [6] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 )))

	.dataa(\seed~combout [21]),
	.datab(\seed~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = (\seed~combout [22] & ((\seed~combout [7] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13  & VCC)) # (!\seed~combout [7] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 
// )))) # (!\seed~combout [22] & ((\seed~combout [7] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\seed~combout [7] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15  = CARRY((\seed~combout [22] & (!\seed~combout [7] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\seed~combout [22] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # 
// (!\seed~combout [7]))))

	.dataa(\seed~combout [22]),
	.datab(\seed~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  = ((\seed~combout [8] $ (\seed~combout [23] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17  = CARRY((\seed~combout [8] & ((\seed~combout [23]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 ))) # (!\seed~combout [8] & (\seed~combout [23] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 )))

	.dataa(\seed~combout [8]),
	.datab(\seed~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  = (\seed~combout [9] & ((\seed~combout [24] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17  & VCC)) # (!\seed~combout [24] & 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 )))) # (!\seed~combout [9] & ((\seed~combout [24] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 )) # (!\seed~combout [24] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 ) # 
// (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19  = CARRY((\seed~combout [9] & (!\seed~combout [24] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 )) # (!\seed~combout [9] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 ) # 
// (!\seed~combout [24]))))

	.dataa(\seed~combout [9]),
	.datab(\seed~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  = ((\seed~combout [10] $ (\seed~combout [25] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21  = CARRY((\seed~combout [10] & ((\seed~combout [25]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 ))) # (!\seed~combout [10] & (\seed~combout [25] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 )))

	.dataa(\seed~combout [10]),
	.datab(\seed~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  = (\seed~combout [26] & ((\seed~combout [11] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21  & VCC)) # (!\seed~combout [11] & 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 )))) # (!\seed~combout [26] & ((\seed~combout [11] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 )) # (!\seed~combout [11] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 ) # 
// (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23  = CARRY((\seed~combout [26] & (!\seed~combout [11] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 )) # (!\seed~combout [26] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 ) # 
// (!\seed~combout [11]))))

	.dataa(\seed~combout [26]),
	.datab(\seed~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  = ((\seed~combout [12] $ (\seed~combout [27] $ (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 )))) # (GND)
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25  = CARRY((\seed~combout [12] & ((\seed~combout [27]) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 ))) # (!\seed~combout [12] & (\seed~combout [27] & 
// !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 )))

	.dataa(\seed~combout [12]),
	.datab(\seed~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  = (\seed~combout [28] & ((\seed~combout [13] & (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25  & VCC)) # (!\seed~combout [13] & 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 )))) # (!\seed~combout [28] & ((\seed~combout [13] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 )) # (!\seed~combout [13] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 ) # 
// (GND)))))
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27  = CARRY((\seed~combout [28] & (!\seed~combout [13] & !\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 )) # (!\seed~combout [28] & ((!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 ) # 
// (!\seed~combout [13]))))

	.dataa(\seed~combout [28]),
	.datab(\seed~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.cout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneii_lcell_comb \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28 (
// Equation(s):
// \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  = \seed~combout [29] $ (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27  $ (!\seed~combout [14]))

	.dataa(\seed~combout [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(\seed~combout [14]),
	.cin(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27 ),
	.combout(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28 .lut_mask = 16'h5AA5;
defparam \inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[29]));
// synopsys translate_off
defparam \seed[29]~I .input_async_reset = "none";
defparam \seed[29]~I .input_power_up = "low";
defparam \seed[29]~I .input_register_mode = "none";
defparam \seed[29]~I .input_sync_reset = "none";
defparam \seed[29]~I .oe_async_reset = "none";
defparam \seed[29]~I .oe_power_up = "low";
defparam \seed[29]~I .oe_register_mode = "none";
defparam \seed[29]~I .oe_sync_reset = "none";
defparam \seed[29]~I .operation_mode = "input";
defparam \seed[29]~I .output_async_reset = "none";
defparam \seed[29]~I .output_power_up = "low";
defparam \seed[29]~I .output_register_mode = "none";
defparam \seed[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[20]));
// synopsys translate_off
defparam \seed[20]~I .input_async_reset = "none";
defparam \seed[20]~I .input_power_up = "low";
defparam \seed[20]~I .input_register_mode = "none";
defparam \seed[20]~I .input_sync_reset = "none";
defparam \seed[20]~I .oe_async_reset = "none";
defparam \seed[20]~I .oe_power_up = "low";
defparam \seed[20]~I .oe_register_mode = "none";
defparam \seed[20]~I .oe_sync_reset = "none";
defparam \seed[20]~I .operation_mode = "input";
defparam \seed[20]~I .output_async_reset = "none";
defparam \seed[20]~I .output_power_up = "low";
defparam \seed[20]~I .output_register_mode = "none";
defparam \seed[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[19]));
// synopsys translate_off
defparam \seed[19]~I .input_async_reset = "none";
defparam \seed[19]~I .input_power_up = "low";
defparam \seed[19]~I .input_register_mode = "none";
defparam \seed[19]~I .input_sync_reset = "none";
defparam \seed[19]~I .oe_async_reset = "none";
defparam \seed[19]~I .oe_power_up = "low";
defparam \seed[19]~I .oe_register_mode = "none";
defparam \seed[19]~I .oe_sync_reset = "none";
defparam \seed[19]~I .operation_mode = "input";
defparam \seed[19]~I .output_async_reset = "none";
defparam \seed[19]~I .output_power_up = "low";
defparam \seed[19]~I .output_register_mode = "none";
defparam \seed[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[12]));
// synopsys translate_off
defparam \seed[12]~I .input_async_reset = "none";
defparam \seed[12]~I .input_power_up = "low";
defparam \seed[12]~I .input_register_mode = "none";
defparam \seed[12]~I .input_sync_reset = "none";
defparam \seed[12]~I .oe_async_reset = "none";
defparam \seed[12]~I .oe_power_up = "low";
defparam \seed[12]~I .oe_register_mode = "none";
defparam \seed[12]~I .oe_sync_reset = "none";
defparam \seed[12]~I .operation_mode = "input";
defparam \seed[12]~I .output_async_reset = "none";
defparam \seed[12]~I .output_power_up = "low";
defparam \seed[12]~I .output_register_mode = "none";
defparam \seed[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[10]));
// synopsys translate_off
defparam \seed[10]~I .input_async_reset = "none";
defparam \seed[10]~I .input_power_up = "low";
defparam \seed[10]~I .input_register_mode = "none";
defparam \seed[10]~I .input_sync_reset = "none";
defparam \seed[10]~I .oe_async_reset = "none";
defparam \seed[10]~I .oe_power_up = "low";
defparam \seed[10]~I .oe_register_mode = "none";
defparam \seed[10]~I .oe_sync_reset = "none";
defparam \seed[10]~I .operation_mode = "input";
defparam \seed[10]~I .output_async_reset = "none";
defparam \seed[10]~I .output_power_up = "low";
defparam \seed[10]~I .output_register_mode = "none";
defparam \seed[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[8]));
// synopsys translate_off
defparam \seed[8]~I .input_async_reset = "none";
defparam \seed[8]~I .input_power_up = "low";
defparam \seed[8]~I .input_register_mode = "none";
defparam \seed[8]~I .input_sync_reset = "none";
defparam \seed[8]~I .oe_async_reset = "none";
defparam \seed[8]~I .oe_power_up = "low";
defparam \seed[8]~I .oe_register_mode = "none";
defparam \seed[8]~I .oe_sync_reset = "none";
defparam \seed[8]~I .operation_mode = "input";
defparam \seed[8]~I .output_async_reset = "none";
defparam \seed[8]~I .output_power_up = "low";
defparam \seed[8]~I .output_register_mode = "none";
defparam \seed[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[3]));
// synopsys translate_off
defparam \seed[3]~I .input_async_reset = "none";
defparam \seed[3]~I .input_power_up = "low";
defparam \seed[3]~I .input_register_mode = "none";
defparam \seed[3]~I .input_sync_reset = "none";
defparam \seed[3]~I .oe_async_reset = "none";
defparam \seed[3]~I .oe_power_up = "low";
defparam \seed[3]~I .oe_register_mode = "none";
defparam \seed[3]~I .oe_sync_reset = "none";
defparam \seed[3]~I .operation_mode = "input";
defparam \seed[3]~I .output_async_reset = "none";
defparam \seed[3]~I .output_power_up = "low";
defparam \seed[3]~I .output_register_mode = "none";
defparam \seed[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[1]));
// synopsys translate_off
defparam \seed[1]~I .input_async_reset = "none";
defparam \seed[1]~I .input_power_up = "low";
defparam \seed[1]~I .input_register_mode = "none";
defparam \seed[1]~I .input_sync_reset = "none";
defparam \seed[1]~I .oe_async_reset = "none";
defparam \seed[1]~I .oe_power_up = "low";
defparam \seed[1]~I .oe_register_mode = "none";
defparam \seed[1]~I .oe_sync_reset = "none";
defparam \seed[1]~I .operation_mode = "input";
defparam \seed[1]~I .output_async_reset = "none";
defparam \seed[1]~I .output_power_up = "low";
defparam \seed[1]~I .output_register_mode = "none";
defparam \seed[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\seed~combout [0] & (\seed~combout [1] $ (VCC))) # (!\seed~combout [0] & (\seed~combout [1] & VCC))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1  = CARRY((\seed~combout [0] & \seed~combout [1]))

	.dataa(\seed~combout [0]),
	.datab(\seed~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\seed~combout [2] & ((\seed~combout [1] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1  & VCC)) # (!\seed~combout [1] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 
// )))) # (!\seed~combout [2] & ((\seed~combout [1] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\seed~combout [1] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((\seed~combout [2] & (!\seed~combout [1] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\seed~combout [2] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # 
// (!\seed~combout [1]))))

	.dataa(\seed~combout [2]),
	.datab(\seed~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = ((\seed~combout [2] $ (\seed~combout [3] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\seed~combout [2] & ((\seed~combout [3]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 ))) # (!\seed~combout [2] & (\seed~combout [3] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 )))

	.dataa(\seed~combout [2]),
	.datab(\seed~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\seed~combout [4] & ((\seed~combout [3] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # (!\seed~combout [3] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 
// )))) # (!\seed~combout [4] & ((\seed~combout [3] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\seed~combout [3] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((\seed~combout [4] & (!\seed~combout [3] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\seed~combout [4] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # 
// (!\seed~combout [3]))))

	.dataa(\seed~combout [4]),
	.datab(\seed~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = ((\seed~combout [4] $ (\seed~combout [5] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9  = CARRY((\seed~combout [4] & ((\seed~combout [5]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 ))) # (!\seed~combout [4] & (\seed~combout [5] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 )))

	.dataa(\seed~combout [4]),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (\seed~combout [6] & ((\seed~combout [5] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9  & VCC)) # (!\seed~combout [5] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 
// )))) # (!\seed~combout [6] & ((\seed~combout [5] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\seed~combout [5] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11  = CARRY((\seed~combout [6] & (!\seed~combout [5] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\seed~combout [6] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # 
// (!\seed~combout [5]))))

	.dataa(\seed~combout [6]),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = ((\seed~combout [6] $ (\seed~combout [7] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13  = CARRY((\seed~combout [6] & ((\seed~combout [7]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 ))) # (!\seed~combout [6] & (\seed~combout [7] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 )))

	.dataa(\seed~combout [6]),
	.datab(\seed~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = (\seed~combout [8] & ((\seed~combout [7] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13  & VCC)) # (!\seed~combout [7] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 
// )))) # (!\seed~combout [8] & ((\seed~combout [7] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\seed~combout [7] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15  = CARRY((\seed~combout [8] & (!\seed~combout [7] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\seed~combout [8] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # 
// (!\seed~combout [7]))))

	.dataa(\seed~combout [8]),
	.datab(\seed~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  = ((\seed~combout [9] $ (\seed~combout [8] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17  = CARRY((\seed~combout [9] & ((\seed~combout [8]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 ))) # (!\seed~combout [9] & (\seed~combout [8] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 )))

	.dataa(\seed~combout [9]),
	.datab(\seed~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  = (\seed~combout [9] & ((\seed~combout [10] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17  & VCC)) # (!\seed~combout [10] & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 )))) # (!\seed~combout [9] & ((\seed~combout [10] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 )) # (!\seed~combout [10] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 ) # 
// (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19  = CARRY((\seed~combout [9] & (!\seed~combout [10] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 )) # (!\seed~combout [9] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 ) # 
// (!\seed~combout [10]))))

	.dataa(\seed~combout [9]),
	.datab(\seed~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  = ((\seed~combout [11] $ (\seed~combout [10] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21  = CARRY((\seed~combout [11] & ((\seed~combout [10]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 ))) # (!\seed~combout [11] & (\seed~combout [10] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 )))

	.dataa(\seed~combout [11]),
	.datab(\seed~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  = (\seed~combout [11] & ((\seed~combout [12] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21  & VCC)) # (!\seed~combout [12] & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 )))) # (!\seed~combout [11] & ((\seed~combout [12] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 )) # (!\seed~combout [12] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 ) # 
// (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23  = CARRY((\seed~combout [11] & (!\seed~combout [12] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 )) # (!\seed~combout [11] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 ) # 
// (!\seed~combout [12]))))

	.dataa(\seed~combout [11]),
	.datab(\seed~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  = ((\seed~combout [13] $ (\seed~combout [12] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25  = CARRY((\seed~combout [13] & ((\seed~combout [12]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 ))) # (!\seed~combout [13] & (\seed~combout [12] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 )))

	.dataa(\seed~combout [13]),
	.datab(\seed~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  = (\seed~combout [13] & ((\seed~combout [14] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25  & VCC)) # (!\seed~combout [14] & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 )))) # (!\seed~combout [13] & ((\seed~combout [14] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 )) # (!\seed~combout [14] & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 ) # 
// (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27  = CARRY((\seed~combout [13] & (!\seed~combout [14] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 )) # (!\seed~combout [13] & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 ) # 
// (!\seed~combout [14]))))

	.dataa(\seed~combout [13]),
	.datab(\seed~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  = ((\seed~combout [14] $ (\seed~combout [15] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29  = CARRY((\seed~combout [14] & ((\seed~combout [15]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 ))) # (!\seed~combout [14] & (\seed~combout [15] & 
// !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 )))

	.dataa(\seed~combout [14]),
	.datab(\seed~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  = (\seed~combout [16] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29  & VCC)) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 )))) # (!\seed~combout [16] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 )) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31  = CARRY((\seed~combout [16] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 )) # (!\seed~combout [16] & 
// ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 ) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ))))

	.dataa(\seed~combout [16]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  = ((\seed~combout [17] $ (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33  = CARRY((\seed~combout [17] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 ))) # (!\seed~combout [17] & 
// (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 )))

	.dataa(\seed~combout [17]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  = (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & ((\seed~combout [18] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33  & VCC)) # (!\seed~combout [18] & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 )))) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & ((\seed~combout [18] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 )) # (!\seed~combout [18] & 
// ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & (!\seed~combout [18] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 )) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 ) # (!\seed~combout [18]))))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.datab(\seed~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  = ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  $ (\seed~combout [19] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & ((\seed~combout [19]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 ))) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & (\seed~combout [19] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 )))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.datab(\seed~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  = (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & ((\seed~combout [20] & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37  & VCC)) # (!\seed~combout [20] & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 )))) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & ((\seed~combout [20] & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 )) # (!\seed~combout [20] & 
// ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & (!\seed~combout [20] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 )) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 ) # (!\seed~combout [20]))))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.datab(\seed~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout  = ((\seed~combout [21] $ (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41  = CARRY((\seed~combout [21] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 ))) # (!\seed~combout [21] & 
// (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 )))

	.dataa(\seed~combout [21]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout  = (\seed~combout [22] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41  & VCC)) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 )))) # (!\seed~combout [22] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 )) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43  = CARRY((\seed~combout [22] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 )) # (!\seed~combout [22] & 
// ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 ) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ))))

	.dataa(\seed~combout [22]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout  = ((\seed~combout [23] $ (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45  = CARRY((\seed~combout [23] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 ))) # (!\seed~combout [23] & 
// (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 )))

	.dataa(\seed~combout [23]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout  = (\seed~combout [24] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45  & VCC)) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 )))) # (!\seed~combout [24] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 )) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47  = CARRY((\seed~combout [24] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 )) # (!\seed~combout [24] & 
// ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 ) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ))))

	.dataa(\seed~combout [24]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout  = ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  $ (\seed~combout [25] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  & ((\seed~combout [25]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 ))) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  & (\seed~combout [25] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 )))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.datab(\seed~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout  = (\seed~combout [26] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49  & VCC)) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 )))) # (!\seed~combout [26] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 )) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51  = CARRY((\seed~combout [26] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 )) # (!\seed~combout [26] & 
// ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 ) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ))))

	.dataa(\seed~combout [26]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout  = ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  $ (\seed~combout [27] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  & ((\seed~combout [27]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 ))) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  & (\seed~combout [27] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 )))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.datab(\seed~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout  = (\seed~combout [28] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53  & VCC)) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 )))) # (!\seed~combout [28] & ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & 
// (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 )) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & ((\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 ) # (GND)))))
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55  = CARRY((\seed~combout [28] & (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 )) # (!\seed~combout [28] & 
// ((!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 ) # (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ))))

	.dataa(\seed~combout [28]),
	.datab(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout  = ((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  $ (\seed~combout [29] $ (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 )))) # (GND)
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57  = CARRY((\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  & ((\seed~combout [29]) # (!\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 ))) # 
// (!\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  & (\seed~combout [29] & !\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 )))

	.dataa(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.datab(\seed~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.cout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneii_lcell_comb \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58 (
// Equation(s):
// \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout  = \seed~combout [30] $ (\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57  $ (\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ))

	.dataa(vcc),
	.datab(\seed~combout [30]),
	.datac(vcc),
	.datad(\inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.cin(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57 ),
	.combout(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58 .lut_mask = 16'hC33C;
defparam \inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[28]));
// synopsys translate_off
defparam \seed[28]~I .input_async_reset = "none";
defparam \seed[28]~I .input_power_up = "low";
defparam \seed[28]~I .input_register_mode = "none";
defparam \seed[28]~I .input_sync_reset = "none";
defparam \seed[28]~I .oe_async_reset = "none";
defparam \seed[28]~I .oe_power_up = "low";
defparam \seed[28]~I .oe_register_mode = "none";
defparam \seed[28]~I .oe_sync_reset = "none";
defparam \seed[28]~I .operation_mode = "input";
defparam \seed[28]~I .output_async_reset = "none";
defparam \seed[28]~I .output_power_up = "low";
defparam \seed[28]~I .output_register_mode = "none";
defparam \seed[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[26]));
// synopsys translate_off
defparam \seed[26]~I .input_async_reset = "none";
defparam \seed[26]~I .input_power_up = "low";
defparam \seed[26]~I .input_register_mode = "none";
defparam \seed[26]~I .input_sync_reset = "none";
defparam \seed[26]~I .oe_async_reset = "none";
defparam \seed[26]~I .oe_power_up = "low";
defparam \seed[26]~I .oe_register_mode = "none";
defparam \seed[26]~I .oe_sync_reset = "none";
defparam \seed[26]~I .operation_mode = "input";
defparam \seed[26]~I .output_async_reset = "none";
defparam \seed[26]~I .output_power_up = "low";
defparam \seed[26]~I .output_register_mode = "none";
defparam \seed[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[22]));
// synopsys translate_off
defparam \seed[22]~I .input_async_reset = "none";
defparam \seed[22]~I .input_power_up = "low";
defparam \seed[22]~I .input_register_mode = "none";
defparam \seed[22]~I .input_sync_reset = "none";
defparam \seed[22]~I .oe_async_reset = "none";
defparam \seed[22]~I .oe_power_up = "low";
defparam \seed[22]~I .oe_register_mode = "none";
defparam \seed[22]~I .oe_sync_reset = "none";
defparam \seed[22]~I .operation_mode = "input";
defparam \seed[22]~I .output_async_reset = "none";
defparam \seed[22]~I .output_power_up = "low";
defparam \seed[22]~I .output_register_mode = "none";
defparam \seed[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[21]));
// synopsys translate_off
defparam \seed[21]~I .input_async_reset = "none";
defparam \seed[21]~I .input_power_up = "low";
defparam \seed[21]~I .input_register_mode = "none";
defparam \seed[21]~I .input_sync_reset = "none";
defparam \seed[21]~I .oe_async_reset = "none";
defparam \seed[21]~I .oe_power_up = "low";
defparam \seed[21]~I .oe_register_mode = "none";
defparam \seed[21]~I .oe_sync_reset = "none";
defparam \seed[21]~I .operation_mode = "input";
defparam \seed[21]~I .output_async_reset = "none";
defparam \seed[21]~I .output_power_up = "low";
defparam \seed[21]~I .output_register_mode = "none";
defparam \seed[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[9]));
// synopsys translate_off
defparam \seed[9]~I .input_async_reset = "none";
defparam \seed[9]~I .input_power_up = "low";
defparam \seed[9]~I .input_register_mode = "none";
defparam \seed[9]~I .input_sync_reset = "none";
defparam \seed[9]~I .oe_async_reset = "none";
defparam \seed[9]~I .oe_power_up = "low";
defparam \seed[9]~I .oe_register_mode = "none";
defparam \seed[9]~I .oe_sync_reset = "none";
defparam \seed[9]~I .operation_mode = "input";
defparam \seed[9]~I .output_async_reset = "none";
defparam \seed[9]~I .output_power_up = "low";
defparam \seed[9]~I .output_register_mode = "none";
defparam \seed[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[2]));
// synopsys translate_off
defparam \seed[2]~I .input_async_reset = "none";
defparam \seed[2]~I .input_power_up = "low";
defparam \seed[2]~I .input_register_mode = "none";
defparam \seed[2]~I .input_sync_reset = "none";
defparam \seed[2]~I .oe_async_reset = "none";
defparam \seed[2]~I .oe_power_up = "low";
defparam \seed[2]~I .oe_register_mode = "none";
defparam \seed[2]~I .oe_sync_reset = "none";
defparam \seed[2]~I .operation_mode = "input";
defparam \seed[2]~I .output_async_reset = "none";
defparam \seed[2]~I .output_power_up = "low";
defparam \seed[2]~I .output_register_mode = "none";
defparam \seed[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[0]));
// synopsys translate_off
defparam \seed[0]~I .input_async_reset = "none";
defparam \seed[0]~I .input_power_up = "low";
defparam \seed[0]~I .input_register_mode = "none";
defparam \seed[0]~I .input_sync_reset = "none";
defparam \seed[0]~I .oe_async_reset = "none";
defparam \seed[0]~I .oe_power_up = "low";
defparam \seed[0]~I .oe_register_mode = "none";
defparam \seed[0]~I .oe_sync_reset = "none";
defparam \seed[0]~I .operation_mode = "input";
defparam \seed[0]~I .output_async_reset = "none";
defparam \seed[0]~I .output_power_up = "low";
defparam \seed[0]~I .output_register_mode = "none";
defparam \seed[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .input_async_reset = "none";
defparam \code[0]~I .input_power_up = "low";
defparam \code[0]~I .input_register_mode = "none";
defparam \code[0]~I .input_sync_reset = "none";
defparam \code[0]~I .oe_async_reset = "none";
defparam \code[0]~I .oe_power_up = "low";
defparam \code[0]~I .oe_register_mode = "none";
defparam \code[0]~I .oe_sync_reset = "none";
defparam \code[0]~I .operation_mode = "input";
defparam \code[0]~I .output_async_reset = "none";
defparam \code[0]~I .output_power_up = "low";
defparam \code[0]~I .output_register_mode = "none";
defparam \code[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .input_async_reset = "none";
defparam \code[1]~I .input_power_up = "low";
defparam \code[1]~I .input_register_mode = "none";
defparam \code[1]~I .input_sync_reset = "none";
defparam \code[1]~I .oe_async_reset = "none";
defparam \code[1]~I .oe_power_up = "low";
defparam \code[1]~I .oe_register_mode = "none";
defparam \code[1]~I .oe_sync_reset = "none";
defparam \code[1]~I .operation_mode = "input";
defparam \code[1]~I .output_async_reset = "none";
defparam \code[1]~I .output_power_up = "low";
defparam \code[1]~I .output_register_mode = "none";
defparam \code[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .input_async_reset = "none";
defparam \code[2]~I .input_power_up = "low";
defparam \code[2]~I .input_register_mode = "none";
defparam \code[2]~I .input_sync_reset = "none";
defparam \code[2]~I .oe_async_reset = "none";
defparam \code[2]~I .oe_power_up = "low";
defparam \code[2]~I .oe_register_mode = "none";
defparam \code[2]~I .oe_sync_reset = "none";
defparam \code[2]~I .operation_mode = "input";
defparam \code[2]~I .output_async_reset = "none";
defparam \code[2]~I .output_power_up = "low";
defparam \code[2]~I .output_register_mode = "none";
defparam \code[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N30
cycloneii_lcell_comb \inst1|Mux0~1 (
// Equation(s):
// \inst1|Mux0~1_combout  = (\code~combout [1] & ((\mode~combout  $ (!\code~combout [0])) # (!\code~combout [2]))) # (!\code~combout [1] & ((\mode~combout ) # ((\code~combout [0]) # (\code~combout [2]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [1]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~1 .lut_mask = 16'h9FFE;
defparam \inst1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .input_async_reset = "none";
defparam \code[3]~I .input_power_up = "low";
defparam \code[3]~I .input_register_mode = "none";
defparam \code[3]~I .input_sync_reset = "none";
defparam \code[3]~I .oe_async_reset = "none";
defparam \code[3]~I .oe_power_up = "low";
defparam \code[3]~I .oe_register_mode = "none";
defparam \code[3]~I .oe_sync_reset = "none";
defparam \code[3]~I .operation_mode = "input";
defparam \code[3]~I .output_async_reset = "none";
defparam \code[3]~I .output_power_up = "low";
defparam \code[3]~I .output_register_mode = "none";
defparam \code[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N28
cycloneii_lcell_comb \inst1|Mux0~0 (
// Equation(s):
// \inst1|Mux0~0_combout  = (\code~combout [2] & (\mode~combout  $ (((!\code~combout [0] & !\code~combout [1]))))) # (!\code~combout [2] & (\mode~combout  & (\code~combout [0] $ (\code~combout [1]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [1]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~0 .lut_mask = 16'hA928;
defparam \inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N4
cycloneii_lcell_comb \inst1|Mux0~2 (
// Equation(s):
// \inst1|Mux0~2_combout  = (\code~combout [3] & ((\inst1|Mux0~0_combout ))) # (!\code~combout [3] & (!\inst1|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\inst1|Mux0~1_combout ),
	.datac(\code~combout [3]),
	.datad(\inst1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~2 .lut_mask = 16'hF303;
defparam \inst1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N8
cycloneii_lcell_comb \inst1|Mux1~1 (
// Equation(s):
// \inst1|Mux1~1_combout  = (\mode~combout  & (((!\code~combout [3] & \code~combout [0])))) # (!\mode~combout  & ((\code~combout [3]) # ((\code~combout [2] & !\code~combout [0]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [2]),
	.datac(\code~combout [3]),
	.datad(\code~combout [0]),
	.cin(gnd),
	.combout(\inst1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~1 .lut_mask = 16'h5A54;
defparam \inst1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N18
cycloneii_lcell_comb \inst1|Mux1~0 (
// Equation(s):
// \inst1|Mux1~0_combout  = (\code~combout [0] & ((\code~combout [2] & ((\code~combout [3]))) # (!\code~combout [2] & (\mode~combout  & !\code~combout [3]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [2]),
	.datac(\code~combout [3]),
	.datad(\code~combout [0]),
	.cin(gnd),
	.combout(\inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~0 .lut_mask = 16'hC200;
defparam \inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N10
cycloneii_lcell_comb \inst1|Mux1~2 (
// Equation(s):
// \inst1|Mux1~2_combout  = (\code~combout [1] & (!\inst1|Mux1~1_combout )) # (!\code~combout [1] & ((\inst1|Mux1~0_combout )))

	.dataa(vcc),
	.datab(\inst1|Mux1~1_combout ),
	.datac(\code~combout [1]),
	.datad(\inst1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~2 .lut_mask = 16'h3F30;
defparam \inst1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \mode~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\mode~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mode));
// synopsys translate_off
defparam \mode~I .input_async_reset = "none";
defparam \mode~I .input_power_up = "low";
defparam \mode~I .input_register_mode = "none";
defparam \mode~I .input_sync_reset = "none";
defparam \mode~I .oe_async_reset = "none";
defparam \mode~I .oe_power_up = "low";
defparam \mode~I .oe_register_mode = "none";
defparam \mode~I .oe_sync_reset = "none";
defparam \mode~I .operation_mode = "input";
defparam \mode~I .output_async_reset = "none";
defparam \mode~I .output_power_up = "low";
defparam \mode~I .output_register_mode = "none";
defparam \mode~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneii_lcell_comb \inst1|Mux2~0 (
// Equation(s):
// \inst1|Mux2~0_combout  = (\code~combout [1] & (((!\code~combout [0] & \code~combout [2])) # (!\code~combout [3]))) # (!\code~combout [1] & ((\code~combout [3] $ (\code~combout [2]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [3]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~0 .lut_mask = 16'h4F3C;
defparam \inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N6
cycloneii_lcell_comb \inst1|Mux2~1 (
// Equation(s):
// \inst1|Mux2~1_combout  = (\inst1|Mux2~0_combout  & (\mode~combout  $ ((\code~combout [0])))) # (!\inst1|Mux2~0_combout  & (\mode~combout  & (\code~combout [0] & \code~combout [2])))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\inst1|Mux2~0_combout ),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~1 .lut_mask = 16'h6860;
defparam \inst1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N20
cycloneii_lcell_comb \inst1|Mux3~0 (
// Equation(s):
// \inst1|Mux3~0_combout  = (\code~combout [0] & (\code~combout [1] & (\code~combout [3] $ (!\code~combout [2])))) # (!\code~combout [0] & ((\code~combout [1] & (\code~combout [3] & !\code~combout [2])) # (!\code~combout [1] & (!\code~combout [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [3]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux3~0 .lut_mask = 16'h8149;
defparam \inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N26
cycloneii_lcell_comb \inst1|Mux3~1 (
// Equation(s):
// \inst1|Mux3~1_combout  = (\code~combout [2] & ((\mode~combout  & ((\code~combout [3]))) # (!\mode~combout  & (\inst1|Mux3~0_combout )))) # (!\code~combout [2] & (\inst1|Mux3~0_combout  & (\code~combout [3] $ (\mode~combout ))))

	.dataa(\inst1|Mux3~0_combout ),
	.datab(\code~combout [2]),
	.datac(\code~combout [3]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux3~1 .lut_mask = 16'hC2A8;
defparam \inst1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N0
cycloneii_lcell_comb \inst1|Mux4~0 (
// Equation(s):
// \inst1|Mux4~0_combout  = (\mode~combout  & (!\code~combout [1] & (\code~combout [3] $ (\code~combout [0])))) # (!\mode~combout  & ((\code~combout [1] & (!\code~combout [3] & !\code~combout [0])) # (!\code~combout [1] & (\code~combout [3] & \code~combout 
// [0]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [1]),
	.datac(\code~combout [3]),
	.datad(\code~combout [0]),
	.cin(gnd),
	.combout(\inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux4~0 .lut_mask = 16'h1224;
defparam \inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N2
cycloneii_lcell_comb \inst1|Mux4~1 (
// Equation(s):
// \inst1|Mux4~1_combout  = (\code~combout [2] & (\code~combout [3] & !\inst1|Mux4~0_combout )) # (!\code~combout [2] & (!\code~combout [3] & \inst1|Mux4~0_combout ))

	.dataa(vcc),
	.datab(\code~combout [2]),
	.datac(\code~combout [3]),
	.datad(\inst1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux4~1 .lut_mask = 16'h03C0;
defparam \inst1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N12
cycloneii_lcell_comb \inst1|Mux5~0 (
// Equation(s):
// \inst1|Mux5~0_combout  = (\mode~combout  & ((\code~combout [3] & ((\code~combout [0]))) # (!\code~combout [3] & (\code~combout [2])))) # (!\mode~combout  & (\code~combout [0] $ (((\code~combout [2] & \code~combout [3])))))

	.dataa(\mode~combout ),
	.datab(\code~combout [2]),
	.datac(\code~combout [3]),
	.datad(\code~combout [0]),
	.cin(gnd),
	.combout(\inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux5~0 .lut_mask = 16'hBD48;
defparam \inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N22
cycloneii_lcell_comb \inst1|Mux5~1 (
// Equation(s):
// \inst1|Mux5~1_combout  = (\inst1|Mux5~0_combout  & ((\code~combout [1] & (\code~combout [3])) # (!\code~combout [1] & ((\code~combout [2]) # (!\code~combout [3]))))) # (!\inst1|Mux5~0_combout  & (\code~combout [1] & ((\code~combout [2]))))

	.dataa(\inst1|Mux5~0_combout ),
	.datab(\code~combout [1]),
	.datac(\code~combout [3]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux5~1 .lut_mask = 16'hE682;
defparam \inst1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N14
cycloneii_lcell_comb \inst1|Mux6~1 (
// Equation(s):
// \inst1|Mux6~1_combout  = (\mode~combout  & (\code~combout [0] & (\code~combout [1] & !\code~combout [2]))) # (!\mode~combout  & (!\code~combout [1] & (\code~combout [0] $ (\code~combout [2]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [1]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux6~1 .lut_mask = 16'h0184;
defparam \inst1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N16
cycloneii_lcell_comb \inst1|Mux6~0 (
// Equation(s):
// \inst1|Mux6~0_combout  = (\mode~combout  & (((\code~combout [1]) # (\code~combout [2])))) # (!\mode~combout  & (\code~combout [0] & (\code~combout [1] $ (\code~combout [2]))))

	.dataa(\mode~combout ),
	.datab(\code~combout [0]),
	.datac(\code~combout [1]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux6~0 .lut_mask = 16'hAEE0;
defparam \inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N0
cycloneii_lcell_comb \inst1|Mux6~2 (
// Equation(s):
// \inst1|Mux6~2_combout  = (\code~combout [3] & ((\inst1|Mux6~0_combout ))) # (!\code~combout [3] & (\inst1|Mux6~1_combout ))

	.dataa(\inst1|Mux6~1_combout ),
	.datab(\inst1|Mux6~0_combout ),
	.datac(\code~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux6~2 .lut_mask = 16'hCACA;
defparam \inst1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[51]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [51]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[51]));
// synopsys translate_off
defparam \P_EN[51]~I .input_async_reset = "none";
defparam \P_EN[51]~I .input_power_up = "low";
defparam \P_EN[51]~I .input_register_mode = "none";
defparam \P_EN[51]~I .input_sync_reset = "none";
defparam \P_EN[51]~I .oe_async_reset = "none";
defparam \P_EN[51]~I .oe_power_up = "low";
defparam \P_EN[51]~I .oe_register_mode = "none";
defparam \P_EN[51]~I .oe_sync_reset = "none";
defparam \P_EN[51]~I .operation_mode = "output";
defparam \P_EN[51]~I .output_async_reset = "none";
defparam \P_EN[51]~I .output_power_up = "low";
defparam \P_EN[51]~I .output_register_mode = "none";
defparam \P_EN[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[50]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [50]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[50]));
// synopsys translate_off
defparam \P_EN[50]~I .input_async_reset = "none";
defparam \P_EN[50]~I .input_power_up = "low";
defparam \P_EN[50]~I .input_register_mode = "none";
defparam \P_EN[50]~I .input_sync_reset = "none";
defparam \P_EN[50]~I .oe_async_reset = "none";
defparam \P_EN[50]~I .oe_power_up = "low";
defparam \P_EN[50]~I .oe_register_mode = "none";
defparam \P_EN[50]~I .oe_sync_reset = "none";
defparam \P_EN[50]~I .operation_mode = "output";
defparam \P_EN[50]~I .output_async_reset = "none";
defparam \P_EN[50]~I .output_power_up = "low";
defparam \P_EN[50]~I .output_register_mode = "none";
defparam \P_EN[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[49]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [49]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[49]));
// synopsys translate_off
defparam \P_EN[49]~I .input_async_reset = "none";
defparam \P_EN[49]~I .input_power_up = "low";
defparam \P_EN[49]~I .input_register_mode = "none";
defparam \P_EN[49]~I .input_sync_reset = "none";
defparam \P_EN[49]~I .oe_async_reset = "none";
defparam \P_EN[49]~I .oe_power_up = "low";
defparam \P_EN[49]~I .oe_register_mode = "none";
defparam \P_EN[49]~I .oe_sync_reset = "none";
defparam \P_EN[49]~I .operation_mode = "output";
defparam \P_EN[49]~I .output_async_reset = "none";
defparam \P_EN[49]~I .output_power_up = "low";
defparam \P_EN[49]~I .output_register_mode = "none";
defparam \P_EN[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[48]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [48]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[48]));
// synopsys translate_off
defparam \P_EN[48]~I .input_async_reset = "none";
defparam \P_EN[48]~I .input_power_up = "low";
defparam \P_EN[48]~I .input_register_mode = "none";
defparam \P_EN[48]~I .input_sync_reset = "none";
defparam \P_EN[48]~I .oe_async_reset = "none";
defparam \P_EN[48]~I .oe_power_up = "low";
defparam \P_EN[48]~I .oe_register_mode = "none";
defparam \P_EN[48]~I .oe_sync_reset = "none";
defparam \P_EN[48]~I .operation_mode = "output";
defparam \P_EN[48]~I .output_async_reset = "none";
defparam \P_EN[48]~I .output_power_up = "low";
defparam \P_EN[48]~I .output_register_mode = "none";
defparam \P_EN[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[47]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [47]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[47]));
// synopsys translate_off
defparam \P_EN[47]~I .input_async_reset = "none";
defparam \P_EN[47]~I .input_power_up = "low";
defparam \P_EN[47]~I .input_register_mode = "none";
defparam \P_EN[47]~I .input_sync_reset = "none";
defparam \P_EN[47]~I .oe_async_reset = "none";
defparam \P_EN[47]~I .oe_power_up = "low";
defparam \P_EN[47]~I .oe_register_mode = "none";
defparam \P_EN[47]~I .oe_sync_reset = "none";
defparam \P_EN[47]~I .operation_mode = "output";
defparam \P_EN[47]~I .output_async_reset = "none";
defparam \P_EN[47]~I .output_power_up = "low";
defparam \P_EN[47]~I .output_register_mode = "none";
defparam \P_EN[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[46]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [46]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[46]));
// synopsys translate_off
defparam \P_EN[46]~I .input_async_reset = "none";
defparam \P_EN[46]~I .input_power_up = "low";
defparam \P_EN[46]~I .input_register_mode = "none";
defparam \P_EN[46]~I .input_sync_reset = "none";
defparam \P_EN[46]~I .oe_async_reset = "none";
defparam \P_EN[46]~I .oe_power_up = "low";
defparam \P_EN[46]~I .oe_register_mode = "none";
defparam \P_EN[46]~I .oe_sync_reset = "none";
defparam \P_EN[46]~I .operation_mode = "output";
defparam \P_EN[46]~I .output_async_reset = "none";
defparam \P_EN[46]~I .output_power_up = "low";
defparam \P_EN[46]~I .output_register_mode = "none";
defparam \P_EN[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[45]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [45]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[45]));
// synopsys translate_off
defparam \P_EN[45]~I .input_async_reset = "none";
defparam \P_EN[45]~I .input_power_up = "low";
defparam \P_EN[45]~I .input_register_mode = "none";
defparam \P_EN[45]~I .input_sync_reset = "none";
defparam \P_EN[45]~I .oe_async_reset = "none";
defparam \P_EN[45]~I .oe_power_up = "low";
defparam \P_EN[45]~I .oe_register_mode = "none";
defparam \P_EN[45]~I .oe_sync_reset = "none";
defparam \P_EN[45]~I .operation_mode = "output";
defparam \P_EN[45]~I .output_async_reset = "none";
defparam \P_EN[45]~I .output_power_up = "low";
defparam \P_EN[45]~I .output_register_mode = "none";
defparam \P_EN[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[44]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [44]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[44]));
// synopsys translate_off
defparam \P_EN[44]~I .input_async_reset = "none";
defparam \P_EN[44]~I .input_power_up = "low";
defparam \P_EN[44]~I .input_register_mode = "none";
defparam \P_EN[44]~I .input_sync_reset = "none";
defparam \P_EN[44]~I .oe_async_reset = "none";
defparam \P_EN[44]~I .oe_power_up = "low";
defparam \P_EN[44]~I .oe_register_mode = "none";
defparam \P_EN[44]~I .oe_sync_reset = "none";
defparam \P_EN[44]~I .operation_mode = "output";
defparam \P_EN[44]~I .output_async_reset = "none";
defparam \P_EN[44]~I .output_power_up = "low";
defparam \P_EN[44]~I .output_register_mode = "none";
defparam \P_EN[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[43]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [43]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[43]));
// synopsys translate_off
defparam \P_EN[43]~I .input_async_reset = "none";
defparam \P_EN[43]~I .input_power_up = "low";
defparam \P_EN[43]~I .input_register_mode = "none";
defparam \P_EN[43]~I .input_sync_reset = "none";
defparam \P_EN[43]~I .oe_async_reset = "none";
defparam \P_EN[43]~I .oe_power_up = "low";
defparam \P_EN[43]~I .oe_register_mode = "none";
defparam \P_EN[43]~I .oe_sync_reset = "none";
defparam \P_EN[43]~I .operation_mode = "output";
defparam \P_EN[43]~I .output_async_reset = "none";
defparam \P_EN[43]~I .output_power_up = "low";
defparam \P_EN[43]~I .output_register_mode = "none";
defparam \P_EN[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[42]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [42]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[42]));
// synopsys translate_off
defparam \P_EN[42]~I .input_async_reset = "none";
defparam \P_EN[42]~I .input_power_up = "low";
defparam \P_EN[42]~I .input_register_mode = "none";
defparam \P_EN[42]~I .input_sync_reset = "none";
defparam \P_EN[42]~I .oe_async_reset = "none";
defparam \P_EN[42]~I .oe_power_up = "low";
defparam \P_EN[42]~I .oe_register_mode = "none";
defparam \P_EN[42]~I .oe_sync_reset = "none";
defparam \P_EN[42]~I .operation_mode = "output";
defparam \P_EN[42]~I .output_async_reset = "none";
defparam \P_EN[42]~I .output_power_up = "low";
defparam \P_EN[42]~I .output_register_mode = "none";
defparam \P_EN[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[41]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [41]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[41]));
// synopsys translate_off
defparam \P_EN[41]~I .input_async_reset = "none";
defparam \P_EN[41]~I .input_power_up = "low";
defparam \P_EN[41]~I .input_register_mode = "none";
defparam \P_EN[41]~I .input_sync_reset = "none";
defparam \P_EN[41]~I .oe_async_reset = "none";
defparam \P_EN[41]~I .oe_power_up = "low";
defparam \P_EN[41]~I .oe_register_mode = "none";
defparam \P_EN[41]~I .oe_sync_reset = "none";
defparam \P_EN[41]~I .operation_mode = "output";
defparam \P_EN[41]~I .output_async_reset = "none";
defparam \P_EN[41]~I .output_power_up = "low";
defparam \P_EN[41]~I .output_register_mode = "none";
defparam \P_EN[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[40]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [40]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[40]));
// synopsys translate_off
defparam \P_EN[40]~I .input_async_reset = "none";
defparam \P_EN[40]~I .input_power_up = "low";
defparam \P_EN[40]~I .input_register_mode = "none";
defparam \P_EN[40]~I .input_sync_reset = "none";
defparam \P_EN[40]~I .oe_async_reset = "none";
defparam \P_EN[40]~I .oe_power_up = "low";
defparam \P_EN[40]~I .oe_register_mode = "none";
defparam \P_EN[40]~I .oe_sync_reset = "none";
defparam \P_EN[40]~I .operation_mode = "output";
defparam \P_EN[40]~I .output_async_reset = "none";
defparam \P_EN[40]~I .output_power_up = "low";
defparam \P_EN[40]~I .output_register_mode = "none";
defparam \P_EN[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[39]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [39]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[39]));
// synopsys translate_off
defparam \P_EN[39]~I .input_async_reset = "none";
defparam \P_EN[39]~I .input_power_up = "low";
defparam \P_EN[39]~I .input_register_mode = "none";
defparam \P_EN[39]~I .input_sync_reset = "none";
defparam \P_EN[39]~I .oe_async_reset = "none";
defparam \P_EN[39]~I .oe_power_up = "low";
defparam \P_EN[39]~I .oe_register_mode = "none";
defparam \P_EN[39]~I .oe_sync_reset = "none";
defparam \P_EN[39]~I .operation_mode = "output";
defparam \P_EN[39]~I .output_async_reset = "none";
defparam \P_EN[39]~I .output_power_up = "low";
defparam \P_EN[39]~I .output_register_mode = "none";
defparam \P_EN[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[38]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [38]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[38]));
// synopsys translate_off
defparam \P_EN[38]~I .input_async_reset = "none";
defparam \P_EN[38]~I .input_power_up = "low";
defparam \P_EN[38]~I .input_register_mode = "none";
defparam \P_EN[38]~I .input_sync_reset = "none";
defparam \P_EN[38]~I .oe_async_reset = "none";
defparam \P_EN[38]~I .oe_power_up = "low";
defparam \P_EN[38]~I .oe_register_mode = "none";
defparam \P_EN[38]~I .oe_sync_reset = "none";
defparam \P_EN[38]~I .operation_mode = "output";
defparam \P_EN[38]~I .output_async_reset = "none";
defparam \P_EN[38]~I .output_power_up = "low";
defparam \P_EN[38]~I .output_register_mode = "none";
defparam \P_EN[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[37]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [37]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[37]));
// synopsys translate_off
defparam \P_EN[37]~I .input_async_reset = "none";
defparam \P_EN[37]~I .input_power_up = "low";
defparam \P_EN[37]~I .input_register_mode = "none";
defparam \P_EN[37]~I .input_sync_reset = "none";
defparam \P_EN[37]~I .oe_async_reset = "none";
defparam \P_EN[37]~I .oe_power_up = "low";
defparam \P_EN[37]~I .oe_register_mode = "none";
defparam \P_EN[37]~I .oe_sync_reset = "none";
defparam \P_EN[37]~I .operation_mode = "output";
defparam \P_EN[37]~I .output_async_reset = "none";
defparam \P_EN[37]~I .output_power_up = "low";
defparam \P_EN[37]~I .output_register_mode = "none";
defparam \P_EN[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[36]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [36]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[36]));
// synopsys translate_off
defparam \P_EN[36]~I .input_async_reset = "none";
defparam \P_EN[36]~I .input_power_up = "low";
defparam \P_EN[36]~I .input_register_mode = "none";
defparam \P_EN[36]~I .input_sync_reset = "none";
defparam \P_EN[36]~I .oe_async_reset = "none";
defparam \P_EN[36]~I .oe_power_up = "low";
defparam \P_EN[36]~I .oe_register_mode = "none";
defparam \P_EN[36]~I .oe_sync_reset = "none";
defparam \P_EN[36]~I .operation_mode = "output";
defparam \P_EN[36]~I .output_async_reset = "none";
defparam \P_EN[36]~I .output_power_up = "low";
defparam \P_EN[36]~I .output_register_mode = "none";
defparam \P_EN[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[35]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[35]));
// synopsys translate_off
defparam \P_EN[35]~I .input_async_reset = "none";
defparam \P_EN[35]~I .input_power_up = "low";
defparam \P_EN[35]~I .input_register_mode = "none";
defparam \P_EN[35]~I .input_sync_reset = "none";
defparam \P_EN[35]~I .oe_async_reset = "none";
defparam \P_EN[35]~I .oe_power_up = "low";
defparam \P_EN[35]~I .oe_register_mode = "none";
defparam \P_EN[35]~I .oe_sync_reset = "none";
defparam \P_EN[35]~I .operation_mode = "output";
defparam \P_EN[35]~I .output_async_reset = "none";
defparam \P_EN[35]~I .output_power_up = "low";
defparam \P_EN[35]~I .output_register_mode = "none";
defparam \P_EN[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[34]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[34]));
// synopsys translate_off
defparam \P_EN[34]~I .input_async_reset = "none";
defparam \P_EN[34]~I .input_power_up = "low";
defparam \P_EN[34]~I .input_register_mode = "none";
defparam \P_EN[34]~I .input_sync_reset = "none";
defparam \P_EN[34]~I .oe_async_reset = "none";
defparam \P_EN[34]~I .oe_power_up = "low";
defparam \P_EN[34]~I .oe_register_mode = "none";
defparam \P_EN[34]~I .oe_sync_reset = "none";
defparam \P_EN[34]~I .operation_mode = "output";
defparam \P_EN[34]~I .output_async_reset = "none";
defparam \P_EN[34]~I .output_power_up = "low";
defparam \P_EN[34]~I .output_register_mode = "none";
defparam \P_EN[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[33]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[33]));
// synopsys translate_off
defparam \P_EN[33]~I .input_async_reset = "none";
defparam \P_EN[33]~I .input_power_up = "low";
defparam \P_EN[33]~I .input_register_mode = "none";
defparam \P_EN[33]~I .input_sync_reset = "none";
defparam \P_EN[33]~I .oe_async_reset = "none";
defparam \P_EN[33]~I .oe_power_up = "low";
defparam \P_EN[33]~I .oe_register_mode = "none";
defparam \P_EN[33]~I .oe_sync_reset = "none";
defparam \P_EN[33]~I .operation_mode = "output";
defparam \P_EN[33]~I .output_async_reset = "none";
defparam \P_EN[33]~I .output_power_up = "low";
defparam \P_EN[33]~I .output_register_mode = "none";
defparam \P_EN[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[32]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[32]));
// synopsys translate_off
defparam \P_EN[32]~I .input_async_reset = "none";
defparam \P_EN[32]~I .input_power_up = "low";
defparam \P_EN[32]~I .input_register_mode = "none";
defparam \P_EN[32]~I .input_sync_reset = "none";
defparam \P_EN[32]~I .oe_async_reset = "none";
defparam \P_EN[32]~I .oe_power_up = "low";
defparam \P_EN[32]~I .oe_register_mode = "none";
defparam \P_EN[32]~I .oe_sync_reset = "none";
defparam \P_EN[32]~I .operation_mode = "output";
defparam \P_EN[32]~I .output_async_reset = "none";
defparam \P_EN[32]~I .output_power_up = "low";
defparam \P_EN[32]~I .output_register_mode = "none";
defparam \P_EN[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[31]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[31]));
// synopsys translate_off
defparam \P_EN[31]~I .input_async_reset = "none";
defparam \P_EN[31]~I .input_power_up = "low";
defparam \P_EN[31]~I .input_register_mode = "none";
defparam \P_EN[31]~I .input_sync_reset = "none";
defparam \P_EN[31]~I .oe_async_reset = "none";
defparam \P_EN[31]~I .oe_power_up = "low";
defparam \P_EN[31]~I .oe_register_mode = "none";
defparam \P_EN[31]~I .oe_sync_reset = "none";
defparam \P_EN[31]~I .operation_mode = "output";
defparam \P_EN[31]~I .output_async_reset = "none";
defparam \P_EN[31]~I .output_power_up = "low";
defparam \P_EN[31]~I .output_register_mode = "none";
defparam \P_EN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[30]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[30]));
// synopsys translate_off
defparam \P_EN[30]~I .input_async_reset = "none";
defparam \P_EN[30]~I .input_power_up = "low";
defparam \P_EN[30]~I .input_register_mode = "none";
defparam \P_EN[30]~I .input_sync_reset = "none";
defparam \P_EN[30]~I .oe_async_reset = "none";
defparam \P_EN[30]~I .oe_power_up = "low";
defparam \P_EN[30]~I .oe_register_mode = "none";
defparam \P_EN[30]~I .oe_sync_reset = "none";
defparam \P_EN[30]~I .operation_mode = "output";
defparam \P_EN[30]~I .output_async_reset = "none";
defparam \P_EN[30]~I .output_power_up = "low";
defparam \P_EN[30]~I .output_register_mode = "none";
defparam \P_EN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[29]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[29]));
// synopsys translate_off
defparam \P_EN[29]~I .input_async_reset = "none";
defparam \P_EN[29]~I .input_power_up = "low";
defparam \P_EN[29]~I .input_register_mode = "none";
defparam \P_EN[29]~I .input_sync_reset = "none";
defparam \P_EN[29]~I .oe_async_reset = "none";
defparam \P_EN[29]~I .oe_power_up = "low";
defparam \P_EN[29]~I .oe_register_mode = "none";
defparam \P_EN[29]~I .oe_sync_reset = "none";
defparam \P_EN[29]~I .operation_mode = "output";
defparam \P_EN[29]~I .output_async_reset = "none";
defparam \P_EN[29]~I .output_power_up = "low";
defparam \P_EN[29]~I .output_register_mode = "none";
defparam \P_EN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[28]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[28]));
// synopsys translate_off
defparam \P_EN[28]~I .input_async_reset = "none";
defparam \P_EN[28]~I .input_power_up = "low";
defparam \P_EN[28]~I .input_register_mode = "none";
defparam \P_EN[28]~I .input_sync_reset = "none";
defparam \P_EN[28]~I .oe_async_reset = "none";
defparam \P_EN[28]~I .oe_power_up = "low";
defparam \P_EN[28]~I .oe_register_mode = "none";
defparam \P_EN[28]~I .oe_sync_reset = "none";
defparam \P_EN[28]~I .operation_mode = "output";
defparam \P_EN[28]~I .output_async_reset = "none";
defparam \P_EN[28]~I .output_power_up = "low";
defparam \P_EN[28]~I .output_register_mode = "none";
defparam \P_EN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[27]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[27]));
// synopsys translate_off
defparam \P_EN[27]~I .input_async_reset = "none";
defparam \P_EN[27]~I .input_power_up = "low";
defparam \P_EN[27]~I .input_register_mode = "none";
defparam \P_EN[27]~I .input_sync_reset = "none";
defparam \P_EN[27]~I .oe_async_reset = "none";
defparam \P_EN[27]~I .oe_power_up = "low";
defparam \P_EN[27]~I .oe_register_mode = "none";
defparam \P_EN[27]~I .oe_sync_reset = "none";
defparam \P_EN[27]~I .operation_mode = "output";
defparam \P_EN[27]~I .output_async_reset = "none";
defparam \P_EN[27]~I .output_power_up = "low";
defparam \P_EN[27]~I .output_register_mode = "none";
defparam \P_EN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[26]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[26]));
// synopsys translate_off
defparam \P_EN[26]~I .input_async_reset = "none";
defparam \P_EN[26]~I .input_power_up = "low";
defparam \P_EN[26]~I .input_register_mode = "none";
defparam \P_EN[26]~I .input_sync_reset = "none";
defparam \P_EN[26]~I .oe_async_reset = "none";
defparam \P_EN[26]~I .oe_power_up = "low";
defparam \P_EN[26]~I .oe_register_mode = "none";
defparam \P_EN[26]~I .oe_sync_reset = "none";
defparam \P_EN[26]~I .operation_mode = "output";
defparam \P_EN[26]~I .output_async_reset = "none";
defparam \P_EN[26]~I .output_power_up = "low";
defparam \P_EN[26]~I .output_register_mode = "none";
defparam \P_EN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[25]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[25]));
// synopsys translate_off
defparam \P_EN[25]~I .input_async_reset = "none";
defparam \P_EN[25]~I .input_power_up = "low";
defparam \P_EN[25]~I .input_register_mode = "none";
defparam \P_EN[25]~I .input_sync_reset = "none";
defparam \P_EN[25]~I .oe_async_reset = "none";
defparam \P_EN[25]~I .oe_power_up = "low";
defparam \P_EN[25]~I .oe_register_mode = "none";
defparam \P_EN[25]~I .oe_sync_reset = "none";
defparam \P_EN[25]~I .operation_mode = "output";
defparam \P_EN[25]~I .output_async_reset = "none";
defparam \P_EN[25]~I .output_power_up = "low";
defparam \P_EN[25]~I .output_register_mode = "none";
defparam \P_EN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[24]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[24]));
// synopsys translate_off
defparam \P_EN[24]~I .input_async_reset = "none";
defparam \P_EN[24]~I .input_power_up = "low";
defparam \P_EN[24]~I .input_register_mode = "none";
defparam \P_EN[24]~I .input_sync_reset = "none";
defparam \P_EN[24]~I .oe_async_reset = "none";
defparam \P_EN[24]~I .oe_power_up = "low";
defparam \P_EN[24]~I .oe_register_mode = "none";
defparam \P_EN[24]~I .oe_sync_reset = "none";
defparam \P_EN[24]~I .operation_mode = "output";
defparam \P_EN[24]~I .output_async_reset = "none";
defparam \P_EN[24]~I .output_power_up = "low";
defparam \P_EN[24]~I .output_register_mode = "none";
defparam \P_EN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[23]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[23]));
// synopsys translate_off
defparam \P_EN[23]~I .input_async_reset = "none";
defparam \P_EN[23]~I .input_power_up = "low";
defparam \P_EN[23]~I .input_register_mode = "none";
defparam \P_EN[23]~I .input_sync_reset = "none";
defparam \P_EN[23]~I .oe_async_reset = "none";
defparam \P_EN[23]~I .oe_power_up = "low";
defparam \P_EN[23]~I .oe_register_mode = "none";
defparam \P_EN[23]~I .oe_sync_reset = "none";
defparam \P_EN[23]~I .operation_mode = "output";
defparam \P_EN[23]~I .output_async_reset = "none";
defparam \P_EN[23]~I .output_power_up = "low";
defparam \P_EN[23]~I .output_register_mode = "none";
defparam \P_EN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[22]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[22]));
// synopsys translate_off
defparam \P_EN[22]~I .input_async_reset = "none";
defparam \P_EN[22]~I .input_power_up = "low";
defparam \P_EN[22]~I .input_register_mode = "none";
defparam \P_EN[22]~I .input_sync_reset = "none";
defparam \P_EN[22]~I .oe_async_reset = "none";
defparam \P_EN[22]~I .oe_power_up = "low";
defparam \P_EN[22]~I .oe_register_mode = "none";
defparam \P_EN[22]~I .oe_sync_reset = "none";
defparam \P_EN[22]~I .operation_mode = "output";
defparam \P_EN[22]~I .output_async_reset = "none";
defparam \P_EN[22]~I .output_power_up = "low";
defparam \P_EN[22]~I .output_register_mode = "none";
defparam \P_EN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[21]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[21]));
// synopsys translate_off
defparam \P_EN[21]~I .input_async_reset = "none";
defparam \P_EN[21]~I .input_power_up = "low";
defparam \P_EN[21]~I .input_register_mode = "none";
defparam \P_EN[21]~I .input_sync_reset = "none";
defparam \P_EN[21]~I .oe_async_reset = "none";
defparam \P_EN[21]~I .oe_power_up = "low";
defparam \P_EN[21]~I .oe_register_mode = "none";
defparam \P_EN[21]~I .oe_sync_reset = "none";
defparam \P_EN[21]~I .operation_mode = "output";
defparam \P_EN[21]~I .output_async_reset = "none";
defparam \P_EN[21]~I .output_power_up = "low";
defparam \P_EN[21]~I .output_register_mode = "none";
defparam \P_EN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[20]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[20]));
// synopsys translate_off
defparam \P_EN[20]~I .input_async_reset = "none";
defparam \P_EN[20]~I .input_power_up = "low";
defparam \P_EN[20]~I .input_register_mode = "none";
defparam \P_EN[20]~I .input_sync_reset = "none";
defparam \P_EN[20]~I .oe_async_reset = "none";
defparam \P_EN[20]~I .oe_power_up = "low";
defparam \P_EN[20]~I .oe_register_mode = "none";
defparam \P_EN[20]~I .oe_sync_reset = "none";
defparam \P_EN[20]~I .operation_mode = "output";
defparam \P_EN[20]~I .output_async_reset = "none";
defparam \P_EN[20]~I .output_power_up = "low";
defparam \P_EN[20]~I .output_register_mode = "none";
defparam \P_EN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[19]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[19]));
// synopsys translate_off
defparam \P_EN[19]~I .input_async_reset = "none";
defparam \P_EN[19]~I .input_power_up = "low";
defparam \P_EN[19]~I .input_register_mode = "none";
defparam \P_EN[19]~I .input_sync_reset = "none";
defparam \P_EN[19]~I .oe_async_reset = "none";
defparam \P_EN[19]~I .oe_power_up = "low";
defparam \P_EN[19]~I .oe_register_mode = "none";
defparam \P_EN[19]~I .oe_sync_reset = "none";
defparam \P_EN[19]~I .operation_mode = "output";
defparam \P_EN[19]~I .output_async_reset = "none";
defparam \P_EN[19]~I .output_power_up = "low";
defparam \P_EN[19]~I .output_register_mode = "none";
defparam \P_EN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[18]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[18]));
// synopsys translate_off
defparam \P_EN[18]~I .input_async_reset = "none";
defparam \P_EN[18]~I .input_power_up = "low";
defparam \P_EN[18]~I .input_register_mode = "none";
defparam \P_EN[18]~I .input_sync_reset = "none";
defparam \P_EN[18]~I .oe_async_reset = "none";
defparam \P_EN[18]~I .oe_power_up = "low";
defparam \P_EN[18]~I .oe_register_mode = "none";
defparam \P_EN[18]~I .oe_sync_reset = "none";
defparam \P_EN[18]~I .operation_mode = "output";
defparam \P_EN[18]~I .output_async_reset = "none";
defparam \P_EN[18]~I .output_power_up = "low";
defparam \P_EN[18]~I .output_register_mode = "none";
defparam \P_EN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[17]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[17]));
// synopsys translate_off
defparam \P_EN[17]~I .input_async_reset = "none";
defparam \P_EN[17]~I .input_power_up = "low";
defparam \P_EN[17]~I .input_register_mode = "none";
defparam \P_EN[17]~I .input_sync_reset = "none";
defparam \P_EN[17]~I .oe_async_reset = "none";
defparam \P_EN[17]~I .oe_power_up = "low";
defparam \P_EN[17]~I .oe_register_mode = "none";
defparam \P_EN[17]~I .oe_sync_reset = "none";
defparam \P_EN[17]~I .operation_mode = "output";
defparam \P_EN[17]~I .output_async_reset = "none";
defparam \P_EN[17]~I .output_power_up = "low";
defparam \P_EN[17]~I .output_register_mode = "none";
defparam \P_EN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[16]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[16]));
// synopsys translate_off
defparam \P_EN[16]~I .input_async_reset = "none";
defparam \P_EN[16]~I .input_power_up = "low";
defparam \P_EN[16]~I .input_register_mode = "none";
defparam \P_EN[16]~I .input_sync_reset = "none";
defparam \P_EN[16]~I .oe_async_reset = "none";
defparam \P_EN[16]~I .oe_power_up = "low";
defparam \P_EN[16]~I .oe_register_mode = "none";
defparam \P_EN[16]~I .oe_sync_reset = "none";
defparam \P_EN[16]~I .operation_mode = "output";
defparam \P_EN[16]~I .output_async_reset = "none";
defparam \P_EN[16]~I .output_power_up = "low";
defparam \P_EN[16]~I .output_register_mode = "none";
defparam \P_EN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[15]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[15]));
// synopsys translate_off
defparam \P_EN[15]~I .input_async_reset = "none";
defparam \P_EN[15]~I .input_power_up = "low";
defparam \P_EN[15]~I .input_register_mode = "none";
defparam \P_EN[15]~I .input_sync_reset = "none";
defparam \P_EN[15]~I .oe_async_reset = "none";
defparam \P_EN[15]~I .oe_power_up = "low";
defparam \P_EN[15]~I .oe_register_mode = "none";
defparam \P_EN[15]~I .oe_sync_reset = "none";
defparam \P_EN[15]~I .operation_mode = "output";
defparam \P_EN[15]~I .output_async_reset = "none";
defparam \P_EN[15]~I .output_power_up = "low";
defparam \P_EN[15]~I .output_register_mode = "none";
defparam \P_EN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[14]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[14]));
// synopsys translate_off
defparam \P_EN[14]~I .input_async_reset = "none";
defparam \P_EN[14]~I .input_power_up = "low";
defparam \P_EN[14]~I .input_register_mode = "none";
defparam \P_EN[14]~I .input_sync_reset = "none";
defparam \P_EN[14]~I .oe_async_reset = "none";
defparam \P_EN[14]~I .oe_power_up = "low";
defparam \P_EN[14]~I .oe_register_mode = "none";
defparam \P_EN[14]~I .oe_sync_reset = "none";
defparam \P_EN[14]~I .operation_mode = "output";
defparam \P_EN[14]~I .output_async_reset = "none";
defparam \P_EN[14]~I .output_power_up = "low";
defparam \P_EN[14]~I .output_register_mode = "none";
defparam \P_EN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[13]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[13]));
// synopsys translate_off
defparam \P_EN[13]~I .input_async_reset = "none";
defparam \P_EN[13]~I .input_power_up = "low";
defparam \P_EN[13]~I .input_register_mode = "none";
defparam \P_EN[13]~I .input_sync_reset = "none";
defparam \P_EN[13]~I .oe_async_reset = "none";
defparam \P_EN[13]~I .oe_power_up = "low";
defparam \P_EN[13]~I .oe_register_mode = "none";
defparam \P_EN[13]~I .oe_sync_reset = "none";
defparam \P_EN[13]~I .operation_mode = "output";
defparam \P_EN[13]~I .output_async_reset = "none";
defparam \P_EN[13]~I .output_power_up = "low";
defparam \P_EN[13]~I .output_register_mode = "none";
defparam \P_EN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[12]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[12]));
// synopsys translate_off
defparam \P_EN[12]~I .input_async_reset = "none";
defparam \P_EN[12]~I .input_power_up = "low";
defparam \P_EN[12]~I .input_register_mode = "none";
defparam \P_EN[12]~I .input_sync_reset = "none";
defparam \P_EN[12]~I .oe_async_reset = "none";
defparam \P_EN[12]~I .oe_power_up = "low";
defparam \P_EN[12]~I .oe_register_mode = "none";
defparam \P_EN[12]~I .oe_sync_reset = "none";
defparam \P_EN[12]~I .operation_mode = "output";
defparam \P_EN[12]~I .output_async_reset = "none";
defparam \P_EN[12]~I .output_power_up = "low";
defparam \P_EN[12]~I .output_register_mode = "none";
defparam \P_EN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[11]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[11]));
// synopsys translate_off
defparam \P_EN[11]~I .input_async_reset = "none";
defparam \P_EN[11]~I .input_power_up = "low";
defparam \P_EN[11]~I .input_register_mode = "none";
defparam \P_EN[11]~I .input_sync_reset = "none";
defparam \P_EN[11]~I .oe_async_reset = "none";
defparam \P_EN[11]~I .oe_power_up = "low";
defparam \P_EN[11]~I .oe_register_mode = "none";
defparam \P_EN[11]~I .oe_sync_reset = "none";
defparam \P_EN[11]~I .operation_mode = "output";
defparam \P_EN[11]~I .output_async_reset = "none";
defparam \P_EN[11]~I .output_power_up = "low";
defparam \P_EN[11]~I .output_register_mode = "none";
defparam \P_EN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[10]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[10]));
// synopsys translate_off
defparam \P_EN[10]~I .input_async_reset = "none";
defparam \P_EN[10]~I .input_power_up = "low";
defparam \P_EN[10]~I .input_register_mode = "none";
defparam \P_EN[10]~I .input_sync_reset = "none";
defparam \P_EN[10]~I .oe_async_reset = "none";
defparam \P_EN[10]~I .oe_power_up = "low";
defparam \P_EN[10]~I .oe_register_mode = "none";
defparam \P_EN[10]~I .oe_sync_reset = "none";
defparam \P_EN[10]~I .operation_mode = "output";
defparam \P_EN[10]~I .output_async_reset = "none";
defparam \P_EN[10]~I .output_power_up = "low";
defparam \P_EN[10]~I .output_register_mode = "none";
defparam \P_EN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[9]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[9]));
// synopsys translate_off
defparam \P_EN[9]~I .input_async_reset = "none";
defparam \P_EN[9]~I .input_power_up = "low";
defparam \P_EN[9]~I .input_register_mode = "none";
defparam \P_EN[9]~I .input_sync_reset = "none";
defparam \P_EN[9]~I .oe_async_reset = "none";
defparam \P_EN[9]~I .oe_power_up = "low";
defparam \P_EN[9]~I .oe_register_mode = "none";
defparam \P_EN[9]~I .oe_sync_reset = "none";
defparam \P_EN[9]~I .operation_mode = "output";
defparam \P_EN[9]~I .output_async_reset = "none";
defparam \P_EN[9]~I .output_power_up = "low";
defparam \P_EN[9]~I .output_register_mode = "none";
defparam \P_EN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[8]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[8]));
// synopsys translate_off
defparam \P_EN[8]~I .input_async_reset = "none";
defparam \P_EN[8]~I .input_power_up = "low";
defparam \P_EN[8]~I .input_register_mode = "none";
defparam \P_EN[8]~I .input_sync_reset = "none";
defparam \P_EN[8]~I .oe_async_reset = "none";
defparam \P_EN[8]~I .oe_power_up = "low";
defparam \P_EN[8]~I .oe_register_mode = "none";
defparam \P_EN[8]~I .oe_sync_reset = "none";
defparam \P_EN[8]~I .operation_mode = "output";
defparam \P_EN[8]~I .output_async_reset = "none";
defparam \P_EN[8]~I .output_power_up = "low";
defparam \P_EN[8]~I .output_register_mode = "none";
defparam \P_EN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[7]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[7]));
// synopsys translate_off
defparam \P_EN[7]~I .input_async_reset = "none";
defparam \P_EN[7]~I .input_power_up = "low";
defparam \P_EN[7]~I .input_register_mode = "none";
defparam \P_EN[7]~I .input_sync_reset = "none";
defparam \P_EN[7]~I .oe_async_reset = "none";
defparam \P_EN[7]~I .oe_power_up = "low";
defparam \P_EN[7]~I .oe_register_mode = "none";
defparam \P_EN[7]~I .oe_sync_reset = "none";
defparam \P_EN[7]~I .operation_mode = "output";
defparam \P_EN[7]~I .output_async_reset = "none";
defparam \P_EN[7]~I .output_power_up = "low";
defparam \P_EN[7]~I .output_register_mode = "none";
defparam \P_EN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[6]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[6]));
// synopsys translate_off
defparam \P_EN[6]~I .input_async_reset = "none";
defparam \P_EN[6]~I .input_power_up = "low";
defparam \P_EN[6]~I .input_register_mode = "none";
defparam \P_EN[6]~I .input_sync_reset = "none";
defparam \P_EN[6]~I .oe_async_reset = "none";
defparam \P_EN[6]~I .oe_power_up = "low";
defparam \P_EN[6]~I .oe_register_mode = "none";
defparam \P_EN[6]~I .oe_sync_reset = "none";
defparam \P_EN[6]~I .operation_mode = "output";
defparam \P_EN[6]~I .output_async_reset = "none";
defparam \P_EN[6]~I .output_power_up = "low";
defparam \P_EN[6]~I .output_register_mode = "none";
defparam \P_EN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[5]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[5]));
// synopsys translate_off
defparam \P_EN[5]~I .input_async_reset = "none";
defparam \P_EN[5]~I .input_power_up = "low";
defparam \P_EN[5]~I .input_register_mode = "none";
defparam \P_EN[5]~I .input_sync_reset = "none";
defparam \P_EN[5]~I .oe_async_reset = "none";
defparam \P_EN[5]~I .oe_power_up = "low";
defparam \P_EN[5]~I .oe_register_mode = "none";
defparam \P_EN[5]~I .oe_sync_reset = "none";
defparam \P_EN[5]~I .operation_mode = "output";
defparam \P_EN[5]~I .output_async_reset = "none";
defparam \P_EN[5]~I .output_power_up = "low";
defparam \P_EN[5]~I .output_register_mode = "none";
defparam \P_EN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[4]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[4]));
// synopsys translate_off
defparam \P_EN[4]~I .input_async_reset = "none";
defparam \P_EN[4]~I .input_power_up = "low";
defparam \P_EN[4]~I .input_register_mode = "none";
defparam \P_EN[4]~I .input_sync_reset = "none";
defparam \P_EN[4]~I .oe_async_reset = "none";
defparam \P_EN[4]~I .oe_power_up = "low";
defparam \P_EN[4]~I .oe_register_mode = "none";
defparam \P_EN[4]~I .oe_sync_reset = "none";
defparam \P_EN[4]~I .operation_mode = "output";
defparam \P_EN[4]~I .output_async_reset = "none";
defparam \P_EN[4]~I .output_power_up = "low";
defparam \P_EN[4]~I .output_register_mode = "none";
defparam \P_EN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[3]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[3]));
// synopsys translate_off
defparam \P_EN[3]~I .input_async_reset = "none";
defparam \P_EN[3]~I .input_power_up = "low";
defparam \P_EN[3]~I .input_register_mode = "none";
defparam \P_EN[3]~I .input_sync_reset = "none";
defparam \P_EN[3]~I .oe_async_reset = "none";
defparam \P_EN[3]~I .oe_power_up = "low";
defparam \P_EN[3]~I .oe_register_mode = "none";
defparam \P_EN[3]~I .oe_sync_reset = "none";
defparam \P_EN[3]~I .operation_mode = "output";
defparam \P_EN[3]~I .output_async_reset = "none";
defparam \P_EN[3]~I .output_power_up = "low";
defparam \P_EN[3]~I .output_register_mode = "none";
defparam \P_EN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[2]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[2]));
// synopsys translate_off
defparam \P_EN[2]~I .input_async_reset = "none";
defparam \P_EN[2]~I .input_power_up = "low";
defparam \P_EN[2]~I .input_register_mode = "none";
defparam \P_EN[2]~I .input_sync_reset = "none";
defparam \P_EN[2]~I .oe_async_reset = "none";
defparam \P_EN[2]~I .oe_power_up = "low";
defparam \P_EN[2]~I .oe_register_mode = "none";
defparam \P_EN[2]~I .oe_sync_reset = "none";
defparam \P_EN[2]~I .operation_mode = "output";
defparam \P_EN[2]~I .output_async_reset = "none";
defparam \P_EN[2]~I .output_power_up = "low";
defparam \P_EN[2]~I .output_register_mode = "none";
defparam \P_EN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[1]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[1]));
// synopsys translate_off
defparam \P_EN[1]~I .input_async_reset = "none";
defparam \P_EN[1]~I .input_power_up = "low";
defparam \P_EN[1]~I .input_register_mode = "none";
defparam \P_EN[1]~I .input_sync_reset = "none";
defparam \P_EN[1]~I .oe_async_reset = "none";
defparam \P_EN[1]~I .oe_power_up = "low";
defparam \P_EN[1]~I .oe_register_mode = "none";
defparam \P_EN[1]~I .oe_sync_reset = "none";
defparam \P_EN[1]~I .operation_mode = "output";
defparam \P_EN[1]~I .output_async_reset = "none";
defparam \P_EN[1]~I .output_power_up = "low";
defparam \P_EN[1]~I .output_register_mode = "none";
defparam \P_EN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \P_EN[0]~I (
	.datain(\inst|R1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[0]));
// synopsys translate_off
defparam \P_EN[0]~I .input_async_reset = "none";
defparam \P_EN[0]~I .input_power_up = "low";
defparam \P_EN[0]~I .input_register_mode = "none";
defparam \P_EN[0]~I .input_sync_reset = "none";
defparam \P_EN[0]~I .oe_async_reset = "none";
defparam \P_EN[0]~I .oe_power_up = "low";
defparam \P_EN[0]~I .oe_register_mode = "none";
defparam \P_EN[0]~I .oe_sync_reset = "none";
defparam \P_EN[0]~I .operation_mode = "output";
defparam \P_EN[0]~I .output_async_reset = "none";
defparam \P_EN[0]~I .output_power_up = "low";
defparam \P_EN[0]~I .output_register_mode = "none";
defparam \P_EN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [31]));
// synopsys translate_off
defparam \rand[31]~I .input_async_reset = "none";
defparam \rand[31]~I .input_power_up = "low";
defparam \rand[31]~I .input_register_mode = "none";
defparam \rand[31]~I .input_sync_reset = "none";
defparam \rand[31]~I .oe_async_reset = "none";
defparam \rand[31]~I .oe_power_up = "low";
defparam \rand[31]~I .oe_register_mode = "none";
defparam \rand[31]~I .oe_sync_reset = "none";
defparam \rand[31]~I .operation_mode = "output";
defparam \rand[31]~I .output_async_reset = "none";
defparam \rand[31]~I .output_power_up = "low";
defparam \rand[31]~I .output_register_mode = "none";
defparam \rand[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[30]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [30]));
// synopsys translate_off
defparam \rand[30]~I .input_async_reset = "none";
defparam \rand[30]~I .input_power_up = "low";
defparam \rand[30]~I .input_register_mode = "none";
defparam \rand[30]~I .input_sync_reset = "none";
defparam \rand[30]~I .oe_async_reset = "none";
defparam \rand[30]~I .oe_power_up = "low";
defparam \rand[30]~I .oe_register_mode = "none";
defparam \rand[30]~I .oe_sync_reset = "none";
defparam \rand[30]~I .operation_mode = "output";
defparam \rand[30]~I .output_async_reset = "none";
defparam \rand[30]~I .output_power_up = "low";
defparam \rand[30]~I .output_register_mode = "none";
defparam \rand[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[29]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [29]));
// synopsys translate_off
defparam \rand[29]~I .input_async_reset = "none";
defparam \rand[29]~I .input_power_up = "low";
defparam \rand[29]~I .input_register_mode = "none";
defparam \rand[29]~I .input_sync_reset = "none";
defparam \rand[29]~I .oe_async_reset = "none";
defparam \rand[29]~I .oe_power_up = "low";
defparam \rand[29]~I .oe_register_mode = "none";
defparam \rand[29]~I .oe_sync_reset = "none";
defparam \rand[29]~I .operation_mode = "output";
defparam \rand[29]~I .output_async_reset = "none";
defparam \rand[29]~I .output_power_up = "low";
defparam \rand[29]~I .output_register_mode = "none";
defparam \rand[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[28]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [28]));
// synopsys translate_off
defparam \rand[28]~I .input_async_reset = "none";
defparam \rand[28]~I .input_power_up = "low";
defparam \rand[28]~I .input_register_mode = "none";
defparam \rand[28]~I .input_sync_reset = "none";
defparam \rand[28]~I .oe_async_reset = "none";
defparam \rand[28]~I .oe_power_up = "low";
defparam \rand[28]~I .oe_register_mode = "none";
defparam \rand[28]~I .oe_sync_reset = "none";
defparam \rand[28]~I .operation_mode = "output";
defparam \rand[28]~I .output_async_reset = "none";
defparam \rand[28]~I .output_power_up = "low";
defparam \rand[28]~I .output_register_mode = "none";
defparam \rand[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[27]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [27]));
// synopsys translate_off
defparam \rand[27]~I .input_async_reset = "none";
defparam \rand[27]~I .input_power_up = "low";
defparam \rand[27]~I .input_register_mode = "none";
defparam \rand[27]~I .input_sync_reset = "none";
defparam \rand[27]~I .oe_async_reset = "none";
defparam \rand[27]~I .oe_power_up = "low";
defparam \rand[27]~I .oe_register_mode = "none";
defparam \rand[27]~I .oe_sync_reset = "none";
defparam \rand[27]~I .operation_mode = "output";
defparam \rand[27]~I .output_async_reset = "none";
defparam \rand[27]~I .output_power_up = "low";
defparam \rand[27]~I .output_register_mode = "none";
defparam \rand[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[26]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [26]));
// synopsys translate_off
defparam \rand[26]~I .input_async_reset = "none";
defparam \rand[26]~I .input_power_up = "low";
defparam \rand[26]~I .input_register_mode = "none";
defparam \rand[26]~I .input_sync_reset = "none";
defparam \rand[26]~I .oe_async_reset = "none";
defparam \rand[26]~I .oe_power_up = "low";
defparam \rand[26]~I .oe_register_mode = "none";
defparam \rand[26]~I .oe_sync_reset = "none";
defparam \rand[26]~I .operation_mode = "output";
defparam \rand[26]~I .output_async_reset = "none";
defparam \rand[26]~I .output_power_up = "low";
defparam \rand[26]~I .output_register_mode = "none";
defparam \rand[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[25]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [25]));
// synopsys translate_off
defparam \rand[25]~I .input_async_reset = "none";
defparam \rand[25]~I .input_power_up = "low";
defparam \rand[25]~I .input_register_mode = "none";
defparam \rand[25]~I .input_sync_reset = "none";
defparam \rand[25]~I .oe_async_reset = "none";
defparam \rand[25]~I .oe_power_up = "low";
defparam \rand[25]~I .oe_register_mode = "none";
defparam \rand[25]~I .oe_sync_reset = "none";
defparam \rand[25]~I .operation_mode = "output";
defparam \rand[25]~I .output_async_reset = "none";
defparam \rand[25]~I .output_power_up = "low";
defparam \rand[25]~I .output_register_mode = "none";
defparam \rand[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[24]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [24]));
// synopsys translate_off
defparam \rand[24]~I .input_async_reset = "none";
defparam \rand[24]~I .input_power_up = "low";
defparam \rand[24]~I .input_register_mode = "none";
defparam \rand[24]~I .input_sync_reset = "none";
defparam \rand[24]~I .oe_async_reset = "none";
defparam \rand[24]~I .oe_power_up = "low";
defparam \rand[24]~I .oe_register_mode = "none";
defparam \rand[24]~I .oe_sync_reset = "none";
defparam \rand[24]~I .operation_mode = "output";
defparam \rand[24]~I .output_async_reset = "none";
defparam \rand[24]~I .output_power_up = "low";
defparam \rand[24]~I .output_register_mode = "none";
defparam \rand[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[23]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [23]));
// synopsys translate_off
defparam \rand[23]~I .input_async_reset = "none";
defparam \rand[23]~I .input_power_up = "low";
defparam \rand[23]~I .input_register_mode = "none";
defparam \rand[23]~I .input_sync_reset = "none";
defparam \rand[23]~I .oe_async_reset = "none";
defparam \rand[23]~I .oe_power_up = "low";
defparam \rand[23]~I .oe_register_mode = "none";
defparam \rand[23]~I .oe_sync_reset = "none";
defparam \rand[23]~I .operation_mode = "output";
defparam \rand[23]~I .output_async_reset = "none";
defparam \rand[23]~I .output_power_up = "low";
defparam \rand[23]~I .output_register_mode = "none";
defparam \rand[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[22]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [22]));
// synopsys translate_off
defparam \rand[22]~I .input_async_reset = "none";
defparam \rand[22]~I .input_power_up = "low";
defparam \rand[22]~I .input_register_mode = "none";
defparam \rand[22]~I .input_sync_reset = "none";
defparam \rand[22]~I .oe_async_reset = "none";
defparam \rand[22]~I .oe_power_up = "low";
defparam \rand[22]~I .oe_register_mode = "none";
defparam \rand[22]~I .oe_sync_reset = "none";
defparam \rand[22]~I .operation_mode = "output";
defparam \rand[22]~I .output_async_reset = "none";
defparam \rand[22]~I .output_power_up = "low";
defparam \rand[22]~I .output_register_mode = "none";
defparam \rand[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[21]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [21]));
// synopsys translate_off
defparam \rand[21]~I .input_async_reset = "none";
defparam \rand[21]~I .input_power_up = "low";
defparam \rand[21]~I .input_register_mode = "none";
defparam \rand[21]~I .input_sync_reset = "none";
defparam \rand[21]~I .oe_async_reset = "none";
defparam \rand[21]~I .oe_power_up = "low";
defparam \rand[21]~I .oe_register_mode = "none";
defparam \rand[21]~I .oe_sync_reset = "none";
defparam \rand[21]~I .operation_mode = "output";
defparam \rand[21]~I .output_async_reset = "none";
defparam \rand[21]~I .output_power_up = "low";
defparam \rand[21]~I .output_register_mode = "none";
defparam \rand[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[20]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [20]));
// synopsys translate_off
defparam \rand[20]~I .input_async_reset = "none";
defparam \rand[20]~I .input_power_up = "low";
defparam \rand[20]~I .input_register_mode = "none";
defparam \rand[20]~I .input_sync_reset = "none";
defparam \rand[20]~I .oe_async_reset = "none";
defparam \rand[20]~I .oe_power_up = "low";
defparam \rand[20]~I .oe_register_mode = "none";
defparam \rand[20]~I .oe_sync_reset = "none";
defparam \rand[20]~I .operation_mode = "output";
defparam \rand[20]~I .output_async_reset = "none";
defparam \rand[20]~I .output_power_up = "low";
defparam \rand[20]~I .output_register_mode = "none";
defparam \rand[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[19]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [19]));
// synopsys translate_off
defparam \rand[19]~I .input_async_reset = "none";
defparam \rand[19]~I .input_power_up = "low";
defparam \rand[19]~I .input_register_mode = "none";
defparam \rand[19]~I .input_sync_reset = "none";
defparam \rand[19]~I .oe_async_reset = "none";
defparam \rand[19]~I .oe_power_up = "low";
defparam \rand[19]~I .oe_register_mode = "none";
defparam \rand[19]~I .oe_sync_reset = "none";
defparam \rand[19]~I .operation_mode = "output";
defparam \rand[19]~I .output_async_reset = "none";
defparam \rand[19]~I .output_power_up = "low";
defparam \rand[19]~I .output_register_mode = "none";
defparam \rand[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[18]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [18]));
// synopsys translate_off
defparam \rand[18]~I .input_async_reset = "none";
defparam \rand[18]~I .input_power_up = "low";
defparam \rand[18]~I .input_register_mode = "none";
defparam \rand[18]~I .input_sync_reset = "none";
defparam \rand[18]~I .oe_async_reset = "none";
defparam \rand[18]~I .oe_power_up = "low";
defparam \rand[18]~I .oe_register_mode = "none";
defparam \rand[18]~I .oe_sync_reset = "none";
defparam \rand[18]~I .operation_mode = "output";
defparam \rand[18]~I .output_async_reset = "none";
defparam \rand[18]~I .output_power_up = "low";
defparam \rand[18]~I .output_register_mode = "none";
defparam \rand[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[17]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [17]));
// synopsys translate_off
defparam \rand[17]~I .input_async_reset = "none";
defparam \rand[17]~I .input_power_up = "low";
defparam \rand[17]~I .input_register_mode = "none";
defparam \rand[17]~I .input_sync_reset = "none";
defparam \rand[17]~I .oe_async_reset = "none";
defparam \rand[17]~I .oe_power_up = "low";
defparam \rand[17]~I .oe_register_mode = "none";
defparam \rand[17]~I .oe_sync_reset = "none";
defparam \rand[17]~I .operation_mode = "output";
defparam \rand[17]~I .output_async_reset = "none";
defparam \rand[17]~I .output_power_up = "low";
defparam \rand[17]~I .output_register_mode = "none";
defparam \rand[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[16]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [16]));
// synopsys translate_off
defparam \rand[16]~I .input_async_reset = "none";
defparam \rand[16]~I .input_power_up = "low";
defparam \rand[16]~I .input_register_mode = "none";
defparam \rand[16]~I .input_sync_reset = "none";
defparam \rand[16]~I .oe_async_reset = "none";
defparam \rand[16]~I .oe_power_up = "low";
defparam \rand[16]~I .oe_register_mode = "none";
defparam \rand[16]~I .oe_sync_reset = "none";
defparam \rand[16]~I .operation_mode = "output";
defparam \rand[16]~I .output_async_reset = "none";
defparam \rand[16]~I .output_power_up = "low";
defparam \rand[16]~I .output_register_mode = "none";
defparam \rand[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[15]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [15]));
// synopsys translate_off
defparam \rand[15]~I .input_async_reset = "none";
defparam \rand[15]~I .input_power_up = "low";
defparam \rand[15]~I .input_register_mode = "none";
defparam \rand[15]~I .input_sync_reset = "none";
defparam \rand[15]~I .oe_async_reset = "none";
defparam \rand[15]~I .oe_power_up = "low";
defparam \rand[15]~I .oe_register_mode = "none";
defparam \rand[15]~I .oe_sync_reset = "none";
defparam \rand[15]~I .operation_mode = "output";
defparam \rand[15]~I .output_async_reset = "none";
defparam \rand[15]~I .output_power_up = "low";
defparam \rand[15]~I .output_register_mode = "none";
defparam \rand[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[14]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [14]));
// synopsys translate_off
defparam \rand[14]~I .input_async_reset = "none";
defparam \rand[14]~I .input_power_up = "low";
defparam \rand[14]~I .input_register_mode = "none";
defparam \rand[14]~I .input_sync_reset = "none";
defparam \rand[14]~I .oe_async_reset = "none";
defparam \rand[14]~I .oe_power_up = "low";
defparam \rand[14]~I .oe_register_mode = "none";
defparam \rand[14]~I .oe_sync_reset = "none";
defparam \rand[14]~I .operation_mode = "output";
defparam \rand[14]~I .output_async_reset = "none";
defparam \rand[14]~I .output_power_up = "low";
defparam \rand[14]~I .output_register_mode = "none";
defparam \rand[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[13]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [13]));
// synopsys translate_off
defparam \rand[13]~I .input_async_reset = "none";
defparam \rand[13]~I .input_power_up = "low";
defparam \rand[13]~I .input_register_mode = "none";
defparam \rand[13]~I .input_sync_reset = "none";
defparam \rand[13]~I .oe_async_reset = "none";
defparam \rand[13]~I .oe_power_up = "low";
defparam \rand[13]~I .oe_register_mode = "none";
defparam \rand[13]~I .oe_sync_reset = "none";
defparam \rand[13]~I .operation_mode = "output";
defparam \rand[13]~I .output_async_reset = "none";
defparam \rand[13]~I .output_power_up = "low";
defparam \rand[13]~I .output_register_mode = "none";
defparam \rand[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[12]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [12]));
// synopsys translate_off
defparam \rand[12]~I .input_async_reset = "none";
defparam \rand[12]~I .input_power_up = "low";
defparam \rand[12]~I .input_register_mode = "none";
defparam \rand[12]~I .input_sync_reset = "none";
defparam \rand[12]~I .oe_async_reset = "none";
defparam \rand[12]~I .oe_power_up = "low";
defparam \rand[12]~I .oe_register_mode = "none";
defparam \rand[12]~I .oe_sync_reset = "none";
defparam \rand[12]~I .operation_mode = "output";
defparam \rand[12]~I .output_async_reset = "none";
defparam \rand[12]~I .output_power_up = "low";
defparam \rand[12]~I .output_register_mode = "none";
defparam \rand[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[11]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [11]));
// synopsys translate_off
defparam \rand[11]~I .input_async_reset = "none";
defparam \rand[11]~I .input_power_up = "low";
defparam \rand[11]~I .input_register_mode = "none";
defparam \rand[11]~I .input_sync_reset = "none";
defparam \rand[11]~I .oe_async_reset = "none";
defparam \rand[11]~I .oe_power_up = "low";
defparam \rand[11]~I .oe_register_mode = "none";
defparam \rand[11]~I .oe_sync_reset = "none";
defparam \rand[11]~I .operation_mode = "output";
defparam \rand[11]~I .output_async_reset = "none";
defparam \rand[11]~I .output_power_up = "low";
defparam \rand[11]~I .output_register_mode = "none";
defparam \rand[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[10]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [10]));
// synopsys translate_off
defparam \rand[10]~I .input_async_reset = "none";
defparam \rand[10]~I .input_power_up = "low";
defparam \rand[10]~I .input_register_mode = "none";
defparam \rand[10]~I .input_sync_reset = "none";
defparam \rand[10]~I .oe_async_reset = "none";
defparam \rand[10]~I .oe_power_up = "low";
defparam \rand[10]~I .oe_register_mode = "none";
defparam \rand[10]~I .oe_sync_reset = "none";
defparam \rand[10]~I .operation_mode = "output";
defparam \rand[10]~I .output_async_reset = "none";
defparam \rand[10]~I .output_power_up = "low";
defparam \rand[10]~I .output_register_mode = "none";
defparam \rand[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[9]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [9]));
// synopsys translate_off
defparam \rand[9]~I .input_async_reset = "none";
defparam \rand[9]~I .input_power_up = "low";
defparam \rand[9]~I .input_register_mode = "none";
defparam \rand[9]~I .input_sync_reset = "none";
defparam \rand[9]~I .oe_async_reset = "none";
defparam \rand[9]~I .oe_power_up = "low";
defparam \rand[9]~I .oe_register_mode = "none";
defparam \rand[9]~I .oe_sync_reset = "none";
defparam \rand[9]~I .operation_mode = "output";
defparam \rand[9]~I .output_async_reset = "none";
defparam \rand[9]~I .output_power_up = "low";
defparam \rand[9]~I .output_register_mode = "none";
defparam \rand[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[8]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [8]));
// synopsys translate_off
defparam \rand[8]~I .input_async_reset = "none";
defparam \rand[8]~I .input_power_up = "low";
defparam \rand[8]~I .input_register_mode = "none";
defparam \rand[8]~I .input_sync_reset = "none";
defparam \rand[8]~I .oe_async_reset = "none";
defparam \rand[8]~I .oe_power_up = "low";
defparam \rand[8]~I .oe_register_mode = "none";
defparam \rand[8]~I .oe_sync_reset = "none";
defparam \rand[8]~I .operation_mode = "output";
defparam \rand[8]~I .output_async_reset = "none";
defparam \rand[8]~I .output_power_up = "low";
defparam \rand[8]~I .output_register_mode = "none";
defparam \rand[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[7]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [7]));
// synopsys translate_off
defparam \rand[7]~I .input_async_reset = "none";
defparam \rand[7]~I .input_power_up = "low";
defparam \rand[7]~I .input_register_mode = "none";
defparam \rand[7]~I .input_sync_reset = "none";
defparam \rand[7]~I .oe_async_reset = "none";
defparam \rand[7]~I .oe_power_up = "low";
defparam \rand[7]~I .oe_register_mode = "none";
defparam \rand[7]~I .oe_sync_reset = "none";
defparam \rand[7]~I .operation_mode = "output";
defparam \rand[7]~I .output_async_reset = "none";
defparam \rand[7]~I .output_power_up = "low";
defparam \rand[7]~I .output_register_mode = "none";
defparam \rand[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[6]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [6]));
// synopsys translate_off
defparam \rand[6]~I .input_async_reset = "none";
defparam \rand[6]~I .input_power_up = "low";
defparam \rand[6]~I .input_register_mode = "none";
defparam \rand[6]~I .input_sync_reset = "none";
defparam \rand[6]~I .oe_async_reset = "none";
defparam \rand[6]~I .oe_power_up = "low";
defparam \rand[6]~I .oe_register_mode = "none";
defparam \rand[6]~I .oe_sync_reset = "none";
defparam \rand[6]~I .operation_mode = "output";
defparam \rand[6]~I .output_async_reset = "none";
defparam \rand[6]~I .output_power_up = "low";
defparam \rand[6]~I .output_register_mode = "none";
defparam \rand[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[5]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [5]));
// synopsys translate_off
defparam \rand[5]~I .input_async_reset = "none";
defparam \rand[5]~I .input_power_up = "low";
defparam \rand[5]~I .input_register_mode = "none";
defparam \rand[5]~I .input_sync_reset = "none";
defparam \rand[5]~I .oe_async_reset = "none";
defparam \rand[5]~I .oe_power_up = "low";
defparam \rand[5]~I .oe_register_mode = "none";
defparam \rand[5]~I .oe_sync_reset = "none";
defparam \rand[5]~I .operation_mode = "output";
defparam \rand[5]~I .output_async_reset = "none";
defparam \rand[5]~I .output_power_up = "low";
defparam \rand[5]~I .output_register_mode = "none";
defparam \rand[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[4]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [4]));
// synopsys translate_off
defparam \rand[4]~I .input_async_reset = "none";
defparam \rand[4]~I .input_power_up = "low";
defparam \rand[4]~I .input_register_mode = "none";
defparam \rand[4]~I .input_sync_reset = "none";
defparam \rand[4]~I .oe_async_reset = "none";
defparam \rand[4]~I .oe_power_up = "low";
defparam \rand[4]~I .oe_register_mode = "none";
defparam \rand[4]~I .oe_sync_reset = "none";
defparam \rand[4]~I .operation_mode = "output";
defparam \rand[4]~I .output_async_reset = "none";
defparam \rand[4]~I .output_power_up = "low";
defparam \rand[4]~I .output_register_mode = "none";
defparam \rand[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[3]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [3]));
// synopsys translate_off
defparam \rand[3]~I .input_async_reset = "none";
defparam \rand[3]~I .input_power_up = "low";
defparam \rand[3]~I .input_register_mode = "none";
defparam \rand[3]~I .input_sync_reset = "none";
defparam \rand[3]~I .oe_async_reset = "none";
defparam \rand[3]~I .oe_power_up = "low";
defparam \rand[3]~I .oe_register_mode = "none";
defparam \rand[3]~I .oe_sync_reset = "none";
defparam \rand[3]~I .operation_mode = "output";
defparam \rand[3]~I .output_async_reset = "none";
defparam \rand[3]~I .output_power_up = "low";
defparam \rand[3]~I .output_register_mode = "none";
defparam \rand[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[2]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [2]));
// synopsys translate_off
defparam \rand[2]~I .input_async_reset = "none";
defparam \rand[2]~I .input_power_up = "low";
defparam \rand[2]~I .input_register_mode = "none";
defparam \rand[2]~I .input_sync_reset = "none";
defparam \rand[2]~I .oe_async_reset = "none";
defparam \rand[2]~I .oe_power_up = "low";
defparam \rand[2]~I .oe_register_mode = "none";
defparam \rand[2]~I .oe_sync_reset = "none";
defparam \rand[2]~I .operation_mode = "output";
defparam \rand[2]~I .output_async_reset = "none";
defparam \rand[2]~I .output_power_up = "low";
defparam \rand[2]~I .output_register_mode = "none";
defparam \rand[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[1]~I (
	.datain(\inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [1]));
// synopsys translate_off
defparam \rand[1]~I .input_async_reset = "none";
defparam \rand[1]~I .input_power_up = "low";
defparam \rand[1]~I .input_register_mode = "none";
defparam \rand[1]~I .input_sync_reset = "none";
defparam \rand[1]~I .oe_async_reset = "none";
defparam \rand[1]~I .oe_power_up = "low";
defparam \rand[1]~I .oe_register_mode = "none";
defparam \rand[1]~I .oe_sync_reset = "none";
defparam \rand[1]~I .operation_mode = "output";
defparam \rand[1]~I .output_async_reset = "none";
defparam \rand[1]~I .output_power_up = "low";
defparam \rand[1]~I .output_register_mode = "none";
defparam \rand[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[0]~I (
	.datain(\seed~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [0]));
// synopsys translate_off
defparam \rand[0]~I .input_async_reset = "none";
defparam \rand[0]~I .input_power_up = "low";
defparam \rand[0]~I .input_register_mode = "none";
defparam \rand[0]~I .input_sync_reset = "none";
defparam \rand[0]~I .oe_async_reset = "none";
defparam \rand[0]~I .oe_power_up = "low";
defparam \rand[0]~I .oe_register_mode = "none";
defparam \rand[0]~I .oe_sync_reset = "none";
defparam \rand[0]~I .operation_mode = "output";
defparam \rand[0]~I .output_async_reset = "none";
defparam \rand[0]~I .output_power_up = "low";
defparam \rand[0]~I .output_register_mode = "none";
defparam \rand[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[31]));
// synopsys translate_off
defparam \seed[31]~I .input_async_reset = "none";
defparam \seed[31]~I .input_power_up = "low";
defparam \seed[31]~I .input_register_mode = "none";
defparam \seed[31]~I .input_sync_reset = "none";
defparam \seed[31]~I .oe_async_reset = "none";
defparam \seed[31]~I .oe_power_up = "low";
defparam \seed[31]~I .oe_register_mode = "none";
defparam \seed[31]~I .oe_sync_reset = "none";
defparam \seed[31]~I .operation_mode = "input";
defparam \seed[31]~I .output_async_reset = "none";
defparam \seed[31]~I .output_power_up = "low";
defparam \seed[31]~I .output_register_mode = "none";
defparam \seed[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[6]~I (
	.datain(\inst1|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[6]));
// synopsys translate_off
defparam \segments_out[6]~I .input_async_reset = "none";
defparam \segments_out[6]~I .input_power_up = "low";
defparam \segments_out[6]~I .input_register_mode = "none";
defparam \segments_out[6]~I .input_sync_reset = "none";
defparam \segments_out[6]~I .oe_async_reset = "none";
defparam \segments_out[6]~I .oe_power_up = "low";
defparam \segments_out[6]~I .oe_register_mode = "none";
defparam \segments_out[6]~I .oe_sync_reset = "none";
defparam \segments_out[6]~I .operation_mode = "output";
defparam \segments_out[6]~I .output_async_reset = "none";
defparam \segments_out[6]~I .output_power_up = "low";
defparam \segments_out[6]~I .output_register_mode = "none";
defparam \segments_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[5]~I (
	.datain(\inst1|Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[5]));
// synopsys translate_off
defparam \segments_out[5]~I .input_async_reset = "none";
defparam \segments_out[5]~I .input_power_up = "low";
defparam \segments_out[5]~I .input_register_mode = "none";
defparam \segments_out[5]~I .input_sync_reset = "none";
defparam \segments_out[5]~I .oe_async_reset = "none";
defparam \segments_out[5]~I .oe_power_up = "low";
defparam \segments_out[5]~I .oe_register_mode = "none";
defparam \segments_out[5]~I .oe_sync_reset = "none";
defparam \segments_out[5]~I .operation_mode = "output";
defparam \segments_out[5]~I .output_async_reset = "none";
defparam \segments_out[5]~I .output_power_up = "low";
defparam \segments_out[5]~I .output_register_mode = "none";
defparam \segments_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[4]~I (
	.datain(\inst1|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[4]));
// synopsys translate_off
defparam \segments_out[4]~I .input_async_reset = "none";
defparam \segments_out[4]~I .input_power_up = "low";
defparam \segments_out[4]~I .input_register_mode = "none";
defparam \segments_out[4]~I .input_sync_reset = "none";
defparam \segments_out[4]~I .oe_async_reset = "none";
defparam \segments_out[4]~I .oe_power_up = "low";
defparam \segments_out[4]~I .oe_register_mode = "none";
defparam \segments_out[4]~I .oe_sync_reset = "none";
defparam \segments_out[4]~I .operation_mode = "output";
defparam \segments_out[4]~I .output_async_reset = "none";
defparam \segments_out[4]~I .output_power_up = "low";
defparam \segments_out[4]~I .output_register_mode = "none";
defparam \segments_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[3]~I (
	.datain(\inst1|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[3]));
// synopsys translate_off
defparam \segments_out[3]~I .input_async_reset = "none";
defparam \segments_out[3]~I .input_power_up = "low";
defparam \segments_out[3]~I .input_register_mode = "none";
defparam \segments_out[3]~I .input_sync_reset = "none";
defparam \segments_out[3]~I .oe_async_reset = "none";
defparam \segments_out[3]~I .oe_power_up = "low";
defparam \segments_out[3]~I .oe_register_mode = "none";
defparam \segments_out[3]~I .oe_sync_reset = "none";
defparam \segments_out[3]~I .operation_mode = "output";
defparam \segments_out[3]~I .output_async_reset = "none";
defparam \segments_out[3]~I .output_power_up = "low";
defparam \segments_out[3]~I .output_register_mode = "none";
defparam \segments_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[2]~I (
	.datain(\inst1|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[2]));
// synopsys translate_off
defparam \segments_out[2]~I .input_async_reset = "none";
defparam \segments_out[2]~I .input_power_up = "low";
defparam \segments_out[2]~I .input_register_mode = "none";
defparam \segments_out[2]~I .input_sync_reset = "none";
defparam \segments_out[2]~I .oe_async_reset = "none";
defparam \segments_out[2]~I .oe_power_up = "low";
defparam \segments_out[2]~I .oe_register_mode = "none";
defparam \segments_out[2]~I .oe_sync_reset = "none";
defparam \segments_out[2]~I .operation_mode = "output";
defparam \segments_out[2]~I .output_async_reset = "none";
defparam \segments_out[2]~I .output_power_up = "low";
defparam \segments_out[2]~I .output_register_mode = "none";
defparam \segments_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[1]~I (
	.datain(\inst1|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[1]));
// synopsys translate_off
defparam \segments_out[1]~I .input_async_reset = "none";
defparam \segments_out[1]~I .input_power_up = "low";
defparam \segments_out[1]~I .input_register_mode = "none";
defparam \segments_out[1]~I .input_sync_reset = "none";
defparam \segments_out[1]~I .oe_async_reset = "none";
defparam \segments_out[1]~I .oe_power_up = "low";
defparam \segments_out[1]~I .oe_register_mode = "none";
defparam \segments_out[1]~I .oe_sync_reset = "none";
defparam \segments_out[1]~I .operation_mode = "output";
defparam \segments_out[1]~I .output_async_reset = "none";
defparam \segments_out[1]~I .output_power_up = "low";
defparam \segments_out[1]~I .output_register_mode = "none";
defparam \segments_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segments_out[0]~I (
	.datain(\inst1|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segments_out[0]));
// synopsys translate_off
defparam \segments_out[0]~I .input_async_reset = "none";
defparam \segments_out[0]~I .input_power_up = "low";
defparam \segments_out[0]~I .input_register_mode = "none";
defparam \segments_out[0]~I .input_sync_reset = "none";
defparam \segments_out[0]~I .oe_async_reset = "none";
defparam \segments_out[0]~I .oe_power_up = "low";
defparam \segments_out[0]~I .oe_register_mode = "none";
defparam \segments_out[0]~I .oe_sync_reset = "none";
defparam \segments_out[0]~I .operation_mode = "output";
defparam \segments_out[0]~I .output_async_reset = "none";
defparam \segments_out[0]~I .output_power_up = "low";
defparam \segments_out[0]~I .output_register_mode = "none";
defparam \segments_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
