// Seed: 2163763196
module module_0 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3
);
  assign id_3 = id_1;
  wire id_5;
  reg id_6, id_7, id_8, id_9;
  assign id_8 = 1'b0;
  assign module_1.id_6 = 0;
  localparam id_10 = "";
  bit id_11 = id_8;
  assign id_10 = (-1 * -1'h0);
  reg id_12;
  id_13 :
  assert property (@(posedge id_13) id_10) id_12 <= -1;
  assign id_12 = ~id_11;
  assign id_6  = 1;
  always id_10 <= 1'd0;
  assign id_7 = id_10;
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wor id_15,
    input supply0 id_16,
    input wire id_17,
    output tri0 id_18,
    input tri1 id_19,
    inout tri0 id_20,
    output wor id_21,
    output supply0 id_22,
    input wire id_23,
    input wor id_24,
    output supply0 id_25,
    output supply1 id_26,
    input tri id_27,
    id_32,
    input supply1 id_28,
    output wor id_29,
    input tri id_30
);
  module_0 modCall_1 (
      id_14,
      id_23,
      id_27,
      id_6
  );
  localparam id_33 = -1;
  assign id_20 = -1;
endmodule
