
istflow -prj "C:/work/upwork/projects/USB_DEMO_XO2_BoB/debug/usb_1p1_debug.rvl" -design "usb_1p1_demo_usb_1p1_demo.rvp" 
all messages logged in file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_error.log

Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd(27): " arg1="components" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd" arg3="27"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="C:/lscc/diamond/3.10_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(59): " arg1="usb_tx_phy" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg3="59"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(74): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg3="74"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(60): " arg1="usb_rx_phy" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg3="60"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(77): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg3="77"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(48): " arg1="usb_phy" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg3="48"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(70): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg3="70"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(99): " arg1="usb_control" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg3="99"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(208): " arg1="usb_control_arch" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg3="208"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(24): " arg1="usb_init" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg3="24"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(70): " arg1="usb_init_arch" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg3="70"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(56): " arg1="usb_packet" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg3="56"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(113): " arg1="usb_packet_arch" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg3="113"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd(8): " arg1="usb_pkg" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd" arg3="8"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(67): " arg1="usb_serial" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg3="67"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(169): " arg1="usb_serial_arch" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg3="169"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(90): " arg1="usb_transact" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg3="90"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(182): " arg1="usb_transact_arch" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg3="182"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(39): " arg1="usb_fs_port" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg3="39"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(68): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg3="68"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(14): " arg1="pll_60mhz" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(24): " arg1="structure" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg3="24"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(30): " arg1="spi_master" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg3="30"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(52): " arg1="logic" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg3="52"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(43): " arg1="usb_2_spi" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg3="43"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(84): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg3="84"  />
Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(30): " arg1="usb_2_spi_top_lat_bb" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg3="30"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(53): " arg1="rtl" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg3="53"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(30): " arg1="usb_2_spi_top_lat_bb" arg2="RTL" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg4="30"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(14): " arg1="pll_60MHz_uniq_0" arg2="Structure" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(43): " arg1="usb_2_spi_uniq_0" arg2="rtl" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg4="43"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(39): " arg1="usb_fs_port_uniq_0" arg2="rtl" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg4="39"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(48): " arg1="usb_phy_uniq_0" arg2="RTL" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg4="48"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(59): " arg1="usb_tx_phy_uniq_0" arg2="RTL" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg4="59"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(60): " arg1="usb_rx_phy_uniq_0" arg2="RTL" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg4="60"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(67): " arg1="usb_serial_uniq_0" arg2="usb_serial_arch" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg4="67"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(24): " arg1="usb_init_uniq_0" arg2="usb_init_arch" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg4="24"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(56): " arg1="usb_packet_uniq_0" arg2="usb_packet_arch" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg4="56"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(90): " arg1="usb_transact_uniq_0" arg2="usb_transact_arch" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg4="90"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(99): " arg1="usb_control_uniq_0" arg2="usb_control_arch" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg4="99"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(30): " arg1="spi_master_uniq_0" arg2="logic" arg3="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg4="30"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.10_x64/tcltk/bin/tclsh" "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_1p1_debug_generate.tcl".
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(84,14-84,17) (VHDL-1201) re-analyze unit rtl since unit spi_master_uniq_0 is overwritten or removed" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg2="84"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(169,14-169,29) (VHDL-1201) re-analyze unit usb_serial_arch since unit usb_control_uniq_0 is overwritten or removed" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg2="169"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(68,14-68,17) (VHDL-1201) re-analyze unit rtl since unit usb_serial_uniq_0 is overwritten or removed" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg2="68"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(70,14-70,17) (VHDL-1201) re-analyze unit rtl since unit usb_rx_phy_uniq_0 is overwritten or removed" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg2="70"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(53,14-53,17) (VHDL-1201) re-analyze unit rtl since unit usb_2_spi_uniq_0 is overwritten or removed" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg2="53"  />
all messages logged in file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug/usb_2upper_la0_sim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug/usb_2upper_la0_sim.vhd(13,8-13,22) (VHDL-1012) analyzing entity usb_2upper_la0" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug/usb_2upper_la0_sim.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug/usb_2upper_la0_sim.vhd(32,14-32,30) (VHDL-1010) analyzing architecture usb_2upper_la0_u" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug/usb_2upper_la0_sim.vhd" arg2="32"  />
all messages logged in file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd" arg2="114"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="72"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="182"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real" arg1="./.__tmp_vxr_0_" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real" arg1="./.__tmp_vxr_0_" arg2="685"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="88"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="206"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg2="39"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="96"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="94"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd(27,9-27,19) (VHDL-1014) analyzing package components" arg1="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/orca4.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/orca4.vhd(35,9-35,17) (VHDL-1014) analyzing package orcacomp" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/orca4.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd" arg2="50"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(6,8-6,22) (VHDL-1012) analyzing entity reveal_coretop" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(22,14-22,17) (VHDL-1010) analyzing architecture one" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="22"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(59,8-59,18) (VHDL-1012) analyzing entity usb_tx_phy" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg2="59"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(74,14-74,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg2="74"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(60,8-60,18) (VHDL-1012) analyzing entity usb_rx_phy" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg2="60"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(77,14-77,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg2="77"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(48,8-48,15) (VHDL-1012) analyzing entity usb_phy" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg2="48"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(70,14-70,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg2="70"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(99,8-99,19) (VHDL-1012) analyzing entity usb_control" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg2="99"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(208,14-208,30) (VHDL-1010) analyzing architecture usb_control_arch" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg2="208"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(24,8-24,16) (VHDL-1012) analyzing entity usb_init" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg2="24"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(70,14-70,27) (VHDL-1010) analyzing architecture usb_init_arch" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg2="70"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(56,8-56,18) (VHDL-1012) analyzing entity usb_packet" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(113,14-113,29) (VHDL-1010) analyzing architecture usb_packet_arch" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg2="113"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd(8,9-8,16) (VHDL-1014) analyzing package usb_pkg" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd" arg2="8"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(67,8-67,18) (VHDL-1012) analyzing entity usb_serial" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg2="67"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(169,14-169,29) (VHDL-1010) analyzing architecture usb_serial_arch" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg2="169"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(90,8-90,20) (VHDL-1012) analyzing entity usb_transact" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg2="90"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(182,14-182,31) (VHDL-1010) analyzing architecture usb_transact_arch" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg2="182"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(39,8-39,19) (VHDL-1012) analyzing entity usb_fs_port" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg2="39"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(68,14-68,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg2="68"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(14,8-14,17) (VHDL-1012) analyzing entity pll_60mhz" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(24,14-24,23) (VHDL-1010) analyzing architecture structure" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg2="24"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(30,8-30,18) (VHDL-1012) analyzing entity spi_master" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(52,14-52,19) (VHDL-1010) analyzing architecture logic" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg2="52"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(43,8-43,17) (VHDL-1012) analyzing entity usb_2_spi" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg2="43"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(84,14-84,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg2="84"  />
(VHDL-1481) Analyzing VHDL file C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(30,8-30,28) (VHDL-1012) analyzing entity usb_2_spi_top_lat_bb" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(53,14-53,17) (VHDL-1010) analyzing architecture rtl" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg2="53"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd(30,8-30,28) (VHDL-1067) elaborating usb_2_spi_top_lat_bb(RTL)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd(14,8-14,17) (VHDL-1067) elaborating pll_60MHz_uniq_0(Structure)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd(43,8-43,17) (VHDL-1067) elaborating usb_2_spi_uniq_0(rtl)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd" arg2="43"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd(39,8-39,19) (VHDL-1067) elaborating usb_fs_port_uniq_0(rtl)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd" arg2="39"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd(48,8-48,15) (VHDL-1067) elaborating usb_phy_uniq_0(RTL)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd" arg2="48"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd(59,8-59,18) (VHDL-1067) elaborating usb_tx_phy_uniq_0(RTL)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd" arg2="59"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd(60,8-60,18) (VHDL-1067) elaborating usb_rx_phy_uniq_0(RTL)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd" arg2="60"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd(67,8-67,18) (VHDL-1067) elaborating usb_serial_uniq_0(usb_serial_arch)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd" arg2="67"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd(24,8-24,16) (VHDL-1067) elaborating usb_init_uniq_0(usb_init_arch)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd" arg2="24"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd(56,8-56,18) (VHDL-1067) elaborating usb_packet_uniq_0(usb_packet_arch)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd(90,8-90,20) (VHDL-1067) elaborating usb_transact_uniq_0(usb_transact_arch)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd" arg2="90"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd(99,8-99,19) (VHDL-1067) elaborating usb_control_uniq_0(usb_control_arch)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd" arg2="99"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd(30,8-30,18) (VHDL-1067) elaborating spi_master_uniq_0(logic)" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin clk has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(8,9-8,12) (VHDL-1259) clk is declared here" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin reset_n has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(9,9-9,16) (VHDL-1259) reset_n is declared here" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(10,9-10,20) (VHDL-1259) trigger_din is declared here" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="10"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_en has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(11,9-11,19) (VHDL-1259) trigger_en is declared here" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trace_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd(13,3-13,12) (VHDL-1259) trace_din is declared here" arg1="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_reveal_coretop.vhd" arg2="13"  />
(VHDL-1490) Pretty printing all units in library work to file C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_rvl_top.vhd
Lpf file 'C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf' is updated.

synpwrap -msg -prj "usb_1p1_demo_usb_1p1_demo_synplify.tcl" -log "usb_1p1_demo_usb_1p1_demo.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of usb_1p1_demo_usb_1p1_demo.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ZAAL-NB-WIN7

# Fri Mar  9 09:49:54 2018

#Implementation: usb_1p1_demo

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3058:7:3058:26|Top entity is set to usb_2_spi_top_lat_bb.
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3159:22:3159:53|Instantiated entity pll_60mhz_uniq_0 has no architecture structure as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3160:28:3160:53|Instantiated entity usb_2_spi_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3448:28:3448:55|Instantiated entity usb_fs_port_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3452:26:3452:54|Instantiated entity spi_master_uniq_0 has no architecture logic as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3613:23:3613:46|Instantiated entity usb_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3615:26:3615:64|Instantiated entity usb_serial_uniq_0 has no architecture usb_serial_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3677:22:3677:48|Instantiated entity usb_tx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3678:22:3678:48|Instantiated entity usb_rx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4626:27:4626:61|Instantiated entity usb_init_uniq_0 has no architecture usb_init_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4628:29:4628:67|Instantiated entity usb_packet_uniq_0 has no architecture usb_packet_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4630:31:4630:73|Instantiated entity usb_transact_uniq_0 has no architecture usb_transact_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4633:30:4633:70|Instantiated entity usb_control_uniq_0 has no architecture usb_control_arch as yet, deferring binding ...
VHDL syntax check successful!
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)


Process completed successfully.
# Fri Mar  9 09:49:54 2018

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)










@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v" (library work)
@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)


Process completed successfully.
# Fri Mar  9 09:49:54 2018

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3058:7:3058:26|Top entity is set to usb_2_spi_top_lat_bb.
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3159:22:3159:53|Instantiated entity pll_60mhz_uniq_0 has no architecture structure as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3160:28:3160:53|Instantiated entity usb_2_spi_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3448:28:3448:55|Instantiated entity usb_fs_port_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3452:26:3452:54|Instantiated entity spi_master_uniq_0 has no architecture logic as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3613:23:3613:46|Instantiated entity usb_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3615:26:3615:64|Instantiated entity usb_serial_uniq_0 has no architecture usb_serial_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3677:22:3677:48|Instantiated entity usb_tx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3678:22:3678:48|Instantiated entity usb_rx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4626:27:4626:61|Instantiated entity usb_init_uniq_0 has no architecture usb_init_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4628:29:4628:67|Instantiated entity usb_packet_uniq_0 has no architecture usb_packet_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4630:31:4630:73|Instantiated entity usb_transact_uniq_0 has no architecture usb_transact_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4633:30:4633:70|Instantiated entity usb_control_uniq_0 has no architecture usb_control_arch as yet, deferring binding ...
VHDL syntax check successful!
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3050:7:3050:26|Synthesizing work.usb_2_spi_top_lat_bb.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3075:7:3075:22|Synthesizing work.usb_2_spi_uniq_0.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3339:7:3339:23|Synthesizing work.spi_master_uniq_0.logic.
@N: CD233 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5913:17:5913:18|Using sequential encoding for type machine.
Post processing for work.spi_master_uniq_0.logic
@W: CL271 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal rx_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal clk_toggles[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal tx_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal continue. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal sclk_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal last_bit_rx[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal count[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal slave[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal clk_ratio[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal assert_data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3307:7:3307:24|Synthesizing work.usb_fs_port_uniq_0.rtl.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3566:11:3566:24|Signal phy_termselect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3569:11:3569:24|Signal phy_xcvrselect is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3514:7:3514:23|Synthesizing work.usb_serial_uniq_0.usb_serial_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4597:17:4597:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000".
@W: CD434 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4668:39:4668:52|Signal usbi_highspeed in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4442:7:4442:24|Synthesizing work.usb_control_uniq_0.usb_control_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5654:17:5654:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000000".
Post processing for work.usb_control_uniq_0.usb_control_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5795:40:5795:40|Pruning unused register i(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5806:40:5806:40|Pruning unused register i_L0(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5817:40:5817:40|Pruning unused register i_L1(31 downto 30). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(1) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(2) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(3) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(4) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(5) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(6) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(7) is always 0.
@W: CL279 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Pruning register bits 7 to 1 of s_sendbyte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4407:7:4407:25|Synthesizing work.usb_transact_uniq_0.usb_transact_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5366:17:5366:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000000000".
Post processing for work.usb_transact_uniq_0.usb_transact_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5398:17:5398:21|Pruning unused register temp1(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5399:17:5399:21|Pruning unused register temp2(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4384:7:4384:23|Synthesizing work.usb_packet_uniq_0.usb_packet_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5151:17:5151:18|Using onehot encoding for type t_state. For example, enumeration st_none is mapped to "1000000000".
Post processing for work.usb_packet_uniq_0.usb_packet_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5305:36:5305:36|Pruning unused register i(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5318:32:5318:32|Pruning unused register i_L0(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5190:17:5190:25|Pruning unused register v_dataout(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5191:17:5191:25|Pruning unused register v_txvalid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5192:17:5192:25|Pruning unused register v_crc_upd. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5193:17:5193:26|Pruning unused register v_crc_data(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5194:17:5194:26|Pruning unused register v_crc5_new(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5195:17:5195:27|Pruning unused register v_crc16_new(15 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4365:7:4365:21|Synthesizing work.usb_init_uniq_0.usb_init_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4954:17:4954:18|Using onehot encoding for type t_state. For example, enumeration st_init is mapped to "100000000".
Post processing for work.usb_init_uniq_0.usb_init_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4977:17:4977:27|Pruning unused register v_clrtimer1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4978:17:4978:27|Pruning unused register v_clrtimer2. Make sure that there are no unused intermediate registers.
Post processing for work.usb_serial_uniq_0.usb_serial_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4746:17:4746:28|Pruning unused register v_max_txsize(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4747:17:4747:31|Pruning unused register v_rxbuf_len_lim(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4748:17:4748:32|Pruning unused register v_rxbuf_tmp_head(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4749:17:4749:31|Pruning unused register v_rxbuf_pktroom. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused bits 9 to 7 of descrom_raddr_3(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4545:11:4545:15|Found RAM txbuf, depth=256, width=8
@N: CL134 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4543:11:4543:15|Found RAM rxbuf, depth=256, width=8
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused register descrom_raddr_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused register descrom_raddr_3(9 downto 0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4611:11:4611:16|Register bit s_nyet is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4610:11:4610:20|Register bit s_halt_out(2) is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4610:11:4610:20|Pruning register bit 2 of s_halt_out(1 to 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3487:7:3487:20|Synthesizing work.usb_phy_uniq_0.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3651:7:3651:23|Synthesizing work.usb_rx_phy_uniq_0.rtl.
@N: CD604 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4216:16:4216:29|OTHERS clause is not synthesized.
Post processing for work.usb_rx_phy_uniq_0.rtl
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3633:7:3633:23|Synthesizing work.usb_tx_phy_uniq_0.rtl.
@N: CD364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3886:20:3886:28|Removing redundant assignment.
Post processing for work.usb_tx_phy_uniq_0.rtl
Post processing for work.usb_phy_uniq_0.rtl
Post processing for work.usb_fs_port_uniq_0.rtl
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3621:8:3621:9|Register bit assert_sig0 is always 1.
Post processing for work.usb_2_spi_uniq_0.rtl
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3063:7:3063:22|Synthesizing work.pll_60mhz_uniq_0.structure.
Post processing for work.pll_60mhz_uniq_0.structure
Post processing for work.usb_2_spi_top_lat_bb.rtl
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3955:8:3955:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4140:8:4140:9|Trying to extract state machine for register fs_state.
Extracted state machine for register fs_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 4 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|Initial value is not supported on state machine s_state
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4966:11:4966:18|Register bit s_chirpk is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4965:11:4965:22|Register bit s_termselect is always 1.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4964:11:4964:22|Optimizing register bit s_xcvrselect to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4959:11:4959:21|Optimizing register bit s_highspeed to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4959:11:4959:21|Pruning unused register s_highspeed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Pruning unused register s_chirpcnt(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4964:11:4964:22|Pruning unused register s_xcvrselect. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Initial value is not supported on state machine s_state
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5375:11:5375:19|Register bit s_sendpid(1) is always 1.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5372:11:5372:16|Register bit s_ping is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5375:11:5375:19|Pruning register bit 1 of s_sendpid(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5367:11:5367:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5367:11:5367:17|Initial value is not supported on state machine s_state
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4422:8:4422:13|Input T_NYET is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4430:8:4430:18|Input I_HIGHSPEED is unused.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5655:11:5655:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5655:11:5655:17|Initial value is not supported on state machine s_state
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4464:8:4464:12|Input T_OUT is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4466:8:4466:13|Input T_PING is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4473:8:4473:14|Input T_OSYNC is unused.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Register bit descrom_raddr(9) is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning register bit 9 of descrom_raddr(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4598:11:4598:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4598:11:4598:17|Initial value is not supported on state machine s_state
@W: CL279 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pruning register bits 3 to 1 of last_bit_rx(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3085:8:3085:15|Input loopback is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 93MB peak: 109MB)


Process completed successfully.
# Fri Mar  9 09:49:59 2018

###########################################################]
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)










@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v" (library work)
@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.















@N: CG364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v":11:7:11:25|Synthesizing module usb_2upper_la0_trig in library work.























@N: CG364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":12:7:12:20|Synthesizing module usb_2upper_la0 in library work.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":62:7:62:16|Input trigger_en is unused.























At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 86MB peak: 96MB)


Process completed successfully.
# Fri Mar  9 09:50:00 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\layer0.srs changed - recompiling
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\layer1.srs changed - recompiling
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3157:4:3157:13|Unbound component OSCH of instance onchip_osc 
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3291:4:3291:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3292:4:3292:12|Unbound component EHXPLLJ of instance PLLInst_0 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  9 09:50:01 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime

Process completed successfully.
# Fri Mar  9 09:50:01 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  9 09:50:03 2018

###########################################################]
Pre-mapping Report

# Fri Mar  9 09:50:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo_scck.rpt 
Printing clock  summary report in "C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Removing sequential instance descrom_raddr_1[8:0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5140:8:5140:9|Removing sequential instance s_suspend (in view: work.usb_init_uniq_0_false(usb_init_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4963:11:4963:18|Removing sequential instance PHY_OPMODE[0] (in view: work.usb_init_uniq_0_false(usb_init_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Removing sequential instance sclk_i (in view: work.spi_master_uniq_0_1_8(logic)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3696:12:3696:13|Removing sequential instance usb_rst_out (in view: work.usb_phy_uniq_0_true(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3684:12:3684:13|Removing sequential instance rst_cnt[4:0] (in view: work.usb_phy_uniq_0_true(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist usb_2_spi_top_lat_bb

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                                          
0 -       pll_60MHz_uniq_0|CLKOP_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     741  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     196  
==========================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Encoding state machine state[0:5] (in view: work.usb_tx_phy_uniq_0(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine fs_state[0:7] (in view: work.usb_rx_phy_uniq_0(rtl))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch))
original code -> new code
   000000001 -> 00
   000000010 -> 01
   000000100 -> 10
   000001000 -> 11
@N: MO225 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|There are no possible illegal states for state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch)); safe FSM implementation is not required.
Encoding state machine s_state[0:9] (in view: work.usb_packet_uniq_0(usb_packet_arch))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine s_state[0:13] (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine s_state[0:10] (in view: work.usb_control_uniq_0_2(usb_control_arch))
original code -> new code
   00000000001 -> 0000
   00000000010 -> 0001
   00000000100 -> 0010
   00000001000 -> 0011
   00000010000 -> 0100
   00000100000 -> 0101
   00001000000 -> 0110
   00010000000 -> 0111
   00100000000 -> 1000
   01000000000 -> 1001
   10000000000 -> 1010
Encoding state machine s_state[0:7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4455:8:4455:16|Removing sequential instance C_SHLTOUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4451:8:4451:15|Removing sequential instance C_CLROUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar  9 09:50:05 2018

###########################################################]
Map & Optimize Report

# Fri Mar  9 09:50:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@W: BN132 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Removing sequential instance usb_2_spi_unit.spi_master_1.last_bit_rx[0] because it is equivalent to instance usb_2_spi_unit.spi_master_1.clk_ratio[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "0000" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.s_endpt[3:0].
@N: FX493 |Applying initial value "0000000" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_control_inst.s_addr[6:0].
@N: FX493 |Applying initial value "00" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.s_halt_in[1:2].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine state[0:5] (in view: work.usb_tx_phy_uniq_0(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine fs_state[0:7] (in view: work.usb_rx_phy_uniq_0(rtl))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine s_state[0:7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[6] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[5] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[4] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[3] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[2] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[1] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[6] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[5] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[4] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[3] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[2] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[1] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4613:11:4613:22|Found counter in view:work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch) instance q_rxbuf_tail[7:0] 
@N: MF179 :|Found 8 by 8 bit equality operator ('==') un3_q_txbuf_rdy (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4870:29:4870:66|Found 8 by 8 bit equality operator ('==') un6_usbt_fin (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4657:51:4657:78|Found 8 by 8 bit equality operator ('==') q_rxbuf_read (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4798:33:4798:60|Found 8 by 8 bit equality operator ('==') un7_usbt_endpt (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4842:90:4842:136|Found 8 by 8 bit equality operator ('==') un8_s_txbuf_tail (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4855:29:4855:75|Found 8 by 8 bit equality operator ('==') un4_usbt_txrdy (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
Encoding state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch))
original code -> new code
   000000001 -> 00
   000000010 -> 01
   000000100 -> 10
   000001000 -> 11
@N: MO225 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|There are no possible illegal states for state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch)); safe FSM implementation is not required.
Encoding state machine s_state[0:9] (in view: work.usb_packet_uniq_0(usb_packet_arch))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@W: MO129 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Sequential instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_state[8] is reduced to a combinational gate by constant propagation.
Encoding state machine s_state[0:13] (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5449:28:5449:56|Found 7 by 7 bit equality operator ('==') un17_p_rxrdy (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
Encoding state machine s_state[0:10] (in view: work.usb_control_uniq_0_2(usb_control_arch))
original code -> new code
   00000000001 -> 0000
   00000000010 -> 0001
   00000000100 -> 0010
   00000001000 -> 0011
   00000010000 -> 0100
   00000100000 -> 0101
   00001000000 -> 0110
   00010000000 -> 0111
   00100000000 -> 1000
   01000000000 -> 1001
   10000000000 -> 1010
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4455:8:4455:16|Removing sequential instance C_SHLTOUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4451:8:4451:15|Removing sequential instance C_CLROUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) because it does not drive other instances.
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5880:28:5880:49|Found 8 by 8 bit equality operator ('==') un19_s_answerptr (in view: work.usb_control_uniq_0_2(usb_control_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5880:66:5880:90|Found 8 by 8 bit equality operator ('==') un21_s_answerptr (in view: work.usb_control_uniq_0_2(usb_control_arch))
@N: MO231 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Found counter in view:work.spi_master_uniq_0_1_8(logic) instance count[31:0] 
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5970:24:5970:40|Found 32 by 32 bit equality operator ('==') un7_count (in view: work.spi_master_uniq_0_1_8(logic))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 155MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 167MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 177MB)

@N: FA113 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pipelining module un1_clk_toggles_1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pushed in register clk_toggles[4:0].
@N: FA113 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5873:53:5873:80|Pipelining module un9_s_answerptr_1[5:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5664:11:5664:21|Pushed in register s_answerptr[7:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 177MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 177MB)

@N: FX214 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4943:20:4943:26|Generating ROM usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.descrom_rdat_0[7:0] (in view: work.usb_2_spi_top_lat_bb(rtl)).

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 177MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 226MB peak: 229MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   983.56ns		1613 /       954

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 226MB peak: 229MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO161 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Register bit usb_2_spi_unit.spi_master_1.clk_ratio[0] (in view view:work.usb_2_spi_top_lat_bb(rtl)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 227MB peak: 229MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 961 clock pin(s) of sequential element(s)
0 instances converted, 961 sequential instances remain driven by gated/generated clocks

================================================================================================================================================ Gated/Generated Clocks =================================================================================================================================================
Clock Tree ID     Driving Element                                        Drive Element Type     Fanout     Sample Instance                                                                 Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_unit.PLLInst_0                                     EHXPLLJ                765        usb_2_spi_unit_usb_fs_slave_1_usb_phy_1_i_rx_phy_rxd_s0io                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       usb_2_spi_top_lat_bb_reveal_coretop_instance.jtag0     jtagconn16             196        usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.capture_dr_d4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 187MB peak: 229MB)

Writing Analyst data base C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 227MB peak: 229MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 232MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)

@W: MT246 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3292:4:3292:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":77:4:77:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2124:8:2124:22|Blackbox pmi_distributed_dpram_16s_4s_16s_reg_none_binary_XO2_pmi_distributed_dpram_5_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2059:8:2059:19|Blackbox pmi_distributed_dpram_32s_5s_9s_reg_none_binary_XO2_pmi_distributed_dpram_4_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll_60MHz_uniq_0|CLKOP_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_unit.CLKOP"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on object "n:usb_2_spi_top_lat_bb_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar  9 09:50:22 2018
#


Top view:               usb_2_spi_top_lat_bb
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 984.016

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
pll_60MHz_uniq_0|CLKOP_inferred_clock     1.0 MHz       62.6 MHz      1000.000      15.984        984.016     inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       94.0 MHz      1000.000      10.635        989.365     inferred     Inferred_clkgroup_1
System                                    1.0 MHz       269.2 MHz     1000.000      3.715         996.285     system       system_clkgroup    
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  1000.000    996.285  |  No paths    -        |  No paths    -        |  No paths    -      
System                                 pll_60MHz_uniq_0|CLKOP_inferred_clock  |  1000.000    993.051  |  No paths    -        |  No paths    -        |  No paths    -      
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  1000.000    993.752  |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  System                                 |  1000.000    991.079  |  No paths    -        |  No paths    -        |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  pll_60MHz_uniq_0|CLKOP_inferred_clock  |  1000.000    984.016  |  No paths    -        |  No paths    -        |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    989.444
reveal_coretop|jtck_inferred_clock[0]  pll_60MHz_uniq_0|CLKOP_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  1000.000    989.365  |  No paths    -        |  No paths    -      
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_60MHz_uniq_0|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                      Arrival            
Instance                                                       Reference                                 Type        Pin      Net            Time        Slack  
                                                               Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO16     txbuf_o[7]     8.850       984.016
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO11     txbuf_o[2]     8.850       984.056
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO12     txbuf_o[3]     8.850       984.120
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO13     txbuf_o[4]     8.850       984.329
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO14     txbuf_o[5]     8.850       984.393
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO9      txbuf_o[0]     8.850       984.497
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO15     txbuf_o[6]     8.850       985.033
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO10     txbuf_o[1]     8.850       985.273
usb_2_spi_unit.spi_master_1.count[0]                           pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     Q        count[0]       1.044       987.896
usb_2_spi_unit.spi_master_1.count[1]                           pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     Q        count[1]       1.044       987.896
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                  Required            
Instance                                                                      Reference                                 Type        Pin     Net                         Time         Slack  
                                                                              Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket     pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1S3JX     D       s_rxgoodpacket_0_sqmuxa     1000.089     984.016
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[4]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_392                       1000.089     984.329
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[8]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_587_i                     1000.089     984.497
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[3]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[3]            1000.089     984.777
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[5]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_440                       1000.089     984.777
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[6]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[6]            1000.089     984.993
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[2]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[2]            1000.089     985.137
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[0]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[0]              1000.089     985.161
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[1]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[1]              1000.089     985.161
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[15]      pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[15]             1000.089     985.161
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      16.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     984.016

    Number of logic level(s):                9
    Starting point:                          usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0 / DO16
    Ending point:                            usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket / D
    The start point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CLKR
    The end   point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0                                          PDPW8KC      DO16     Out     8.850     8.850       -         
txbuf_o[7]                                                                                          Net          -        -       -         -           2         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_rdat_0[7]                                          ORCALUT4     A        In      0.000     8.850       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_rdat_0[7]                                          ORCALUT4     Z        Out     0.449     9.299       -         
txbuf_rdat[7]                                                                                       Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.usbt_txdat_0[7]                          ORCALUT4     B        In      0.000     9.299       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.usbt_txdat_0[7]                          ORCALUT4     Z        Out     0.449     9.747       -         
N_355                                                                                               Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.P_TXDAT[7]                             ORCALUT4     A        In      0.000     9.747       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.P_TXDAT[7]                             ORCALUT4     Z        Out     0.449     10.196      -         
usbp_txdat[7]                                                                                       Net          -        -       -         -           7         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0_RNO[2]     ORCALUT4     B        In      0.000     10.196      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0_RNO[2]     ORCALUT4     Z        Out     1.017     11.213      -         
P_TXDAT_m_0[7]                                                                                      Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0[2]         ORCALUT4     A        In      0.000     11.213      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0[2]         ORCALUT4     Z        Out     1.193     12.406      -         
N_417                                                                                               Net          -        -       -         -           4         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_9                ORCALUT4     A        In      0.000     12.406      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_9                ORCALUT4     Z        Out     1.017     13.423      -         
s_rxgoodpacket_0_sqmuxa_9                                                                           Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_13               ORCALUT4     D        In      0.000     13.423      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_13               ORCALUT4     Z        Out     1.017     14.439      -         
s_rxgoodpacket_0_sqmuxa_13                                                                          Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_15               ORCALUT4     D        In      0.000     14.439      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_15               ORCALUT4     Z        Out     1.017     15.456      -         
s_rxgoodpacket_0_sqmuxa_15                                                                          Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa                  ORCALUT4     D        In      0.000     15.456      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa                  ORCALUT4     Z        Out     0.617     16.073      -         
s_rxgoodpacket_0_sqmuxa                                                                             Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket                           FD1S3JX      D        In      0.000     16.073      -         
==================================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                       Arrival            
Instance                                                                        Reference                                 Type        Pin     Net              Time        Slack  
                                                                                Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]          1.361       989.365
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]          1.352       989.375
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]          1.345       989.381
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]         1.302       990.894
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]         1.302       990.894
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[0]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[1]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[2]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[3]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[4]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[4]     1.044       991.275
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                                      Required            
Instance                                                                         Reference                                 Type           Pin         Net                      Time         Slack  
                                                                                 Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]          reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        D           tm_crc_7[0]              1000.089     989.365
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           parity_calc_5            1000.089     989.437
usb_2_spi_top_lat_bb_reveal_coretop_instance.jtag0                               reveal_coretop|jtck_inferred_clock[0]     jtagconn16     er2_tdo     er2_tdo[0]               1000.000     989.444
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[15]          999.894      991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[7]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[7]     999.894      991.361
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[8]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[8]     999.894      991.361
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[13]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[13]          999.894      991.418
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[14]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[14]          999.894      991.418
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[5]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[5]     999.894      991.504
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[6]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[6]     999.894      991.504
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.365

    Number of logic level(s):                11
    Starting point:                          usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]               FD1P3DX      Q        Out     1.361     1.361       -         
addr[0]                                                                                   Net          -        -       -         -           55        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te10_0_a2          ORCALUT4     A        In      0.000     1.361       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te10_0_a2          ORCALUT4     Z        Out     1.317     2.678       -         
rd_dout_te10                                                                              Net          -        -       -         -           18        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te_0[0]            ORCALUT4     B        In      0.000     2.678       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te_0[0]            ORCALUT4     Z        Out     1.017     3.695       -         
N_164                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te[0]              ORCALUT4     A        In      0.000     3.695       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te[0]              ORCALUT4     Z        Out     0.449     4.144       -         
rd_dout_te[0]                                                                             Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]               ORCALUT4     B        In      0.000     4.144       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]               ORCALUT4     Z        Out     1.017     5.161       -         
N_4                                                                                       Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                 ORCALUT4     A        In      0.000     5.161       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                 ORCALUT4     Z        Out     0.449     5.609       -         
rd_dout_trig[0]                                                                           Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_1     ORCALUT4     A        In      0.000     5.609       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_1     ORCALUT4     Z        Out     1.017     6.626       -         
N_669                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_0     PFUMX        ALUT     In      0.000     6.626       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_0     PFUMX        Z        Out     0.286     6.912       -         
N_672                                                                                     Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_m2_0              ORCALUT4     A        In      0.000     6.912       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_m2_0              ORCALUT4     Z        Out     1.017     7.929       -         
N_673                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2                ORCALUT4     A        In      0.000     7.929       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2                ORCALUT4     Z        Out     1.089     9.018       -         
N_705                                                                                     Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_1                 ORCALUT4     B        In      0.000     9.018       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_1                 ORCALUT4     Z        Out     1.089     10.107      -         
jtdo_1                                                                                    Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4     B        In      0.000     10.107      -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4     Z        Out     0.617     10.724      -         
tm_crc_7[0]                                                                               Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]                   FD1P3BX      D        In      0.000     10.724      -         
========================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                        Arrival            
Instance                                                                                  Reference     Type                     Pin       Net            Time        Slack  
                                                                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[0]      tt_out[0]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[1]      tt_out[1]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[2]      tt_out[2]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[3]      tt_out[3]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[8]      tt_out[8]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[9]      tt_out[9]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[10]     tt_out[10]     0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[11]     tt_out[11]     0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[4]      tt_out[4]      0.000       993.081
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[5]      tt_out[5]      0.000       993.081
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                       Required            
Instance                                                                              Reference     Type        Pin     Net                          Time         Slack  
                                                                                      Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[1]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[2]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[3]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[4]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[5]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[6]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[7]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[8]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[9]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      6.478
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 993.051

    Number of logic level(s):                7
    Starting point:                          usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram / Q[0]
    Ending point:                            usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                  Pin      Pin                Arrival     No. of    
Name                                                                                                   Type                     Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram                  pmi_ram_dp_Z2_layer1     Q[0]     Out     0.000      0.000       -         
tt_out[0]                                                                                              Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3_am                    ORCALUT4                 B        In      0.000      0.000       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3_am                    ORCALUT4                 Z        Out     1.017      1.017       -         
selected_tt_out_3_am                                                                                   Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3                       PFUMX                    BLUT     In      0.000      1.017       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3                       PFUMX                    Z        Out     -0.033     0.984       -         
N_683                                                                                                  Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_7                       L6MUX21                  D0       In      0.000      0.984       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_7                       L6MUX21                  Z        Out     0.732      1.716       -         
N_687                                                                                                  Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_15                      L6MUX21                  D0       In      0.000      1.716       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_15                      L6MUX21                  Z        Out     0.980      2.695       -         
selected_tt_out                                                                                        Net                      -        -       -          -           8         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.trig_start_mask_cnt_RNIT9QH[0]          ORCALUT4                 A        In      0.000      2.695       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.trig_start_mask_cnt_RNIT9QH[0]          ORCALUT4                 Z        Out     1.249      3.944       -         
N_301_1                                                                                                Net                      -        -       -          -           7         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_cnt_out_4_tz_2_RNI6Q011     ORCALUT4                 B        In      0.000      3.944       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_cnt_out_4_tz_2_RNI6Q011     ORCALUT4                 Z        Out     1.193      5.137       -         
event_cntr_ret_6c                                                                                      Net                      -        -       -          -           4         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.state_cntr_p1_2_sqmuxa_i                ORCALUT4                 A        In      0.000      5.137       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.state_cntr_p1_2_sqmuxa_i                ORCALUT4                 Z        Out     1.341      6.478       -         
state_cntr_p1_2_sqmuxa_i                                                                               Net                      -        -       -          -           24        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0]                      FD1P3DX                  SP       In      0.000      6.478       -         
==================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 953 of 6864 (14%)
PIC Latch:       0
I/O cells:       7
Block Rams : 2 of 26 (7%)


Details:
BB:             2
CCU2D:          159
DPR16X4C:       4
FD1P3AX:        162
FD1P3BX:        37
FD1P3DX:        394
FD1P3IX:        54
FD1P3JX:        5
FD1S3AX:        96
FD1S3AY:        2
FD1S3BX:        8
FD1S3DX:        95
FD1S3IX:        77
FD1S3JX:        19
GSR:            1
IB:             2
IFS1P3DX:       1
IFS1P3IX:       1
INV:            27
L6MUX21:        8
OB:             2
OBZ:            1
OFS1P3DX:       2
ORCALUT4:       1572
OSCH:           1
PDPW8KC:        2
PFUMX:          27
PUR:            1
ROM128X1A:      8
VHI:            22
VLO:            22
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 42MB peak: 235MB)

Process took 0h:00m:17s realtime, 0h:00m:15s cputime
# Fri Mar  9 09:50:22 2018

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.10_x64/module" -ic reveal -nopropwarn -l "MachXO2" -d LCMXO2-7000HE -path "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo" -path "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation"   "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/usb_1p1_demo_usb_1p1_demo.edi" "usb_1p1_demo_usb_1p1_demo.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to usb_1p1_demo_usb_1p1_demo.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr16121612p1305c4af.edn


C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo>"C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 16 -num_rows 2 -rdata_width 16 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr16121612p1305c4af -pmi 
SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Fri Mar 09 09:50:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 16 -num_rows 2 -rdata_width 16 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr16121612p1305c4af -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr16121612p1305c4af
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[15:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr16121612p1305c4af.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr16121612p1305c4af.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr16121612p1305c4af.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr189512189512p134e1c11.edn


C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo>"C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 18 -num_rows 512 -rdata_width 18 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr189512189512p134e1c11 -pmi 
SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Fri Mar 09 09:50:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 18 -num_rows 512 -rdata_width 18 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr189512189512p134e1c11 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr189512189512p134e1c11
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[17:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[17:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr189512189512p134e1c11.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr189512189512p134e1c11.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr189512189512p134e1c11.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramxbnoner16416pb2c1946.edn


C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo>"C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type sdpram -num_rows 16 -data_width 16 -pipe_final_output  -memformat bin -n pmi_distributed_dpramXbnoner16416pb2c1946 -pmi 
SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Fri Mar 09 09:50:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type sdpram -num_rows 16 -data_width 16 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner16416pb2c1946 -pmi 
    Circuit name     : pmi_distributed_dpramXbnoner16416pb2c1946
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 4
    Data width       : 16
    Ports            : 
	Inputs       : WrAddress[3:0], Data[15:0], WrClock, WE, WrClockEn, RdAddress[3:0], RdClock, RdClockEn, Reset
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramXbnoner16416pb2c1946.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramXbnoner16416pb2c1946.srp
    Estimated Resource Usage:
            LUT : 1
           DRAM : 4
            Reg : 16

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramXbnoner16416pb2c1946.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramxbnoner9532pb1a27ff.edn


C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo>"C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type sdpram -num_rows 32 -data_width 9 -pipe_final_output  -memformat bin -n pmi_distributed_dpramXbnoner9532pb1a27ff -pmi 
SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Fri Mar 09 09:50:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.10_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type sdpram -num_rows 32 -data_width 9 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner9532pb1a27ff -pmi 
    Circuit name     : pmi_distributed_dpramXbnoner9532pb1a27ff
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 5
    Data width       : 9
    Ports            : 
	Inputs       : WrAddress[4:0], Data[8:0], WrClock, WE, WrClockEn, RdAddress[4:0], RdClock, RdClockEn, Reset
	Outputs      : Q[8:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramXbnoner9532pb1a27ff.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramXbnoner9532pb1a27ff.srp
    Estimated Resource Usage:
            LUT : 11
           DRAM : 6
            Reg : 9

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramXbnoner9532pb1a27ff.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo" -p "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation" -p "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/usb_1p1_debug"  "usb_1p1_demo_usb_1p1_demo.ngo" "usb_1p1_demo_usb_1p1_demo.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'usb_1p1_demo_usb_1p1_demo.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/pmi_ram_dpxbnonesadr16121612p1305c4af.ngo'...
Loading NGO design 'C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/pmi_distributed_dpramxbnoner9532pb1a27ff.ngo'...
Loading NGO design 'C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/pmi_distributed_dpramxbnoner16416pb2c1946.ngo'...
Loading NGO design 'C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/pmi_ram_dpxbnonesadr189512189512p134e1c11.ngo'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ram_0_DO2" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ram_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ram_0_DO3" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ram_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_0_DO2" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_0_DO3" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO0" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO1" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO2" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO3" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO4" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO5" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO6" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO7" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO8" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO17" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/txbuf_txbuf_0_0_DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO0" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO1" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO2" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO3" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO4" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO5" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO6" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO7" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO8" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO17" arg2="usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/rxbuf_rxbuf_0_0_DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/GND" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/VCC" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/GND" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/VCC" arg2="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="onchip_osc_SEDSTDBY" arg2="onchip_osc_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="36"  />

Design Results:
   2959 blocks expanded
Complete the first expansion.
Writing 'usb_1p1_demo_usb_1p1_demo.ngd' ...
Total CPU Time: 1 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "usb_1p1_demo_usb_1p1_demo.ngd" -o "usb_1p1_demo_usb_1p1_demo_map.ncd" -pr "usb_1p1_demo_usb_1p1_demo.prf" -mp "usb_1p1_demo_usb_1p1_demo.mrp" -lpf "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/usb_1p1_demo_usb_1p1_demo_synplify.lpf" -lpf "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: usb_1p1_demo_usb_1p1_demo.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(22): Semantic error in &quot;FREQUENCY NET &quot;o_CLK_60MHz_c_c&quot; 60.000000 MHz ;&quot;: " arg1="o_CLK_60MHz_c_c matches no clock nets in the design. " arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="22"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(23): Semantic error in &quot;FREQUENCY NET &quot;o_CLK_12MHz_c&quot; 12.000000 MHz ;&quot;: " arg1="o_CLK_12MHz_c matches no clock nets in the design. " arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="23"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(20): Semantic error in &quot;IOBUF PORT &quot;o_CLK_12MHz&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="o_CLK_12MHz" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="20"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(21): Semantic error in &quot;IOBUF PORT &quot;o_CLK_60MHz&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="o_CLK_60MHz" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="21"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(25): Semantic error in &quot;LOCATE COMP &quot;o_CLK_12MHz&quot; SITE &quot;99&quot; ;&quot;: " arg1="o_CLK_12MHz" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="25"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf(26): Semantic error in &quot;LOCATE COMP &quot;o_CLK_60MHz&quot; SITE &quot;100&quot; ;&quot;: " arg1="o_CLK_60MHz" arg2="C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf" arg3="26"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

15 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="usb_2_spi_unit/usb_fs_slave_1/reset_int"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr16121612p1305c4af_0_0_0"  />



Design Summary:
   Number of registers:   1029 out of  7209 (14%)
      PFU registers:         1025 out of  6864 (15%)
      PIO registers:            4 out of   345 (1%)
   Number of SLICEs:      1065 out of  3432 (31%)
      SLICEs as Logic/ROM:   1023 out of  3432 (30%)
      SLICEs as RAM:           42 out of  2574 (2%)
      SLICEs as Carry:        176 out of  3432 (5%)
   Number of LUT4s:        2101 out of  6864 (31%)
      Number used as logic LUTs:        1665
      Number used as distributed RAM:    84
      Number used as ripple logic:      352
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 115 (10%)
   Number of block RAMs:  4 out of 26 (15%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net osc_clk: 1 loads, 1 rising, 0 falling (Driver: onchip_osc )
     Net pll_clk: 480 loads, 480 rising, 0 falling (Driver: pll_unit/PLLInst_0 )
     Net jtaghub16_jtck: 154 loads, 0 rising, 154 falling (Driver: xo2chub/genblk7.jtagf_u )
   Number of Clock Enables:  90
     Net rst_neg_ext_c: 2 loads, 2 LSLICEs
     Net mosi_1ce: 1 loads, 0 LSLICEs
     Net usb_2_spi_unit.spi_master_1.rx_buffer_0_sqmuxa_1: 5 loads, 4 LSLICEs
     Net usb_2_spi_unit/un1_spi_rx_valid: 1 loads, 0 LSLICEs
     Net usb_2_spi_unit/spi_master_1/N_24_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/spi_master_1/un1_reset_n_inv_2_i: 5 loads, 5 LSLICEs
     Net usb_2_spi_unit/spi_master_1/N_26_i: 17 loads, 17 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/P_RXRDY_i_o3_RNIAE9I: 1 loads, 0 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/un1_txval: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usbc_dscrd: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/un1_reset_6_i: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/s_desctyp_1_sqmuxa: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/s_ctlrequest_1_sqmuxa: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/un1_reset_8_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/s_answerptr_14_sn_N_7: 12 loads, 12 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/un1_s_state_9: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/un1_reset_4_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_transact_inst/s_endpt_RNO[0]: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_transact_inst/un1_reset_4_i: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_transact_inst/s_state_7_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_transact_inst/s_endptce[1]: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_packet_inst/N_155_i: 3 loads, 3 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/un2_usbi_usbrst_4_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/un2_usbi_usbrst_2_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_packet_inst/N_151_i: 8 loads, 8 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_packet_inst/un1_s_state_5_i: 5 loads, 5 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/un2_usbi_usbrst_6_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/q_rxbuf_taile: 5 loads, 5 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/un17_usbt_txrdy_o: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/q_rxbuf_read_1_o: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/fs_ce: 8 loads, 8 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un9_rx_active: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un57_fs_ce: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un5_rx_valid1: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un6_se0: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un73_fs_ce: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/un7_fs_ce: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/un1_eop_done: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/N_19: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/un6_ld_data: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/N_60_i: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/un1_append_eop_sync2: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/N_51: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/N_49: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_regwre_0: 3 loads, 3 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/tt_wr_bit_cntre: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/te_precnte: 9 loads, 9 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/cnt_contig_reg_wen_1: 8 loads, 8 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/state_cntr_p1_2_sqmuxa_i: 12 loads, 12 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/num_then_wen_1: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen_1: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 23 loads, 23 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/un3_jupdate_early_i_o2_RNIED3A: 10 loads, 10 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_74_i: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_70: 8 loads, 8 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_662_i: 3 loads, 3 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_729_1: 21 loads, 21 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_72: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/capture_dr_d4_0_sqmuxa: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/N_389: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/sample_en_d: 16 loads, 16 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/armed_RNIK7DR: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/N_54: 4 loads, 4 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/mem_full_cntre: 4 loads, 4 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/trig_cntre: 3 loads, 3 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/N_48: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/trig_enbl_0_sqmuxa: 3 loads, 3 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i: 9 loads, 9 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/N_611_i: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/un1_rd_dout_tm51_i: 8 loads, 8 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/capture_RNIIJ812: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/num_pre_trig_frm_0_sqmuxa: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/num_post_trig_frm_0_sqmuxa: 5 loads, 5 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/N_36: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net usb_2_spi_unit/usb_fs_slave_1/reset_int merged into GSR:  73
   Number of LSRs:  29
     Net rst_neg_ext_c: 11 loads, 9 LSLICEs
     Net usb_dn_in: 1 loads, 0 LSLICEs
     Net rst_neg_ext_c_i: 1 loads, 0 LSLICEs
     Net usb_2_spi_unit/spi_master_1/N_27_i: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/reset_int: 14 loads, 14 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/USBRST: 21 loads, 21 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/s_answerptr_0_sqmuxa: 14 loads, 14 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_control_inst/s_setupptr_0_sqmuxa_3: 2 loads, 2 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_transact_inst/wait_count_1_sqmuxa: 5 loads, 5 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_packet_inst/s_state_RNILEEH[9]: 3 loads, 3 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/s_reset_RNIBM8I: 4 loads, 4 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_packet_inst/fb: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/N_291_i: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_init_inst/v_clrtimer2: 11 loads, 11 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_init_inst/N_285_i: 5 loads, 5 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/fb: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/rxdp_s: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/rxdp_s_r: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/rxdp_s0: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/rxdn_s_r: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_rx_phy/rxdn_s0: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/un2_ld_data_d_0_a3_0_a2: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/un1_stuff: 1 loads, 1 LSLICEs
     Net usb_2_spi_unit/usb_fs_slave_1/usb_phy_1/i_tx_phy/sd_raw_o_1: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/reset_rvl_n: 160 loads, 159 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/clear: 2 loads, 2 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/N_301_1: 1 loads, 1 LSLICEs
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/trig_u/te_0/reset_trig_expression: 1 loads, 1 LSLICEs
     Net jtaghub16_jrstn: 137 loads, 137 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/reset_rvl_n: 161 loads
     Net jtaghub16_jrstn: 140 loads
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/USBRST: 112 loads
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/addr[0]: 87 loads
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/addr[2]: 81 loads
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/addr[1]: 77 loads
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/addr[3]: 65 loads
     Net usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jshift_d1: 60 loads
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/descrom_rdat_0_areg[2]: 46 loads
     Net usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/descrom_rdat_0_areg[3]: 46 loads
 

   Number of warnings:  8
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 74 MB

Dumping design to file usb_1p1_demo_usb_1p1_demo_map.ncd.

mpartrce -p "usb_1p1_demo_usb_1p1_demo.p2t" -f "usb_1p1_demo_usb_1p1_demo.p3t" -tf "usb_1p1_demo_usb_1p1_demo.pt" "usb_1p1_demo_usb_1p1_demo_map.ncd" "usb_1p1_demo_usb_1p1_demo.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "usb_1p1_demo_usb_1p1_demo_map.ncd"
Fri Mar 09 09:50:28 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF usb_1p1_demo_usb_1p1_demo_map.ncd usb_1p1_demo_usb_1p1_demo.dir/5_1.ncd usb_1p1_demo_usb_1p1_demo.prf
Preference file: usb_1p1_demo_usb_1p1_demo.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file usb_1p1_demo_usb_1p1_demo_map.ncd.
Design name: usb_2_spi_top_lat_bb
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    7+4(JTAG)/336     3% used
                   7+4(JTAG)/115     10% bonded
   IOLOGIC            4/336           1% used

   SLICE           1065/3432         31% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                4/26           15% used
   PLL                1/2            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
    <postMsg mid="70061014" type="Warning" dynamic="1" navigation="0" arg0="pll_unit/PLLInst_0"  />
Number of Signals: 3250
Number of Connections: 9655

Pin Constraint Summary:
   7 out of 7 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    pll_clk (driver: pll_unit/PLLInst_0, clk load #: 479)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 154)


The following 8 signals are selected to use the secondary clock routing resources:
    usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/reset_rvl_n (driver: usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/SLICE_1185, clk load #: 0, sr load #: 161, ce load #: 0)
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 137, ce load #: 0)
    jtaghub16_ip_enable0 (driver: xo2chub/SLICE_164, clk load #: 0, sr load #: 0, ce load #: 23)
    usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/USBRST (driver: usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_init_inst/SLICE_558, clk load #: 0, sr load #: 21, ce load #: 0)
    usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_729_1 (driver: usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/SLICE_828, clk load #: 0, sr load #: 0, ce load #: 21)
    usb_2_spi_unit/spi_master_1/N_26_i (driver: usb_2_spi_unit/spi_master_1/SLICE_473, clk load #: 0, sr load #: 0, ce load #: 17)
    usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/sample_en_d (driver: usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/SLICE_331, clk load #: 0, sr load #: 0, ce load #: 16)
    usb_2_spi_unit/usb_fs_slave_1/reset_int (driver: usb_2_spi_unit/usb_fs_slave_1/SLICE_1255, clk load #: 0, sr load #: 14, ce load #: 0)

Signal usb_2_spi_unit/usb_fs_slave_1/reset_int is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 5 secs 

Starting Placer Phase 1.
.......................
Placer score = 498709.
Finished Placer Phase 1.  REAL time: 22 secs 

Starting Placer Phase 2.
.
Placer score =  492007
Finished Placer Phase 2.  REAL time: 23 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "pll_clk" from CLKOP on comp "pll_unit/PLLInst_0" on PLL site "LPLL", clk load = 479
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 154
  SECONDARY "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/reset_rvl_n" from F1 on comp "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/SLICE_1185" on site "R21C20D", clk load = 0, ce load = 0, sr load = 161
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 137
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "xo2chub/SLICE_164" on site "R21C18A", clk load = 0, ce load = 23, sr load = 0
  SECONDARY "usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/USBRST" from Q0 on comp "usb_2_spi_unit/usb_fs_slave_1/usb_serial_1/usb_init_inst/SLICE_558" on site "R21C20C", clk load = 0, ce load = 0, sr load = 21
  SECONDARY "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/N_729_1" from F1 on comp "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/jtag_int_u/SLICE_828" on site "R14C18B", clk load = 0, ce load = 21, sr load = 0
  SECONDARY "usb_2_spi_unit/spi_master_1/N_26_i" from F1 on comp "usb_2_spi_unit/spi_master_1/SLICE_473" on site "R14C18C", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/sample_en_d" from Q0 on comp "usb_2_spi_top_lat_bb_reveal_coretop_instance/core0/tm_u/SLICE_331" on site "R14C18D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "usb_2_spi_unit/usb_fs_slave_1/reset_int" from Q0 on comp "usb_2_spi_unit/usb_fs_slave_1/SLICE_1255" on site "R11C40A", clk load = 0, ce load = 0, sr load = 14

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   7 + 4(JTAG) out of 336 (3.3%) PIO sites used.
   7 + 4(JTAG) out of 115 (9.6%) bonded PIO sites used.
   Number of PIO comps: 7; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 4 / 28 ( 14%) | 3.3V       | -         |
| 1        | 2 / 29 (  6%) | 3.3V       | -         |
| 2        | 0 / 29 (  0%) | -          | -         |
| 3        | 1 / 9 ( 11%)  | 3.3V       | -         |
| 4        | 0 / 10 (  0%) | -          | -         |
| 5        | 0 / 10 (  0%) | -          | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 22 secs 

Dumping design to file usb_1p1_demo_usb_1p1_demo.dir/5_1.ncd.

0 connections routed; 9655 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 27 secs 

Start NBR router at 09:50:55 03/09/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 09:50:56 03/09/18

Start NBR section for initial routing at 09:50:56 03/09/18
Level 1, iteration 1
100(0.03%) conflicts; 7262(75.21%) untouched conns; 6657 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.505ns/-6.657ns; real time: 29 secs 
Level 2, iteration 1
8(0.00%) conflicts; 7260(75.19%) untouched conns; 9074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.613ns/-9.075ns; real time: 29 secs 
Level 3, iteration 1
19(0.01%) conflicts; 6486(67.18%) untouched conns; 8803 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.556ns/-8.804ns; real time: 30 secs 
Level 4, iteration 1
291(0.08%) conflicts; 0(0.00%) untouched conn; 9650 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.621ns/-9.651ns; real time: 32 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 09:51:00 03/09/18
Level 1, iteration 1
17(0.00%) conflicts; 410(4.25%) untouched conns; 7725 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.492ns/-7.726ns; real time: 33 secs 
Level 2, iteration 1
7(0.00%) conflicts; 422(4.37%) untouched conns; 8974 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.975ns; real time: 33 secs 
Level 3, iteration 1
8(0.00%) conflicts; 415(4.30%) untouched conns; 8974 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.975ns; real time: 33 secs 
Level 4, iteration 1
144(0.04%) conflicts; 0(0.00%) untouched conn; 8067 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.067ns; real time: 34 secs 
Level 4, iteration 2
72(0.02%) conflicts; 0(0.00%) untouched conn; 8074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.074ns; real time: 34 secs 
Level 4, iteration 3
24(0.01%) conflicts; 0(0.00%) untouched conn; 8067 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.067ns; real time: 34 secs 
Level 4, iteration 4
15(0.00%) conflicts; 0(0.00%) untouched conn; 8067 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.067ns; real time: 35 secs 
Level 4, iteration 5
9(0.00%) conflicts; 0(0.00%) untouched conn; 8067 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.067ns; real time: 35 secs 
Level 4, iteration 6
11(0.00%) conflicts; 0(0.00%) untouched conn; 8067 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.067ns; real time: 35 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 8848 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.848ns; real time: 35 secs 
Level 4, iteration 8
5(0.00%) conflicts; 0(0.00%) untouched conn; 8848 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.848ns; real time: 35 secs 
Level 4, iteration 9
2(0.00%) conflicts; 0(0.00%) untouched conn; 9709 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.710ns; real time: 35 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 9709 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.710ns; real time: 35 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 8848 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.848ns; real time: 35 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 8848 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.848ns; real time: 35 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 9709 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.710ns; real time: 36 secs 
Level 4, iteration 14
2(0.00%) conflicts; 0(0.00%) untouched conn; 9709 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.710ns; real time: 36 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 9817 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.817ns; real time: 36 secs 

Start NBR section for performance tuning (iteration 1) at 09:51:04 03/09/18
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 8396 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-8.396ns; real time: 36 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 13859 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.615ns/-13.860ns; real time: 36 secs 

Start NBR section for re-routing at 09:51:04 03/09/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 9817 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.557ns/-9.817ns; real time: 36 secs 

Start NBR section for post-routing at 09:51:04 03/09/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 55 (0.57%)
  Estimated worst slack<setup> : -0.557ns
  Timing score<setup> : 1298
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1"  />

Total CPU time 38 secs 
Total REAL time: 39 secs 
Completely routed.
End of route.  9655 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 1298 

Dumping design to file usb_1p1_demo_usb_1p1_demo.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -0.557
PAR_SUMMARY::Timing score<setup/<ns>> = 1.298
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.139
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 39 secs 
Total REAL time to completion: 40 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "usb_1p1_demo_usb_1p1_demo.t2b" -w "usb_1p1_demo_usb_1p1_demo.ncd" -jedec "usb_1p1_demo_usb_1p1_demo.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file usb_1p1_demo_usb_1p1_demo.ncd.
Design name: usb_2_spi_top_lat_bb
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from usb_1p1_demo_usb_1p1_demo.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "usb_1p1_demo_usb_1p1_demo.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
