// Seed: 1314276791
module module_0;
  logic [1  +  -1 : (  1  )] id_1;
  logic id_2 = -1'h0;
  logic [7:0] id_3;
  logic id_4;
  ;
  wire id_5;
  assign id_3[1] = -1;
  parameter id_6 = -1 & 1'b0;
  assign module_2.id_0 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0
    , id_4,
    input wand id_1,
    input tri id_2
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd17
) (
    input  wor  _id_0,
    output wand id_1
);
  logic [id_0 : -1 'b0] id_3;
  module_0 modCall_1 ();
endmodule
